Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 24 23:15:05 2024
| Host         : 7R74KS3-A081 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Project_1_wrapper_timing_summary_routed.rpt -pb Project_1_wrapper_timing_summary_routed.pb -rpx Project_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Project_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.485        0.000                      0                 1171        0.016        0.000                      0                 1171        3.000        0.000                       0                   561  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
sys_clock                       {0.000 5.000}      10.000          100.000         
  clk_out1_Project_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_Project_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_Project_1_clk_wiz_0        4.485        0.000                      0                 1118        0.016        0.000                      0                 1118        4.020        0.000                       0                   557  
  clkfbout_Project_1_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_Project_1_clk_wiz_0  clk_out1_Project_1_clk_wiz_0        5.860        0.000                      0                   53        0.482        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Project_1_clk_wiz_0
  To Clock:  clk_out1_Project_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 3.012ns (55.008%)  route 2.464ns (44.992%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y102        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/Q
                         net (fo=3, routed)           0.953     0.638    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]
    SLICE_X23Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.762 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.762    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.160 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=38, routed)          1.510     3.012    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X22Y101        LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.136    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X22Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.686    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X22Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.800    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X22Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.914    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.028    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.142    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.256    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.370    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.704 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.704    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]_i_1_n_6
    SLICE_X22Y108        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.612     8.617    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y108        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[29]/C
                         clock pessimism              0.585     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X22Y108        FDRE (Setup_fdre_C_D)        0.062     9.189    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[29]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 2.991ns (54.834%)  route 2.464ns (45.166%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y102        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/Q
                         net (fo=3, routed)           0.953     0.638    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]
    SLICE_X23Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.762 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.762    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.160 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=38, routed)          1.510     3.012    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X22Y101        LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.136    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X22Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.686    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X22Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.800    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X22Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.914    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.028    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.142    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.256    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.370    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.683 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.683    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]_i_1_n_4
    SLICE_X22Y108        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.612     8.617    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y108        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[31]/C
                         clock pessimism              0.585     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X22Y108        FDRE (Setup_fdre_C_D)        0.062     9.189    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[31]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 2.917ns (54.213%)  route 2.464ns (45.787%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y102        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/Q
                         net (fo=3, routed)           0.953     0.638    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]
    SLICE_X23Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.762 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.762    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.160 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=38, routed)          1.510     3.012    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X22Y101        LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.136    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X22Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.686    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X22Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.800    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X22Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.914    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.028    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.142    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.256    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.370    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.609 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.609    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]_i_1_n_5
    SLICE_X22Y108        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.612     8.617    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y108        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[30]/C
                         clock pessimism              0.585     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X22Y108        FDRE (Setup_fdre_C_D)        0.062     9.189    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[30]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 2.901ns (54.077%)  route 2.464ns (45.923%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y102        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/Q
                         net (fo=3, routed)           0.953     0.638    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]
    SLICE_X23Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.762 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.762    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.160 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=38, routed)          1.510     3.012    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X22Y101        LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.136    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X22Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.686    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X22Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.800    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X22Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.914    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.028    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.142    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.256    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.370 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.370    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1_n_0
    SLICE_X22Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.593 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.593    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]_i_1_n_7
    SLICE_X22Y108        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.612     8.617    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y108        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]/C
                         clock pessimism              0.585     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X22Y108        FDRE (Setup_fdre_C_D)        0.062     9.189    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[28]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.362ns  (logic 2.898ns (54.051%)  route 2.464ns (45.949%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y102        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/Q
                         net (fo=3, routed)           0.953     0.638    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]
    SLICE_X23Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.762 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.762    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.160 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=38, routed)          1.510     3.012    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X22Y101        LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.136    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X22Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.686    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X22Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.800    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X22Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.914    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.028    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.142    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.256    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.590 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.590    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1_n_6
    SLICE_X22Y107        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.612     8.617    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y107        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[25]/C
                         clock pessimism              0.585     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X22Y107        FDRE (Setup_fdre_C_D)        0.062     9.189    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[25]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 2.877ns (53.870%)  route 2.464ns (46.130%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y102        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/Q
                         net (fo=3, routed)           0.953     0.638    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]
    SLICE_X23Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.762 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.762    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.160 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=38, routed)          1.510     3.012    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X22Y101        LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.136    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X22Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.686    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X22Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.800    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X22Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.914    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.028    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.142    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.256    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.569 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.569    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1_n_4
    SLICE_X22Y107        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.612     8.617    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y107        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[27]/C
                         clock pessimism              0.585     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X22Y107        FDRE (Setup_fdre_C_D)        0.062     9.189    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[27]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 2.803ns (53.222%)  route 2.464ns (46.778%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y102        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/Q
                         net (fo=3, routed)           0.953     0.638    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]
    SLICE_X23Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.762 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.762    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.160 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=38, routed)          1.510     3.012    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X22Y101        LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.136    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X22Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.686    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X22Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.800    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X22Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.914    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.028    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.142    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.256    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.495 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.495    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1_n_5
    SLICE_X22Y107        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.612     8.617    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y107        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[26]/C
                         clock pessimism              0.585     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X22Y107        FDRE (Setup_fdre_C_D)        0.062     9.189    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[26]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -4.495    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 2.787ns (53.079%)  route 2.464ns (46.921%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y102        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/Q
                         net (fo=3, routed)           0.953     0.638    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]
    SLICE_X23Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.762 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.762    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.160 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=38, routed)          1.510     3.012    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X22Y101        LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.136    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X22Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.686    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X22Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.800    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X22Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.914    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.028    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.142    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.256 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.256    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.479 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.479    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]_i_1_n_7
    SLICE_X22Y107        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.612     8.617    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y107        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]/C
                         clock pessimism              0.585     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X22Y107        FDRE (Setup_fdre_C_D)        0.062     9.189    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[24]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 2.784ns (53.053%)  route 2.464ns (46.947%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 8.618 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y102        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/Q
                         net (fo=3, routed)           0.953     0.638    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]
    SLICE_X23Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.762 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.762    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.160 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=38, routed)          1.510     3.012    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X22Y101        LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.136    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X22Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.686    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X22Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.800    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X22Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.914    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.028    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.142    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.476 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.476    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_6
    SLICE_X22Y106        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.613     8.618    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y106        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[21]/C
                         clock pessimism              0.585     9.202    
                         clock uncertainty           -0.074     9.128    
    SLICE_X22Y106        FDRE (Setup_fdre_C_D)        0.062     9.190    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[21]
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                          -4.476    
  -------------------------------------------------------------------
                         slack                                  4.714    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/digilent_jstk2_0/U0/delay_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 2.763ns (52.864%)  route 2.464ns (47.136%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 8.618 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y102        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]/Q
                         net (fo=3, routed)           0.953     0.638    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[5]
    SLICE_X23Y103        LUT2 (Prop_lut2_I0_O)        0.124     0.762 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.762    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_i_5_n_0
    SLICE_X23Y103        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.160 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.160    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry_n_0
    SLICE_X23Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.274 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.274    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__0_n_0
    SLICE_X23Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.388 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.388    Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__1_n_0
    SLICE_X23Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.502 r  Project_1_i/digilent_jstk2_0/U0/delay_count1_carry__2/CO[3]
                         net (fo=38, routed)          1.510     3.012    Project_1_i/digilent_jstk2_0/U0/delay_count1
    SLICE_X22Y101        LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5/O
                         net (fo=1, routed)           0.000     3.136    Project_1_i/digilent_jstk2_0/U0/delay_count[0]_i_5_n_0
    SLICE_X22Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.686    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[0]_i_2_n_0
    SLICE_X22Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.800    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[4]_i_1_n_0
    SLICE_X22Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.914    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[8]_i_1_n_0
    SLICE_X22Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.028    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[12]_i_1_n_0
    SLICE_X22Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.142 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.142    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[16]_i_1_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.455 r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.455    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[20]_i_1_n_4
    SLICE_X22Y106        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.613     8.618    Project_1_i/digilent_jstk2_0/U0/aclk
    SLICE_X22Y106        FDRE                                         r  Project_1_i/digilent_jstk2_0/U0/delay_count_reg[23]/C
                         clock pessimism              0.585     9.202    
                         clock uncertainty           -0.074     9.128    
    SLICE_X22Y106        FDRE (Setup_fdre_C_D)        0.062     9.190    Project_1_i/digilent_jstk2_0/U0/delay_count_reg[23]
  -------------------------------------------------------------------
                         required time                          9.190    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                  4.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.565    -0.616    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y97          FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.148    -0.468 r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/Q
                         net (fo=1, routed)           0.170    -0.298    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB18_X0Y38         RAMB18E1                                     r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.877    -0.812    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.255    -0.558    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243    -0.315    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.484%)  route 0.170ns (53.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.565    -0.616    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y97          FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDCE (Prop_fdce_C_Q)         0.148    -0.468 r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/Q
                         net (fo=1, routed)           0.170    -0.298    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB18_X0Y38         RAMB18E1                                     r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.877    -0.812    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y38         RAMB18E1                                     r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.255    -0.558    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.316    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (36.001%)  route 0.331ns (63.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.592    -0.589    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y99          FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/Q
                         net (fo=1, routed)           0.331    -0.118    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/Q[4]
    SLICE_X7Y100         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec[4]_i_1_n_0
    SLICE_X7Y100         FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.949    -0.740    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X7Y100         FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec_reg[4]/C
                         clock pessimism              0.503    -0.237    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.092    -0.145    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec_reg[4]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.768%)  route 0.159ns (49.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.564    -0.617    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X8Y95          FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=3, routed)           0.159    -0.294    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[7]
    RAMB18_X0Y39         RAMB18E1                                     r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.876    -0.813    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y39         RAMB18E1                                     r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.255    -0.559    
    RAMB18_X0Y39         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.376    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_in_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.227ns (58.039%)  route 0.164ns (41.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.675    -0.506    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X5Y100         FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_in_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.128    -0.378 f  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_in_done_reg/Q
                         net (fo=1, routed)           0.164    -0.214    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/data_stream_in_done
    SLICE_X6Y98          LUT4 (Prop_lut4_I3_O)        0.099    -0.115 r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/FSM_sequential_state_TX[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart_n_3
    SLICE_X6Y98          FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.863    -0.827    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y98          FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X6Y98          FDCE (Hold_fdce_C_D)         0.121    -0.202    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.654%)  route 0.231ns (55.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.675    -0.506    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X7Y100         FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec_reg[3]/Q
                         net (fo=1, routed)           0.231    -0.134    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/in8[2]
    SLICE_X6Y99          LUT4 (Prop_lut4_I2_O)        0.045    -0.089 r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec[2]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.863    -0.827    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X6Y99          FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec_reg[2]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.120    -0.203    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_vec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_in_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.207ns (47.957%)  route 0.225ns (52.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.675    -0.506    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X6Y100         FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_in_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.342 f  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_in_ack_reg/Q
                         net (fo=2, routed)           0.225    -0.117    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/data_stream_in_ack
    SLICE_X6Y98          LUT5 (Prop_lut5_I2_O)        0.043    -0.074 r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/data_stream_in_stb_i_1/O
                         net (fo=1, routed)           0.000    -0.074    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart_n_2
    SLICE_X6Y98          FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.863    -0.827    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y98          FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/C
                         clock pessimism              0.503    -0.323    
    SLICE_X6Y98          FDCE (Hold_fdce_C_D)         0.131    -0.192    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.593    -0.588    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y95          FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.391    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X3Y95          FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.863    -0.826    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y95          FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.238    -0.588    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.076    -0.512    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.565    -0.616    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y97         FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.419    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X13Y97         FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.834    -0.855    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X13Y97         FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.239    -0.616    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.076    -0.540    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.564    -0.617    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y94          FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.420    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X9Y94          FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.833    -0.856    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X9Y94          FDRE                                         r  Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.239    -0.617    
    SLICE_X9Y94          FDRE (Hold_fdre_C_D)         0.075    -0.542    Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Project_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y38     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y39     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y39     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Project_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y93     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y93     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y94      Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y96     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y106    Project_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y106    Project_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y91     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y92     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y92     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y92     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y91     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y92     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y91     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y106    Project_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y106    Project_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y93     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y93     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y94      Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y96     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y94      Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y96      Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y96      Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y97     Project_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Project_1_clk_wiz_0
  To Clock:  clkfbout_Project_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Project_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Project_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Project_1_clk_wiz_0
  To Clock:  clk_out1_Project_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.608ns (18.940%)  route 2.602ns (81.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y106        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.443     1.128    Project_1_i/jstk_uart_bridge_0/U0/aresetn
    SLICE_X18Y101        LUT1 (Prop_lut1_I0_O)        0.152     1.280 f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx[31]_i_3/O
                         net (fo=32, routed)          1.159     2.439    Project_1_i/jstk_uart_bridge_0/U0/clear
    SLICE_X14Y99         FDCE                                         f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.441     8.445    Project_1_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X14Y99         FDCE                                         r  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[3]/C
                         clock pessimism              0.491     8.936    
                         clock uncertainty           -0.074     8.861    
    SLICE_X14Y99         FDCE (Recov_fdce_C_CLR)     -0.563     8.298    Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[3]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.608ns (18.940%)  route 2.602ns (81.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y106        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.443     1.128    Project_1_i/jstk_uart_bridge_0/U0/aresetn
    SLICE_X18Y101        LUT1 (Prop_lut1_I0_O)        0.152     1.280 f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx[31]_i_3/O
                         net (fo=32, routed)          1.159     2.439    Project_1_i/jstk_uart_bridge_0/U0/clear
    SLICE_X14Y99         FDCE                                         f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.441     8.445    Project_1_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X14Y99         FDCE                                         r  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[1]/C
                         clock pessimism              0.491     8.936    
                         clock uncertainty           -0.074     8.861    
    SLICE_X14Y99         FDCE (Recov_fdce_C_CLR)     -0.521     8.340    Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[1]
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.608ns (18.940%)  route 2.602ns (81.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y106        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.443     1.128    Project_1_i/jstk_uart_bridge_0/U0/aresetn
    SLICE_X18Y101        LUT1 (Prop_lut1_I0_O)        0.152     1.280 f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx[31]_i_3/O
                         net (fo=32, routed)          1.159     2.439    Project_1_i/jstk_uart_bridge_0/U0/clear
    SLICE_X14Y99         FDCE                                         f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.441     8.445    Project_1_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X14Y99         FDCE                                         r  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[2]/C
                         clock pessimism              0.491     8.936    
                         clock uncertainty           -0.074     8.861    
    SLICE_X14Y99         FDCE (Recov_fdce_C_CLR)     -0.521     8.340    Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[2]
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.608ns (20.754%)  route 2.322ns (79.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y106        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.443     1.128    Project_1_i/jstk_uart_bridge_0/U0/aresetn
    SLICE_X18Y101        LUT1 (Prop_lut1_I0_O)        0.152     1.280 f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx[31]_i_3/O
                         net (fo=32, routed)          0.878     2.158    Project_1_i/jstk_uart_bridge_0/U0/clear
    SLICE_X14Y100        FDCE                                         f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.616     8.621    Project_1_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X14Y100        FDCE                                         r  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[5]/C
                         clock pessimism              0.571     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X14Y100        FDCE (Recov_fdce_C_CLR)     -0.563     8.554    Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[5]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.608ns (20.754%)  route 2.322ns (79.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y106        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.443     1.128    Project_1_i/jstk_uart_bridge_0/U0/aresetn
    SLICE_X18Y101        LUT1 (Prop_lut1_I0_O)        0.152     1.280 f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx[31]_i_3/O
                         net (fo=32, routed)          0.878     2.158    Project_1_i/jstk_uart_bridge_0/U0/clear
    SLICE_X14Y100        FDCE                                         f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.616     8.621    Project_1_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X14Y100        FDCE                                         r  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[7]/C
                         clock pessimism              0.571     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X14Y100        FDCE (Recov_fdce_C_CLR)     -0.563     8.554    Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[7]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.396ns  (required time - arrival time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.608ns (20.754%)  route 2.322ns (79.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y106        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.443     1.128    Project_1_i/jstk_uart_bridge_0/U0/aresetn
    SLICE_X18Y101        LUT1 (Prop_lut1_I0_O)        0.152     1.280 f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx[31]_i_3/O
                         net (fo=32, routed)          0.878     2.158    Project_1_i/jstk_uart_bridge_0/U0/clear
    SLICE_X14Y100        FDCE                                         f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.616     8.621    Project_1_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X14Y100        FDCE                                         r  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[9]/C
                         clock pessimism              0.571     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X14Y100        FDCE (Recov_fdce_C_CLR)     -0.563     8.554    Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[9]
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                  6.396    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.608ns (20.795%)  route 2.316ns (79.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y106        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.443     1.128    Project_1_i/jstk_uart_bridge_0/U0/aresetn
    SLICE_X18Y101        LUT1 (Prop_lut1_I0_O)        0.152     1.280 f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx[31]_i_3/O
                         net (fo=32, routed)          0.873     2.152    Project_1_i/jstk_uart_bridge_0/U0/clear
    SLICE_X14Y103        FDPE                                         f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.615     8.620    Project_1_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X14Y103        FDPE                                         r  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[0]/C
                         clock pessimism              0.571     9.190    
                         clock uncertainty           -0.074     9.116    
    SLICE_X14Y103        FDPE (Recov_fdpe_C_PRE)     -0.563     8.553    Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[0]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -2.152    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.608ns (20.795%)  route 2.316ns (79.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y106        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.443     1.128    Project_1_i/jstk_uart_bridge_0/U0/aresetn
    SLICE_X18Y101        LUT1 (Prop_lut1_I0_O)        0.152     1.280 f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx[31]_i_3/O
                         net (fo=32, routed)          0.873     2.152    Project_1_i/jstk_uart_bridge_0/U0/clear
    SLICE_X14Y103        FDCE                                         f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.615     8.620    Project_1_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X14Y103        FDCE                                         r  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[19]/C
                         clock pessimism              0.571     9.190    
                         clock uncertainty           -0.074     9.116    
    SLICE_X14Y103        FDCE (Recov_fdce_C_CLR)     -0.563     8.553    Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[19]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -2.152    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             6.401ns  (required time - arrival time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.608ns (20.795%)  route 2.316ns (79.205%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y106        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.443     1.128    Project_1_i/jstk_uart_bridge_0/U0/aresetn
    SLICE_X18Y101        LUT1 (Prop_lut1_I0_O)        0.152     1.280 f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx[31]_i_3/O
                         net (fo=32, routed)          0.873     2.152    Project_1_i/jstk_uart_bridge_0/U0/clear
    SLICE_X14Y103        FDCE                                         f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.615     8.620    Project_1_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X14Y103        FDCE                                         r  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[21]/C
                         clock pessimism              0.571     9.190    
                         clock uncertainty           -0.074     9.116    
    SLICE_X14Y103        FDCE (Recov_fdce_C_CLR)     -0.563     8.553    Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[21]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -2.152    
  -------------------------------------------------------------------
                         slack                                  6.401    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Project_1_clk_wiz_0 rise@10.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.608ns (20.754%)  route 2.322ns (79.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.740    -0.772    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X16Y106        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  Project_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.443     1.128    Project_1_i/jstk_uart_bridge_0/U0/aresetn
    SLICE_X18Y101        LUT1 (Prop_lut1_I0_O)        0.152     1.280 f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx[31]_i_3/O
                         net (fo=32, routed)          0.878     2.158    Project_1_i/jstk_uart_bridge_0/U0/clear
    SLICE_X14Y100        FDCE                                         f  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         1.616     8.621    Project_1_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X14Y100        FDCE                                         r  Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[4]/C
                         clock pessimism              0.571     9.191    
                         clock uncertainty           -0.074     9.117    
    SLICE_X14Y100        FDCE (Recov_fdce_C_CLR)     -0.521     8.596    Project_1_i/jstk_uart_bridge_0/U0/msgIndexRx_reg[4]
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                  6.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.548%)  route 0.458ns (76.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.646    -0.535    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y105        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.458     0.064    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y97          FDCE                                         f  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.834    -0.855    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y97          FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                         clock pessimism              0.503    -0.351    
    SLICE_X8Y97          FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.548%)  route 0.458ns (76.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.646    -0.535    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y105        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.458     0.064    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y97          FDCE                                         f  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.834    -0.855    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y97          FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
                         clock pessimism              0.503    -0.351    
    SLICE_X8Y97          FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.548%)  route 0.458ns (76.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.646    -0.535    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y105        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.458     0.064    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y97          FDCE                                         f  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.834    -0.855    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y97          FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                         clock pessimism              0.503    -0.351    
    SLICE_X8Y97          FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.548%)  route 0.458ns (76.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.646    -0.535    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y105        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.458     0.064    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y97          FDCE                                         f  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.834    -0.855    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y97          FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
                         clock pessimism              0.503    -0.351    
    SLICE_X8Y97          FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.548%)  route 0.458ns (76.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.646    -0.535    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y105        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.458     0.064    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y97          FDCE                                         f  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.834    -0.855    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y97          FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                         clock pessimism              0.503    -0.351    
    SLICE_X8Y97          FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.548%)  route 0.458ns (76.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.646    -0.535    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y105        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.458     0.064    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y97          FDCE                                         f  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.834    -0.855    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y97          FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                         clock pessimism              0.503    -0.351    
    SLICE_X8Y97          FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.548%)  route 0.458ns (76.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.646    -0.535    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y105        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.458     0.064    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y97          FDCE                                         f  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.834    -0.855    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y97          FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
                         clock pessimism              0.503    -0.351    
    SLICE_X8Y97          FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.548%)  route 0.458ns (76.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.646    -0.535    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y105        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.458     0.064    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X8Y97          FDCE                                         f  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.834    -0.855    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X8Y97          FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                         clock pessimism              0.503    -0.351    
    SLICE_X8Y97          FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.064    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.141ns (19.580%)  route 0.579ns (80.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.646    -0.535    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y105        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.579     0.185    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y97         FDCE                                         f  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.834    -0.855    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y97         FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                         clock pessimism              0.503    -0.351    
    SLICE_X10Y97         FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_Project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Project_1_clk_wiz_0 rise@0.000ns - clk_out1_Project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.141ns (16.481%)  route 0.715ns (83.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.646    -0.535    Project_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X15Y105        FDRE                                         r  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  Project_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.715     0.321    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X6Y98          FDCE                                         f  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Project_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Project_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Project_1_i/clk_wiz/inst/clk_in1_Project_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Project_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Project_1_i/clk_wiz/inst/clk_out1_Project_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Project_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=555, routed)         0.863    -0.827    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X6Y98          FDCE                                         r  Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/C
                         clock pessimism              0.503    -0.323    
    SLICE_X6Y98          FDCE (Remov_fdce_C_CLR)     -0.067    -0.390    Project_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.711    





