#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec 17 17:23:38 2024
# Process ID: 9352
# Current directory: C:/tsoc/Lab9/lab9_pl_camera_verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20444 C:\tsoc\Lab9\lab9_pl_camera_verilog\lab9_pl_camera_verilog.xpr
# Log file: C:/tsoc/Lab9/lab9_pl_camera_verilog/vivado.log
# Journal file: C:/tsoc/Lab9/lab9_pl_camera_verilog\vivado.jou
# Running On: DESKTOP-T0U5DNL, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16873 MB
#-----------------------------------------------------------
start_gui
open_project C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu3_0] 0]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
close_hw_manager
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_compile_order -fileset sources_1
refresh_design
update_compile_order -fileset sources_1
refresh_design
refresh_design
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu3_0] 0]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
close_hw_manager
refresh_design
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu3_0] 0]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
close_hw_manager
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu3_0] 0]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
undo
undo
undo
undo
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top7x7.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top7x7.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top3x3.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
refresh_design
refresh_design
refresh_design
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
close_design
export_ip_user_files -of_objects  [get_files C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/seven_segment_display.v] -no_script -reset -force -quiet
remove_files  C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/seven_segment_display.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top3x3.bit} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu3_0] 0]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top7x7.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top1x1.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top3x3.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
close_hw_manager
