# regfile_2r1w pin_order.cfg
# This file maps regfile_2r1w top-level ports to physical chip edges
# to match the hardened mem_1r1w pin placement.
#
# Hardened mem_1r1w pin placement (for each macro):
#   Top: clk
#   Left: read, read_addr[0..3]
#   Right: read_data[0..31]
#   Bottom: write, write_addr[0..3], write_data[0..31]
#   (Power pins are defined in the LEF; top-level I/Os need not drive them.)
#
# Global signals:
clk             in      TOP     1
rst_n           in      TOP     2

# --- Lane0: mem_1r1w instance for read port 1 (rs1_*) ---
# Place the read control and address signals on the left edge.
rs1_read        in      LEFT    1
rs1_addr[0]     in      LEFT    2
rs1_addr[1]     in      LEFT    3
rs1_addr[2]     in      LEFT    4
rs1_addr[3]     in      LEFT    5

# Assign the read data bus for lane0 on the right edge (orders 1-32).
rs1_rdata[0]    out     RIGHT   1
rs1_rdata[1]    out     RIGHT   2
rs1_rdata[2]    out     RIGHT   3
rs1_rdata[3]    out     RIGHT   4
rs1_rdata[4]    out     RIGHT   5
rs1_rdata[5]    out     RIGHT   6
rs1_rdata[6]    out     RIGHT   7
rs1_rdata[7]    out     RIGHT   8
rs1_rdata[8]    out     RIGHT   9
rs1_rdata[9]    out     RIGHT   10
rs1_rdata[10]   out     RIGHT   11
rs1_rdata[11]   out     RIGHT   12
rs1_rdata[12]   out     RIGHT   13
rs1_rdata[13]   out     RIGHT   14
rs1_rdata[14]   out     RIGHT   15
rs1_rdata[15]   out     RIGHT   16
rs1_rdata[16]   out     RIGHT   17
rs1_rdata[17]   out     RIGHT   18
rs1_rdata[18]   out     RIGHT   19
rs1_rdata[19]   out     RIGHT   20
rs1_rdata[20]   out     RIGHT   21
rs1_rdata[21]   out     RIGHT   22
rs1_rdata[22]   out     RIGHT   23
rs1_rdata[23]   out     RIGHT   24
rs1_rdata[24]   out     RIGHT   25
rs1_rdata[25]   out     RIGHT   26
rs1_rdata[26]   out     RIGHT   27
rs1_rdata[27]   out     RIGHT   28
rs1_rdata[28]   out     RIGHT   29
rs1_rdata[29]   out     RIGHT   30
rs1_rdata[30]   out     RIGHT   31
rs1_rdata[31]   out     RIGHT   32

# --- Lane1: mem_1r1w instance for read port 2 (rs2_*) ---
# Place the read control and address signals for lane1 on the left edge,
# using an offset to differentiate from lane0.
rs2_read        in      LEFT    6
rs2_addr[0]     in      LEFT    7
rs2_addr[1]     in      LEFT    8
rs2_addr[2]     in      LEFT    9
rs2_addr[3]     in      LEFT    10

# Assign the read data bus for lane1 on the right edge (orders 33-64).
rs2_rdata[0]    out     RIGHT   33
rs2_rdata[1]    out     RIGHT   34
rs2_rdata[2]    out     RIGHT   35
rs2_rdata[3]    out     RIGHT   36
rs2_rdata[4]    out     RIGHT   37
rs2_rdata[5]    out     RIGHT   38
rs2_rdata[6]    out     RIGHT   39
rs2_rdata[7]    out     RIGHT   40
rs2_rdata[8]    out     RIGHT   41
rs2_rdata[9]    out     RIGHT   42
rs2_rdata[10]   out     RIGHT   43
rs2_rdata[11]   out     RIGHT   44
rs2_rdata[12]   out     RIGHT   45
rs2_rdata[13]   out     RIGHT   46
rs2_rdata[14]   out     RIGHT   47
rs2_rdata[15]   out     RIGHT   48
rs2_rdata[16]   out     RIGHT   49
rs2_rdata[17]   out     RIGHT   50
rs2_rdata[18]   out     RIGHT   51
rs2_rdata[19]   out     RIGHT   52
rs2_rdata[20]   out     RIGHT   53
rs2_rdata[21]   out     RIGHT   54
rs2_rdata[22]   out     RIGHT   55
rs2_rdata[23]   out     RIGHT   56
rs2_rdata[24]   out     RIGHT   57
rs2_rdata[25]   out     RIGHT   58
rs2_rdata[26]   out     RIGHT   59
rs2_rdata[27]   out     RIGHT   60
rs2_rdata[28]   out     RIGHT   61
rs2_rdata[29]   out     RIGHT   62
rs2_rdata[30]   out     RIGHT   63
rs2_rdata[31]   out     RIGHT   64

# --- Common Write Port (shared by both lanes) ---
# Write control, address, and data signals are placed along the bottom edge.
rd_write        in      BOTTOM  1
rd_addr[0]      in      BOTTOM  2
rd_addr[1]      in      BOTTOM  3
rd_addr[2]      in      BOTTOM  4
rd_addr[3]      in      BOTTOM  5

rd_wdata[0]     in      BOTTOM  6
rd_wdata[1]     in      BOTTOM  7
rd_wdata[2]     in      BOTTOM  8
rd_wdata[3]     in      BOTTOM  9
rd_wdata[4]     in      BOTTOM  10
rd_wdata[5]     in      BOTTOM  11
rd_wdata[6]     in      BOTTOM  12
rd_wdata[7]     in      BOTTOM  13
rd_wdata[8]     in      BOTTOM  14
rd_wdata[9]     in      BOTTOM  15
rd_wdata[10]    in      BOTTOM  16
rd_wdata[11]    in      BOTTOM  17
rd_wdata[12]    in      BOTTOM  18
rd_wdata[13]    in      BOTTOM  19
rd_wdata[14]    in      BOTTOM  20
rd_wdata[15]    in      BOTTOM  21
rd_wdata[16]    in      BOTTOM  22
rd_wdata[17]    in      BOTTOM  23
rd_wdata[18]    in      BOTTOM  24
rd_wdata[19]    in      BOTTOM  25
rd_wdata[20]    in      BOTTOM  26
rd_wdata[21]    in      BOTTOM  27
rd_wdata[22]    in      BOTTOM  28
rd_wdata[23]    in      BOTTOM  29
rd_wdata[24]    in      BOTTOM  30
rd_wdata[25]    in      BOTTOM  31
rd_wdata[26]    in      BOTTOM  32
rd_wdata[27]    in      BOTTOM  33
rd_wdata[28]    in      BOTTOM  34
rd_wdata[29]    in      BOTTOM  35
rd_wdata[30]    in      BOTTOM  36
rd_wdata[31]    in      BOTTOM  37
