INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.24 SEVEN-SEGMENT DISPLAY DECODER/HDL_Example_4_24_SEVEN_SEGMENT_DISPLAY.srcs/sim_1/imports/HDL Example 4.24 SEVEN-SEGMENT DISPLAY DECODER/TB_HDL Example 4_24.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_HDL_Example_4_24
