/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* P71 */
.set P71__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set P71__0__MASK, 0x01
.set P71__0__PC, CYREG_PRT0_PC0
.set P71__0__PORT, 0
.set P71__0__SHIFT, 0
.set P71__AG, CYREG_PRT0_AG
.set P71__AMUX, CYREG_PRT0_AMUX
.set P71__BIE, CYREG_PRT0_BIE
.set P71__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P71__BYP, CYREG_PRT0_BYP
.set P71__CTL, CYREG_PRT0_CTL
.set P71__DM0, CYREG_PRT0_DM0
.set P71__DM1, CYREG_PRT0_DM1
.set P71__DM2, CYREG_PRT0_DM2
.set P71__DR, CYREG_PRT0_DR
.set P71__INP_DIS, CYREG_PRT0_INP_DIS
.set P71__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P71__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P71__LCD_EN, CYREG_PRT0_LCD_EN
.set P71__MASK, 0x01
.set P71__PORT, 0
.set P71__PRT, CYREG_PRT0_PRT
.set P71__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P71__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P71__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P71__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P71__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P71__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P71__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P71__PS, CYREG_PRT0_PS
.set P71__SHIFT, 0
.set P71__SLW, CYREG_PRT0_SLW

/* P72 */
.set P72__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set P72__0__MASK, 0x02
.set P72__0__PC, CYREG_PRT0_PC1
.set P72__0__PORT, 0
.set P72__0__SHIFT, 1
.set P72__AG, CYREG_PRT0_AG
.set P72__AMUX, CYREG_PRT0_AMUX
.set P72__BIE, CYREG_PRT0_BIE
.set P72__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P72__BYP, CYREG_PRT0_BYP
.set P72__CTL, CYREG_PRT0_CTL
.set P72__DM0, CYREG_PRT0_DM0
.set P72__DM1, CYREG_PRT0_DM1
.set P72__DM2, CYREG_PRT0_DM2
.set P72__DR, CYREG_PRT0_DR
.set P72__INP_DIS, CYREG_PRT0_INP_DIS
.set P72__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P72__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P72__LCD_EN, CYREG_PRT0_LCD_EN
.set P72__MASK, 0x02
.set P72__PORT, 0
.set P72__PRT, CYREG_PRT0_PRT
.set P72__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P72__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P72__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P72__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P72__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P72__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P72__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P72__PS, CYREG_PRT0_PS
.set P72__SHIFT, 1
.set P72__SLW, CYREG_PRT0_SLW

/* P73 */
.set P73__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set P73__0__MASK, 0x04
.set P73__0__PC, CYREG_PRT0_PC2
.set P73__0__PORT, 0
.set P73__0__SHIFT, 2
.set P73__AG, CYREG_PRT0_AG
.set P73__AMUX, CYREG_PRT0_AMUX
.set P73__BIE, CYREG_PRT0_BIE
.set P73__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P73__BYP, CYREG_PRT0_BYP
.set P73__CTL, CYREG_PRT0_CTL
.set P73__DM0, CYREG_PRT0_DM0
.set P73__DM1, CYREG_PRT0_DM1
.set P73__DM2, CYREG_PRT0_DM2
.set P73__DR, CYREG_PRT0_DR
.set P73__INP_DIS, CYREG_PRT0_INP_DIS
.set P73__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P73__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P73__LCD_EN, CYREG_PRT0_LCD_EN
.set P73__MASK, 0x04
.set P73__PORT, 0
.set P73__PRT, CYREG_PRT0_PRT
.set P73__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P73__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P73__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P73__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P73__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P73__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P73__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P73__PS, CYREG_PRT0_PS
.set P73__SHIFT, 2
.set P73__SLW, CYREG_PRT0_SLW

/* P74 */
.set P74__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set P74__0__MASK, 0x08
.set P74__0__PC, CYREG_PRT0_PC3
.set P74__0__PORT, 0
.set P74__0__SHIFT, 3
.set P74__AG, CYREG_PRT0_AG
.set P74__AMUX, CYREG_PRT0_AMUX
.set P74__BIE, CYREG_PRT0_BIE
.set P74__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P74__BYP, CYREG_PRT0_BYP
.set P74__CTL, CYREG_PRT0_CTL
.set P74__DM0, CYREG_PRT0_DM0
.set P74__DM1, CYREG_PRT0_DM1
.set P74__DM2, CYREG_PRT0_DM2
.set P74__DR, CYREG_PRT0_DR
.set P74__INP_DIS, CYREG_PRT0_INP_DIS
.set P74__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P74__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P74__LCD_EN, CYREG_PRT0_LCD_EN
.set P74__MASK, 0x08
.set P74__PORT, 0
.set P74__PRT, CYREG_PRT0_PRT
.set P74__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P74__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P74__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P74__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P74__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P74__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P74__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P74__PS, CYREG_PRT0_PS
.set P74__SHIFT, 3
.set P74__SLW, CYREG_PRT0_SLW

/* P76 */
.set P76__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set P76__0__MASK, 0x10
.set P76__0__PC, CYREG_PRT0_PC4
.set P76__0__PORT, 0
.set P76__0__SHIFT, 4
.set P76__AG, CYREG_PRT0_AG
.set P76__AMUX, CYREG_PRT0_AMUX
.set P76__BIE, CYREG_PRT0_BIE
.set P76__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P76__BYP, CYREG_PRT0_BYP
.set P76__CTL, CYREG_PRT0_CTL
.set P76__DM0, CYREG_PRT0_DM0
.set P76__DM1, CYREG_PRT0_DM1
.set P76__DM2, CYREG_PRT0_DM2
.set P76__DR, CYREG_PRT0_DR
.set P76__INP_DIS, CYREG_PRT0_INP_DIS
.set P76__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P76__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P76__LCD_EN, CYREG_PRT0_LCD_EN
.set P76__MASK, 0x10
.set P76__PORT, 0
.set P76__PRT, CYREG_PRT0_PRT
.set P76__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P76__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P76__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P76__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P76__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P76__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P76__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P76__PS, CYREG_PRT0_PS
.set P76__SHIFT, 4
.set P76__SLW, CYREG_PRT0_SLW

/* P77 */
.set P77__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set P77__0__MASK, 0x20
.set P77__0__PC, CYREG_PRT0_PC5
.set P77__0__PORT, 0
.set P77__0__SHIFT, 5
.set P77__AG, CYREG_PRT0_AG
.set P77__AMUX, CYREG_PRT0_AMUX
.set P77__BIE, CYREG_PRT0_BIE
.set P77__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P77__BYP, CYREG_PRT0_BYP
.set P77__CTL, CYREG_PRT0_CTL
.set P77__DM0, CYREG_PRT0_DM0
.set P77__DM1, CYREG_PRT0_DM1
.set P77__DM2, CYREG_PRT0_DM2
.set P77__DR, CYREG_PRT0_DR
.set P77__INP_DIS, CYREG_PRT0_INP_DIS
.set P77__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P77__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P77__LCD_EN, CYREG_PRT0_LCD_EN
.set P77__MASK, 0x20
.set P77__PORT, 0
.set P77__PRT, CYREG_PRT0_PRT
.set P77__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P77__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P77__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P77__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P77__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P77__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P77__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P77__PS, CYREG_PRT0_PS
.set P77__SHIFT, 5
.set P77__SLW, CYREG_PRT0_SLW

/* P78 */
.set P78__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set P78__0__MASK, 0x40
.set P78__0__PC, CYREG_PRT0_PC6
.set P78__0__PORT, 0
.set P78__0__SHIFT, 6
.set P78__AG, CYREG_PRT0_AG
.set P78__AMUX, CYREG_PRT0_AMUX
.set P78__BIE, CYREG_PRT0_BIE
.set P78__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P78__BYP, CYREG_PRT0_BYP
.set P78__CTL, CYREG_PRT0_CTL
.set P78__DM0, CYREG_PRT0_DM0
.set P78__DM1, CYREG_PRT0_DM1
.set P78__DM2, CYREG_PRT0_DM2
.set P78__DR, CYREG_PRT0_DR
.set P78__INP_DIS, CYREG_PRT0_INP_DIS
.set P78__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P78__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P78__LCD_EN, CYREG_PRT0_LCD_EN
.set P78__MASK, 0x40
.set P78__PORT, 0
.set P78__PRT, CYREG_PRT0_PRT
.set P78__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P78__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P78__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P78__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P78__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P78__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P78__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P78__PS, CYREG_PRT0_PS
.set P78__SHIFT, 6
.set P78__SLW, CYREG_PRT0_SLW

/* P79 */
.set P79__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set P79__0__MASK, 0x80
.set P79__0__PC, CYREG_PRT0_PC7
.set P79__0__PORT, 0
.set P79__0__SHIFT, 7
.set P79__AG, CYREG_PRT0_AG
.set P79__AMUX, CYREG_PRT0_AMUX
.set P79__BIE, CYREG_PRT0_BIE
.set P79__BIT_MASK, CYREG_PRT0_BIT_MASK
.set P79__BYP, CYREG_PRT0_BYP
.set P79__CTL, CYREG_PRT0_CTL
.set P79__DM0, CYREG_PRT0_DM0
.set P79__DM1, CYREG_PRT0_DM1
.set P79__DM2, CYREG_PRT0_DM2
.set P79__DR, CYREG_PRT0_DR
.set P79__INP_DIS, CYREG_PRT0_INP_DIS
.set P79__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set P79__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set P79__LCD_EN, CYREG_PRT0_LCD_EN
.set P79__MASK, 0x80
.set P79__PORT, 0
.set P79__PRT, CYREG_PRT0_PRT
.set P79__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set P79__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set P79__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set P79__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set P79__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set P79__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set P79__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set P79__PS, CYREG_PRT0_PS
.set P79__SHIFT, 7
.set P79__SLW, CYREG_PRT0_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Rx_1__0__MASK, 0x80
.set Rx_1__0__PC, CYREG_PRT12_PC7
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 7
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x80
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 7
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* SCL0 */
.set SCL0__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCL0__0__MASK, 0x10
.set SCL0__0__PC, CYREG_PRT12_PC4
.set SCL0__0__PORT, 12
.set SCL0__0__SHIFT, 4
.set SCL0__AG, CYREG_PRT12_AG
.set SCL0__BIE, CYREG_PRT12_BIE
.set SCL0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL0__BYP, CYREG_PRT12_BYP
.set SCL0__DM0, CYREG_PRT12_DM0
.set SCL0__DM1, CYREG_PRT12_DM1
.set SCL0__DM2, CYREG_PRT12_DM2
.set SCL0__DR, CYREG_PRT12_DR
.set SCL0__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL0__MASK, 0x10
.set SCL0__PORT, 12
.set SCL0__PRT, CYREG_PRT12_PRT
.set SCL0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL0__PS, CYREG_PRT12_PS
.set SCL0__SHIFT, 4
.set SCL0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL0__SLW, CYREG_PRT12_SLW

/* SDA0 */
.set SDA0__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDA0__0__MASK, 0x20
.set SDA0__0__PC, CYREG_PRT12_PC5
.set SDA0__0__PORT, 12
.set SDA0__0__SHIFT, 5
.set SDA0__AG, CYREG_PRT12_AG
.set SDA0__BIE, CYREG_PRT12_BIE
.set SDA0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA0__BYP, CYREG_PRT12_BYP
.set SDA0__DM0, CYREG_PRT12_DM0
.set SDA0__DM1, CYREG_PRT12_DM1
.set SDA0__DM2, CYREG_PRT12_DM2
.set SDA0__DR, CYREG_PRT12_DR
.set SDA0__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA0__MASK, 0x20
.set SDA0__PORT, 12
.set SDA0__PRT, CYREG_PRT12_PRT
.set SDA0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA0__PS, CYREG_PRT12_PS
.set SDA0__SHIFT, 5
.set SDA0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA0__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Tx_1__0__MASK, 0x40
.set Tx_1__0__PC, CYREG_PRT12_PC6
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 6
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x40
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 6
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB04_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB04_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB04_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB04_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB04_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB04_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB04_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB04_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB04_F1
.set UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_1_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_1_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set UART_1_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB05_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x01
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x02
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x02

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Dir_Ctl */
.set Dir_Ctl_Sync_ctrl_reg__0__MASK, 0x01
.set Dir_Ctl_Sync_ctrl_reg__0__POS, 0
.set Dir_Ctl_Sync_ctrl_reg__1__MASK, 0x02
.set Dir_Ctl_Sync_ctrl_reg__1__POS, 1
.set Dir_Ctl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Dir_Ctl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set Dir_Ctl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set Dir_Ctl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set Dir_Ctl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set Dir_Ctl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set Dir_Ctl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set Dir_Ctl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set Dir_Ctl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set Dir_Ctl_Sync_ctrl_reg__2__MASK, 0x04
.set Dir_Ctl_Sync_ctrl_reg__2__POS, 2
.set Dir_Ctl_Sync_ctrl_reg__3__MASK, 0x08
.set Dir_Ctl_Sync_ctrl_reg__3__POS, 3
.set Dir_Ctl_Sync_ctrl_reg__4__MASK, 0x10
.set Dir_Ctl_Sync_ctrl_reg__4__POS, 4
.set Dir_Ctl_Sync_ctrl_reg__5__MASK, 0x20
.set Dir_Ctl_Sync_ctrl_reg__5__POS, 5
.set Dir_Ctl_Sync_ctrl_reg__6__MASK, 0x40
.set Dir_Ctl_Sync_ctrl_reg__6__POS, 6
.set Dir_Ctl_Sync_ctrl_reg__7__MASK, 0x80
.set Dir_Ctl_Sync_ctrl_reg__7__POS, 7
.set Dir_Ctl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Dir_Ctl_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set Dir_Ctl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set Dir_Ctl_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB00_CTL
.set Dir_Ctl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set Dir_Ctl_Sync_ctrl_reg__MASK, 0xFF
.set Dir_Ctl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Dir_Ctl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Dir_Ctl_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB00_MSK

/* PORT1D0 */
.set PORT1D0__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set PORT1D0__0__MASK, 0x04
.set PORT1D0__0__PC, CYREG_PRT1_PC2
.set PORT1D0__0__PORT, 1
.set PORT1D0__0__SHIFT, 2
.set PORT1D0__AG, CYREG_PRT1_AG
.set PORT1D0__AMUX, CYREG_PRT1_AMUX
.set PORT1D0__BIE, CYREG_PRT1_BIE
.set PORT1D0__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PORT1D0__BYP, CYREG_PRT1_BYP
.set PORT1D0__CTL, CYREG_PRT1_CTL
.set PORT1D0__DM0, CYREG_PRT1_DM0
.set PORT1D0__DM1, CYREG_PRT1_DM1
.set PORT1D0__DM2, CYREG_PRT1_DM2
.set PORT1D0__DR, CYREG_PRT1_DR
.set PORT1D0__INP_DIS, CYREG_PRT1_INP_DIS
.set PORT1D0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set PORT1D0__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PORT1D0__LCD_EN, CYREG_PRT1_LCD_EN
.set PORT1D0__MASK, 0x04
.set PORT1D0__PORT, 1
.set PORT1D0__PRT, CYREG_PRT1_PRT
.set PORT1D0__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PORT1D0__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PORT1D0__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PORT1D0__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PORT1D0__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PORT1D0__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PORT1D0__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PORT1D0__PS, CYREG_PRT1_PS
.set PORT1D0__SHIFT, 2
.set PORT1D0__SLW, CYREG_PRT1_SLW

/* PORT1D1 */
.set PORT1D1__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set PORT1D1__0__MASK, 0x08
.set PORT1D1__0__PC, CYREG_PRT1_PC3
.set PORT1D1__0__PORT, 1
.set PORT1D1__0__SHIFT, 3
.set PORT1D1__AG, CYREG_PRT1_AG
.set PORT1D1__AMUX, CYREG_PRT1_AMUX
.set PORT1D1__BIE, CYREG_PRT1_BIE
.set PORT1D1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PORT1D1__BYP, CYREG_PRT1_BYP
.set PORT1D1__CTL, CYREG_PRT1_CTL
.set PORT1D1__DM0, CYREG_PRT1_DM0
.set PORT1D1__DM1, CYREG_PRT1_DM1
.set PORT1D1__DM2, CYREG_PRT1_DM2
.set PORT1D1__DR, CYREG_PRT1_DR
.set PORT1D1__INP_DIS, CYREG_PRT1_INP_DIS
.set PORT1D1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set PORT1D1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PORT1D1__LCD_EN, CYREG_PRT1_LCD_EN
.set PORT1D1__MASK, 0x08
.set PORT1D1__PORT, 1
.set PORT1D1__PRT, CYREG_PRT1_PRT
.set PORT1D1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PORT1D1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PORT1D1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PORT1D1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PORT1D1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PORT1D1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PORT1D1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PORT1D1__PS, CYREG_PRT1_PS
.set PORT1D1__SHIFT, 3
.set PORT1D1__SLW, CYREG_PRT1_SLW

/* PORT1D2 */
.set PORT1D2__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set PORT1D2__0__MASK, 0x20
.set PORT1D2__0__PC, CYREG_PRT1_PC5
.set PORT1D2__0__PORT, 1
.set PORT1D2__0__SHIFT, 5
.set PORT1D2__AG, CYREG_PRT1_AG
.set PORT1D2__AMUX, CYREG_PRT1_AMUX
.set PORT1D2__BIE, CYREG_PRT1_BIE
.set PORT1D2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PORT1D2__BYP, CYREG_PRT1_BYP
.set PORT1D2__CTL, CYREG_PRT1_CTL
.set PORT1D2__DM0, CYREG_PRT1_DM0
.set PORT1D2__DM1, CYREG_PRT1_DM1
.set PORT1D2__DM2, CYREG_PRT1_DM2
.set PORT1D2__DR, CYREG_PRT1_DR
.set PORT1D2__INP_DIS, CYREG_PRT1_INP_DIS
.set PORT1D2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set PORT1D2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PORT1D2__LCD_EN, CYREG_PRT1_LCD_EN
.set PORT1D2__MASK, 0x20
.set PORT1D2__PORT, 1
.set PORT1D2__PRT, CYREG_PRT1_PRT
.set PORT1D2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PORT1D2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PORT1D2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PORT1D2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PORT1D2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PORT1D2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PORT1D2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PORT1D2__PS, CYREG_PRT1_PS
.set PORT1D2__SHIFT, 5
.set PORT1D2__SLW, CYREG_PRT1_SLW

/* PORT1D3 */
.set PORT1D3__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set PORT1D3__0__MASK, 0x40
.set PORT1D3__0__PC, CYREG_PRT1_PC6
.set PORT1D3__0__PORT, 1
.set PORT1D3__0__SHIFT, 6
.set PORT1D3__AG, CYREG_PRT1_AG
.set PORT1D3__AMUX, CYREG_PRT1_AMUX
.set PORT1D3__BIE, CYREG_PRT1_BIE
.set PORT1D3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PORT1D3__BYP, CYREG_PRT1_BYP
.set PORT1D3__CTL, CYREG_PRT1_CTL
.set PORT1D3__DM0, CYREG_PRT1_DM0
.set PORT1D3__DM1, CYREG_PRT1_DM1
.set PORT1D3__DM2, CYREG_PRT1_DM2
.set PORT1D3__DR, CYREG_PRT1_DR
.set PORT1D3__INP_DIS, CYREG_PRT1_INP_DIS
.set PORT1D3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set PORT1D3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PORT1D3__LCD_EN, CYREG_PRT1_LCD_EN
.set PORT1D3__MASK, 0x40
.set PORT1D3__PORT, 1
.set PORT1D3__PRT, CYREG_PRT1_PRT
.set PORT1D3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PORT1D3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PORT1D3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PORT1D3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PORT1D3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PORT1D3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PORT1D3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PORT1D3__PS, CYREG_PRT1_PS
.set PORT1D3__SHIFT, 6
.set PORT1D3__SLW, CYREG_PRT1_SLW

/* PORT1D4 */
.set PORT1D4__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set PORT1D4__0__MASK, 0x80
.set PORT1D4__0__PC, CYREG_PRT1_PC7
.set PORT1D4__0__PORT, 1
.set PORT1D4__0__SHIFT, 7
.set PORT1D4__AG, CYREG_PRT1_AG
.set PORT1D4__AMUX, CYREG_PRT1_AMUX
.set PORT1D4__BIE, CYREG_PRT1_BIE
.set PORT1D4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PORT1D4__BYP, CYREG_PRT1_BYP
.set PORT1D4__CTL, CYREG_PRT1_CTL
.set PORT1D4__DM0, CYREG_PRT1_DM0
.set PORT1D4__DM1, CYREG_PRT1_DM1
.set PORT1D4__DM2, CYREG_PRT1_DM2
.set PORT1D4__DR, CYREG_PRT1_DR
.set PORT1D4__INP_DIS, CYREG_PRT1_INP_DIS
.set PORT1D4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set PORT1D4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PORT1D4__LCD_EN, CYREG_PRT1_LCD_EN
.set PORT1D4__MASK, 0x80
.set PORT1D4__PORT, 1
.set PORT1D4__PRT, CYREG_PRT1_PRT
.set PORT1D4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PORT1D4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PORT1D4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PORT1D4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PORT1D4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PORT1D4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PORT1D4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PORT1D4__PS, CYREG_PRT1_PS
.set PORT1D4__SHIFT, 7
.set PORT1D4__SLW, CYREG_PRT1_SLW

/* PORT2D0 */
.set PORT2D0__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set PORT2D0__0__MASK, 0x01
.set PORT2D0__0__PC, CYREG_PRT2_PC0
.set PORT2D0__0__PORT, 2
.set PORT2D0__0__SHIFT, 0
.set PORT2D0__AG, CYREG_PRT2_AG
.set PORT2D0__AMUX, CYREG_PRT2_AMUX
.set PORT2D0__BIE, CYREG_PRT2_BIE
.set PORT2D0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PORT2D0__BYP, CYREG_PRT2_BYP
.set PORT2D0__CTL, CYREG_PRT2_CTL
.set PORT2D0__DM0, CYREG_PRT2_DM0
.set PORT2D0__DM1, CYREG_PRT2_DM1
.set PORT2D0__DM2, CYREG_PRT2_DM2
.set PORT2D0__DR, CYREG_PRT2_DR
.set PORT2D0__INP_DIS, CYREG_PRT2_INP_DIS
.set PORT2D0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PORT2D0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PORT2D0__LCD_EN, CYREG_PRT2_LCD_EN
.set PORT2D0__MASK, 0x01
.set PORT2D0__PORT, 2
.set PORT2D0__PRT, CYREG_PRT2_PRT
.set PORT2D0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PORT2D0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PORT2D0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PORT2D0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PORT2D0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PORT2D0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PORT2D0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PORT2D0__PS, CYREG_PRT2_PS
.set PORT2D0__SHIFT, 0
.set PORT2D0__SLW, CYREG_PRT2_SLW

/* PORT2D1 */
.set PORT2D1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set PORT2D1__0__MASK, 0x02
.set PORT2D1__0__PC, CYREG_PRT2_PC1
.set PORT2D1__0__PORT, 2
.set PORT2D1__0__SHIFT, 1
.set PORT2D1__AG, CYREG_PRT2_AG
.set PORT2D1__AMUX, CYREG_PRT2_AMUX
.set PORT2D1__BIE, CYREG_PRT2_BIE
.set PORT2D1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PORT2D1__BYP, CYREG_PRT2_BYP
.set PORT2D1__CTL, CYREG_PRT2_CTL
.set PORT2D1__DM0, CYREG_PRT2_DM0
.set PORT2D1__DM1, CYREG_PRT2_DM1
.set PORT2D1__DM2, CYREG_PRT2_DM2
.set PORT2D1__DR, CYREG_PRT2_DR
.set PORT2D1__INP_DIS, CYREG_PRT2_INP_DIS
.set PORT2D1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PORT2D1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PORT2D1__LCD_EN, CYREG_PRT2_LCD_EN
.set PORT2D1__MASK, 0x02
.set PORT2D1__PORT, 2
.set PORT2D1__PRT, CYREG_PRT2_PRT
.set PORT2D1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PORT2D1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PORT2D1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PORT2D1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PORT2D1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PORT2D1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PORT2D1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PORT2D1__PS, CYREG_PRT2_PS
.set PORT2D1__SHIFT, 1
.set PORT2D1__SLW, CYREG_PRT2_SLW

/* PORT2D2 */
.set PORT2D2__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set PORT2D2__0__MASK, 0x04
.set PORT2D2__0__PC, CYREG_PRT2_PC2
.set PORT2D2__0__PORT, 2
.set PORT2D2__0__SHIFT, 2
.set PORT2D2__AG, CYREG_PRT2_AG
.set PORT2D2__AMUX, CYREG_PRT2_AMUX
.set PORT2D2__BIE, CYREG_PRT2_BIE
.set PORT2D2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PORT2D2__BYP, CYREG_PRT2_BYP
.set PORT2D2__CTL, CYREG_PRT2_CTL
.set PORT2D2__DM0, CYREG_PRT2_DM0
.set PORT2D2__DM1, CYREG_PRT2_DM1
.set PORT2D2__DM2, CYREG_PRT2_DM2
.set PORT2D2__DR, CYREG_PRT2_DR
.set PORT2D2__INP_DIS, CYREG_PRT2_INP_DIS
.set PORT2D2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PORT2D2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PORT2D2__LCD_EN, CYREG_PRT2_LCD_EN
.set PORT2D2__MASK, 0x04
.set PORT2D2__PORT, 2
.set PORT2D2__PRT, CYREG_PRT2_PRT
.set PORT2D2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PORT2D2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PORT2D2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PORT2D2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PORT2D2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PORT2D2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PORT2D2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PORT2D2__PS, CYREG_PRT2_PS
.set PORT2D2__SHIFT, 2
.set PORT2D2__SLW, CYREG_PRT2_SLW

/* PORT2D3 */
.set PORT2D3__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set PORT2D3__0__MASK, 0x08
.set PORT2D3__0__PC, CYREG_PRT2_PC3
.set PORT2D3__0__PORT, 2
.set PORT2D3__0__SHIFT, 3
.set PORT2D3__AG, CYREG_PRT2_AG
.set PORT2D3__AMUX, CYREG_PRT2_AMUX
.set PORT2D3__BIE, CYREG_PRT2_BIE
.set PORT2D3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PORT2D3__BYP, CYREG_PRT2_BYP
.set PORT2D3__CTL, CYREG_PRT2_CTL
.set PORT2D3__DM0, CYREG_PRT2_DM0
.set PORT2D3__DM1, CYREG_PRT2_DM1
.set PORT2D3__DM2, CYREG_PRT2_DM2
.set PORT2D3__DR, CYREG_PRT2_DR
.set PORT2D3__INP_DIS, CYREG_PRT2_INP_DIS
.set PORT2D3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PORT2D3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PORT2D3__LCD_EN, CYREG_PRT2_LCD_EN
.set PORT2D3__MASK, 0x08
.set PORT2D3__PORT, 2
.set PORT2D3__PRT, CYREG_PRT2_PRT
.set PORT2D3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PORT2D3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PORT2D3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PORT2D3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PORT2D3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PORT2D3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PORT2D3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PORT2D3__PS, CYREG_PRT2_PS
.set PORT2D3__SHIFT, 3
.set PORT2D3__SLW, CYREG_PRT2_SLW

/* PORT2D4 */
.set PORT2D4__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set PORT2D4__0__MASK, 0x10
.set PORT2D4__0__PC, CYREG_PRT2_PC4
.set PORT2D4__0__PORT, 2
.set PORT2D4__0__SHIFT, 4
.set PORT2D4__AG, CYREG_PRT2_AG
.set PORT2D4__AMUX, CYREG_PRT2_AMUX
.set PORT2D4__BIE, CYREG_PRT2_BIE
.set PORT2D4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PORT2D4__BYP, CYREG_PRT2_BYP
.set PORT2D4__CTL, CYREG_PRT2_CTL
.set PORT2D4__DM0, CYREG_PRT2_DM0
.set PORT2D4__DM1, CYREG_PRT2_DM1
.set PORT2D4__DM2, CYREG_PRT2_DM2
.set PORT2D4__DR, CYREG_PRT2_DR
.set PORT2D4__INP_DIS, CYREG_PRT2_INP_DIS
.set PORT2D4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PORT2D4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PORT2D4__LCD_EN, CYREG_PRT2_LCD_EN
.set PORT2D4__MASK, 0x10
.set PORT2D4__PORT, 2
.set PORT2D4__PRT, CYREG_PRT2_PRT
.set PORT2D4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PORT2D4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PORT2D4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PORT2D4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PORT2D4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PORT2D4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PORT2D4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PORT2D4__PS, CYREG_PRT2_PS
.set PORT2D4__SHIFT, 4
.set PORT2D4__SLW, CYREG_PRT2_SLW

/* PORT2D5 */
.set PORT2D5__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set PORT2D5__0__MASK, 0x20
.set PORT2D5__0__PC, CYREG_PRT2_PC5
.set PORT2D5__0__PORT, 2
.set PORT2D5__0__SHIFT, 5
.set PORT2D5__AG, CYREG_PRT2_AG
.set PORT2D5__AMUX, CYREG_PRT2_AMUX
.set PORT2D5__BIE, CYREG_PRT2_BIE
.set PORT2D5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PORT2D5__BYP, CYREG_PRT2_BYP
.set PORT2D5__CTL, CYREG_PRT2_CTL
.set PORT2D5__DM0, CYREG_PRT2_DM0
.set PORT2D5__DM1, CYREG_PRT2_DM1
.set PORT2D5__DM2, CYREG_PRT2_DM2
.set PORT2D5__DR, CYREG_PRT2_DR
.set PORT2D5__INP_DIS, CYREG_PRT2_INP_DIS
.set PORT2D5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PORT2D5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PORT2D5__LCD_EN, CYREG_PRT2_LCD_EN
.set PORT2D5__MASK, 0x20
.set PORT2D5__PORT, 2
.set PORT2D5__PRT, CYREG_PRT2_PRT
.set PORT2D5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PORT2D5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PORT2D5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PORT2D5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PORT2D5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PORT2D5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PORT2D5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PORT2D5__PS, CYREG_PRT2_PS
.set PORT2D5__SHIFT, 5
.set PORT2D5__SLW, CYREG_PRT2_SLW

/* PORT2D6 */
.set PORT2D6__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set PORT2D6__0__MASK, 0x80
.set PORT2D6__0__PC, CYREG_PRT2_PC7
.set PORT2D6__0__PORT, 2
.set PORT2D6__0__SHIFT, 7
.set PORT2D6__AG, CYREG_PRT2_AG
.set PORT2D6__AMUX, CYREG_PRT2_AMUX
.set PORT2D6__BIE, CYREG_PRT2_BIE
.set PORT2D6__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PORT2D6__BYP, CYREG_PRT2_BYP
.set PORT2D6__CTL, CYREG_PRT2_CTL
.set PORT2D6__DM0, CYREG_PRT2_DM0
.set PORT2D6__DM1, CYREG_PRT2_DM1
.set PORT2D6__DM2, CYREG_PRT2_DM2
.set PORT2D6__DR, CYREG_PRT2_DR
.set PORT2D6__INP_DIS, CYREG_PRT2_INP_DIS
.set PORT2D6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PORT2D6__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PORT2D6__LCD_EN, CYREG_PRT2_LCD_EN
.set PORT2D6__MASK, 0x80
.set PORT2D6__PORT, 2
.set PORT2D6__PRT, CYREG_PRT2_PRT
.set PORT2D6__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PORT2D6__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PORT2D6__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PORT2D6__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PORT2D6__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PORT2D6__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PORT2D6__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PORT2D6__PS, CYREG_PRT2_PS
.set PORT2D6__SHIFT, 7
.set PORT2D6__SLW, CYREG_PRT2_SLW

/* PORT2D7 */
.set PORT2D7__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set PORT2D7__0__MASK, 0x40
.set PORT2D7__0__PC, CYREG_PRT2_PC6
.set PORT2D7__0__PORT, 2
.set PORT2D7__0__SHIFT, 6
.set PORT2D7__AG, CYREG_PRT2_AG
.set PORT2D7__AMUX, CYREG_PRT2_AMUX
.set PORT2D7__BIE, CYREG_PRT2_BIE
.set PORT2D7__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PORT2D7__BYP, CYREG_PRT2_BYP
.set PORT2D7__CTL, CYREG_PRT2_CTL
.set PORT2D7__DM0, CYREG_PRT2_DM0
.set PORT2D7__DM1, CYREG_PRT2_DM1
.set PORT2D7__DM2, CYREG_PRT2_DM2
.set PORT2D7__DR, CYREG_PRT2_DR
.set PORT2D7__INP_DIS, CYREG_PRT2_INP_DIS
.set PORT2D7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PORT2D7__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PORT2D7__LCD_EN, CYREG_PRT2_LCD_EN
.set PORT2D7__MASK, 0x40
.set PORT2D7__PORT, 2
.set PORT2D7__PRT, CYREG_PRT2_PRT
.set PORT2D7__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PORT2D7__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PORT2D7__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PORT2D7__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PORT2D7__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PORT2D7__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PORT2D7__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PORT2D7__PS, CYREG_PRT2_PS
.set PORT2D7__SHIFT, 6
.set PORT2D7__SLW, CYREG_PRT2_SLW

/* PORT3D0 */
.set PORT3D0__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set PORT3D0__0__MASK, 0x01
.set PORT3D0__0__PC, CYREG_PRT3_PC0
.set PORT3D0__0__PORT, 3
.set PORT3D0__0__SHIFT, 0
.set PORT3D0__AG, CYREG_PRT3_AG
.set PORT3D0__AMUX, CYREG_PRT3_AMUX
.set PORT3D0__BIE, CYREG_PRT3_BIE
.set PORT3D0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PORT3D0__BYP, CYREG_PRT3_BYP
.set PORT3D0__CTL, CYREG_PRT3_CTL
.set PORT3D0__DM0, CYREG_PRT3_DM0
.set PORT3D0__DM1, CYREG_PRT3_DM1
.set PORT3D0__DM2, CYREG_PRT3_DM2
.set PORT3D0__DR, CYREG_PRT3_DR
.set PORT3D0__INP_DIS, CYREG_PRT3_INP_DIS
.set PORT3D0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PORT3D0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PORT3D0__LCD_EN, CYREG_PRT3_LCD_EN
.set PORT3D0__MASK, 0x01
.set PORT3D0__PORT, 3
.set PORT3D0__PRT, CYREG_PRT3_PRT
.set PORT3D0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PORT3D0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PORT3D0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PORT3D0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PORT3D0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PORT3D0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PORT3D0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PORT3D0__PS, CYREG_PRT3_PS
.set PORT3D0__SHIFT, 0
.set PORT3D0__SLW, CYREG_PRT3_SLW

/* PORT3D1 */
.set PORT3D1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set PORT3D1__0__MASK, 0x02
.set PORT3D1__0__PC, CYREG_PRT3_PC1
.set PORT3D1__0__PORT, 3
.set PORT3D1__0__SHIFT, 1
.set PORT3D1__AG, CYREG_PRT3_AG
.set PORT3D1__AMUX, CYREG_PRT3_AMUX
.set PORT3D1__BIE, CYREG_PRT3_BIE
.set PORT3D1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PORT3D1__BYP, CYREG_PRT3_BYP
.set PORT3D1__CTL, CYREG_PRT3_CTL
.set PORT3D1__DM0, CYREG_PRT3_DM0
.set PORT3D1__DM1, CYREG_PRT3_DM1
.set PORT3D1__DM2, CYREG_PRT3_DM2
.set PORT3D1__DR, CYREG_PRT3_DR
.set PORT3D1__INP_DIS, CYREG_PRT3_INP_DIS
.set PORT3D1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PORT3D1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PORT3D1__LCD_EN, CYREG_PRT3_LCD_EN
.set PORT3D1__MASK, 0x02
.set PORT3D1__PORT, 3
.set PORT3D1__PRT, CYREG_PRT3_PRT
.set PORT3D1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PORT3D1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PORT3D1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PORT3D1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PORT3D1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PORT3D1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PORT3D1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PORT3D1__PS, CYREG_PRT3_PS
.set PORT3D1__SHIFT, 1
.set PORT3D1__SLW, CYREG_PRT3_SLW

/* PORT3D2 */
.set PORT3D2__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set PORT3D2__0__MASK, 0x04
.set PORT3D2__0__PC, CYREG_PRT3_PC2
.set PORT3D2__0__PORT, 3
.set PORT3D2__0__SHIFT, 2
.set PORT3D2__AG, CYREG_PRT3_AG
.set PORT3D2__AMUX, CYREG_PRT3_AMUX
.set PORT3D2__BIE, CYREG_PRT3_BIE
.set PORT3D2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PORT3D2__BYP, CYREG_PRT3_BYP
.set PORT3D2__CTL, CYREG_PRT3_CTL
.set PORT3D2__DM0, CYREG_PRT3_DM0
.set PORT3D2__DM1, CYREG_PRT3_DM1
.set PORT3D2__DM2, CYREG_PRT3_DM2
.set PORT3D2__DR, CYREG_PRT3_DR
.set PORT3D2__INP_DIS, CYREG_PRT3_INP_DIS
.set PORT3D2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PORT3D2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PORT3D2__LCD_EN, CYREG_PRT3_LCD_EN
.set PORT3D2__MASK, 0x04
.set PORT3D2__PORT, 3
.set PORT3D2__PRT, CYREG_PRT3_PRT
.set PORT3D2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PORT3D2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PORT3D2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PORT3D2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PORT3D2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PORT3D2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PORT3D2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PORT3D2__PS, CYREG_PRT3_PS
.set PORT3D2__SHIFT, 2
.set PORT3D2__SLW, CYREG_PRT3_SLW

/* PORT3D3 */
.set PORT3D3__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set PORT3D3__0__MASK, 0x08
.set PORT3D3__0__PC, CYREG_PRT3_PC3
.set PORT3D3__0__PORT, 3
.set PORT3D3__0__SHIFT, 3
.set PORT3D3__AG, CYREG_PRT3_AG
.set PORT3D3__AMUX, CYREG_PRT3_AMUX
.set PORT3D3__BIE, CYREG_PRT3_BIE
.set PORT3D3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PORT3D3__BYP, CYREG_PRT3_BYP
.set PORT3D3__CTL, CYREG_PRT3_CTL
.set PORT3D3__DM0, CYREG_PRT3_DM0
.set PORT3D3__DM1, CYREG_PRT3_DM1
.set PORT3D3__DM2, CYREG_PRT3_DM2
.set PORT3D3__DR, CYREG_PRT3_DR
.set PORT3D3__INP_DIS, CYREG_PRT3_INP_DIS
.set PORT3D3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PORT3D3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PORT3D3__LCD_EN, CYREG_PRT3_LCD_EN
.set PORT3D3__MASK, 0x08
.set PORT3D3__PORT, 3
.set PORT3D3__PRT, CYREG_PRT3_PRT
.set PORT3D3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PORT3D3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PORT3D3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PORT3D3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PORT3D3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PORT3D3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PORT3D3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PORT3D3__PS, CYREG_PRT3_PS
.set PORT3D3__SHIFT, 3
.set PORT3D3__SLW, CYREG_PRT3_SLW

/* PORT3D4 */
.set PORT3D4__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set PORT3D4__0__MASK, 0x10
.set PORT3D4__0__PC, CYREG_PRT3_PC4
.set PORT3D4__0__PORT, 3
.set PORT3D4__0__SHIFT, 4
.set PORT3D4__AG, CYREG_PRT3_AG
.set PORT3D4__AMUX, CYREG_PRT3_AMUX
.set PORT3D4__BIE, CYREG_PRT3_BIE
.set PORT3D4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PORT3D4__BYP, CYREG_PRT3_BYP
.set PORT3D4__CTL, CYREG_PRT3_CTL
.set PORT3D4__DM0, CYREG_PRT3_DM0
.set PORT3D4__DM1, CYREG_PRT3_DM1
.set PORT3D4__DM2, CYREG_PRT3_DM2
.set PORT3D4__DR, CYREG_PRT3_DR
.set PORT3D4__INP_DIS, CYREG_PRT3_INP_DIS
.set PORT3D4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PORT3D4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PORT3D4__LCD_EN, CYREG_PRT3_LCD_EN
.set PORT3D4__MASK, 0x10
.set PORT3D4__PORT, 3
.set PORT3D4__PRT, CYREG_PRT3_PRT
.set PORT3D4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PORT3D4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PORT3D4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PORT3D4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PORT3D4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PORT3D4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PORT3D4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PORT3D4__PS, CYREG_PRT3_PS
.set PORT3D4__SHIFT, 4
.set PORT3D4__SLW, CYREG_PRT3_SLW

/* PORT3D5 */
.set PORT3D5__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set PORT3D5__0__MASK, 0x20
.set PORT3D5__0__PC, CYREG_PRT3_PC5
.set PORT3D5__0__PORT, 3
.set PORT3D5__0__SHIFT, 5
.set PORT3D5__AG, CYREG_PRT3_AG
.set PORT3D5__AMUX, CYREG_PRT3_AMUX
.set PORT3D5__BIE, CYREG_PRT3_BIE
.set PORT3D5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PORT3D5__BYP, CYREG_PRT3_BYP
.set PORT3D5__CTL, CYREG_PRT3_CTL
.set PORT3D5__DM0, CYREG_PRT3_DM0
.set PORT3D5__DM1, CYREG_PRT3_DM1
.set PORT3D5__DM2, CYREG_PRT3_DM2
.set PORT3D5__DR, CYREG_PRT3_DR
.set PORT3D5__INP_DIS, CYREG_PRT3_INP_DIS
.set PORT3D5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PORT3D5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PORT3D5__LCD_EN, CYREG_PRT3_LCD_EN
.set PORT3D5__MASK, 0x20
.set PORT3D5__PORT, 3
.set PORT3D5__PRT, CYREG_PRT3_PRT
.set PORT3D5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PORT3D5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PORT3D5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PORT3D5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PORT3D5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PORT3D5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PORT3D5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PORT3D5__PS, CYREG_PRT3_PS
.set PORT3D5__SHIFT, 5
.set PORT3D5__SLW, CYREG_PRT3_SLW

/* PORT3D6 */
.set PORT3D6__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set PORT3D6__0__MASK, 0x40
.set PORT3D6__0__PC, CYREG_PRT3_PC6
.set PORT3D6__0__PORT, 3
.set PORT3D6__0__SHIFT, 6
.set PORT3D6__AG, CYREG_PRT3_AG
.set PORT3D6__AMUX, CYREG_PRT3_AMUX
.set PORT3D6__BIE, CYREG_PRT3_BIE
.set PORT3D6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PORT3D6__BYP, CYREG_PRT3_BYP
.set PORT3D6__CTL, CYREG_PRT3_CTL
.set PORT3D6__DM0, CYREG_PRT3_DM0
.set PORT3D6__DM1, CYREG_PRT3_DM1
.set PORT3D6__DM2, CYREG_PRT3_DM2
.set PORT3D6__DR, CYREG_PRT3_DR
.set PORT3D6__INP_DIS, CYREG_PRT3_INP_DIS
.set PORT3D6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PORT3D6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PORT3D6__LCD_EN, CYREG_PRT3_LCD_EN
.set PORT3D6__MASK, 0x40
.set PORT3D6__PORT, 3
.set PORT3D6__PRT, CYREG_PRT3_PRT
.set PORT3D6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PORT3D6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PORT3D6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PORT3D6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PORT3D6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PORT3D6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PORT3D6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PORT3D6__PS, CYREG_PRT3_PS
.set PORT3D6__SHIFT, 6
.set PORT3D6__SLW, CYREG_PRT3_SLW

/* PORT3D7 */
.set PORT3D7__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set PORT3D7__0__MASK, 0x80
.set PORT3D7__0__PC, CYREG_PRT3_PC7
.set PORT3D7__0__PORT, 3
.set PORT3D7__0__SHIFT, 7
.set PORT3D7__AG, CYREG_PRT3_AG
.set PORT3D7__AMUX, CYREG_PRT3_AMUX
.set PORT3D7__BIE, CYREG_PRT3_BIE
.set PORT3D7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PORT3D7__BYP, CYREG_PRT3_BYP
.set PORT3D7__CTL, CYREG_PRT3_CTL
.set PORT3D7__DM0, CYREG_PRT3_DM0
.set PORT3D7__DM1, CYREG_PRT3_DM1
.set PORT3D7__DM2, CYREG_PRT3_DM2
.set PORT3D7__DR, CYREG_PRT3_DR
.set PORT3D7__INP_DIS, CYREG_PRT3_INP_DIS
.set PORT3D7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PORT3D7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PORT3D7__LCD_EN, CYREG_PRT3_LCD_EN
.set PORT3D7__MASK, 0x80
.set PORT3D7__PORT, 3
.set PORT3D7__PRT, CYREG_PRT3_PRT
.set PORT3D7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PORT3D7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PORT3D7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PORT3D7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PORT3D7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PORT3D7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PORT3D7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PORT3D7__PS, CYREG_PRT3_PS
.set PORT3D7__SHIFT, 7
.set PORT3D7__SLW, CYREG_PRT3_SLW

/* PORT4D0 */
.set PORT4D0__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set PORT4D0__0__MASK, 0x01
.set PORT4D0__0__PC, CYREG_PRT4_PC0
.set PORT4D0__0__PORT, 4
.set PORT4D0__0__SHIFT, 0
.set PORT4D0__AG, CYREG_PRT4_AG
.set PORT4D0__AMUX, CYREG_PRT4_AMUX
.set PORT4D0__BIE, CYREG_PRT4_BIE
.set PORT4D0__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PORT4D0__BYP, CYREG_PRT4_BYP
.set PORT4D0__CTL, CYREG_PRT4_CTL
.set PORT4D0__DM0, CYREG_PRT4_DM0
.set PORT4D0__DM1, CYREG_PRT4_DM1
.set PORT4D0__DM2, CYREG_PRT4_DM2
.set PORT4D0__DR, CYREG_PRT4_DR
.set PORT4D0__INP_DIS, CYREG_PRT4_INP_DIS
.set PORT4D0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PORT4D0__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PORT4D0__LCD_EN, CYREG_PRT4_LCD_EN
.set PORT4D0__MASK, 0x01
.set PORT4D0__PORT, 4
.set PORT4D0__PRT, CYREG_PRT4_PRT
.set PORT4D0__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PORT4D0__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PORT4D0__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PORT4D0__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PORT4D0__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PORT4D0__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PORT4D0__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PORT4D0__PS, CYREG_PRT4_PS
.set PORT4D0__SHIFT, 0
.set PORT4D0__SLW, CYREG_PRT4_SLW

/* PORT4D1 */
.set PORT4D1__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set PORT4D1__0__MASK, 0x02
.set PORT4D1__0__PC, CYREG_PRT4_PC1
.set PORT4D1__0__PORT, 4
.set PORT4D1__0__SHIFT, 1
.set PORT4D1__AG, CYREG_PRT4_AG
.set PORT4D1__AMUX, CYREG_PRT4_AMUX
.set PORT4D1__BIE, CYREG_PRT4_BIE
.set PORT4D1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PORT4D1__BYP, CYREG_PRT4_BYP
.set PORT4D1__CTL, CYREG_PRT4_CTL
.set PORT4D1__DM0, CYREG_PRT4_DM0
.set PORT4D1__DM1, CYREG_PRT4_DM1
.set PORT4D1__DM2, CYREG_PRT4_DM2
.set PORT4D1__DR, CYREG_PRT4_DR
.set PORT4D1__INP_DIS, CYREG_PRT4_INP_DIS
.set PORT4D1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PORT4D1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PORT4D1__LCD_EN, CYREG_PRT4_LCD_EN
.set PORT4D1__MASK, 0x02
.set PORT4D1__PORT, 4
.set PORT4D1__PRT, CYREG_PRT4_PRT
.set PORT4D1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PORT4D1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PORT4D1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PORT4D1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PORT4D1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PORT4D1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PORT4D1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PORT4D1__PS, CYREG_PRT4_PS
.set PORT4D1__SHIFT, 1
.set PORT4D1__SLW, CYREG_PRT4_SLW

/* PORT4D2 */
.set PORT4D2__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set PORT4D2__0__MASK, 0x04
.set PORT4D2__0__PC, CYREG_PRT4_PC2
.set PORT4D2__0__PORT, 4
.set PORT4D2__0__SHIFT, 2
.set PORT4D2__AG, CYREG_PRT4_AG
.set PORT4D2__AMUX, CYREG_PRT4_AMUX
.set PORT4D2__BIE, CYREG_PRT4_BIE
.set PORT4D2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PORT4D2__BYP, CYREG_PRT4_BYP
.set PORT4D2__CTL, CYREG_PRT4_CTL
.set PORT4D2__DM0, CYREG_PRT4_DM0
.set PORT4D2__DM1, CYREG_PRT4_DM1
.set PORT4D2__DM2, CYREG_PRT4_DM2
.set PORT4D2__DR, CYREG_PRT4_DR
.set PORT4D2__INP_DIS, CYREG_PRT4_INP_DIS
.set PORT4D2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PORT4D2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PORT4D2__LCD_EN, CYREG_PRT4_LCD_EN
.set PORT4D2__MASK, 0x04
.set PORT4D2__PORT, 4
.set PORT4D2__PRT, CYREG_PRT4_PRT
.set PORT4D2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PORT4D2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PORT4D2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PORT4D2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PORT4D2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PORT4D2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PORT4D2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PORT4D2__PS, CYREG_PRT4_PS
.set PORT4D2__SHIFT, 2
.set PORT4D2__SLW, CYREG_PRT4_SLW

/* PORT4D3 */
.set PORT4D3__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set PORT4D3__0__MASK, 0x08
.set PORT4D3__0__PC, CYREG_PRT4_PC3
.set PORT4D3__0__PORT, 4
.set PORT4D3__0__SHIFT, 3
.set PORT4D3__AG, CYREG_PRT4_AG
.set PORT4D3__AMUX, CYREG_PRT4_AMUX
.set PORT4D3__BIE, CYREG_PRT4_BIE
.set PORT4D3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PORT4D3__BYP, CYREG_PRT4_BYP
.set PORT4D3__CTL, CYREG_PRT4_CTL
.set PORT4D3__DM0, CYREG_PRT4_DM0
.set PORT4D3__DM1, CYREG_PRT4_DM1
.set PORT4D3__DM2, CYREG_PRT4_DM2
.set PORT4D3__DR, CYREG_PRT4_DR
.set PORT4D3__INP_DIS, CYREG_PRT4_INP_DIS
.set PORT4D3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PORT4D3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PORT4D3__LCD_EN, CYREG_PRT4_LCD_EN
.set PORT4D3__MASK, 0x08
.set PORT4D3__PORT, 4
.set PORT4D3__PRT, CYREG_PRT4_PRT
.set PORT4D3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PORT4D3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PORT4D3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PORT4D3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PORT4D3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PORT4D3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PORT4D3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PORT4D3__PS, CYREG_PRT4_PS
.set PORT4D3__SHIFT, 3
.set PORT4D3__SLW, CYREG_PRT4_SLW

/* PORT4D4 */
.set PORT4D4__0__INTTYPE, CYREG_PICU4_INTTYPE4
.set PORT4D4__0__MASK, 0x10
.set PORT4D4__0__PC, CYREG_PRT4_PC4
.set PORT4D4__0__PORT, 4
.set PORT4D4__0__SHIFT, 4
.set PORT4D4__AG, CYREG_PRT4_AG
.set PORT4D4__AMUX, CYREG_PRT4_AMUX
.set PORT4D4__BIE, CYREG_PRT4_BIE
.set PORT4D4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PORT4D4__BYP, CYREG_PRT4_BYP
.set PORT4D4__CTL, CYREG_PRT4_CTL
.set PORT4D4__DM0, CYREG_PRT4_DM0
.set PORT4D4__DM1, CYREG_PRT4_DM1
.set PORT4D4__DM2, CYREG_PRT4_DM2
.set PORT4D4__DR, CYREG_PRT4_DR
.set PORT4D4__INP_DIS, CYREG_PRT4_INP_DIS
.set PORT4D4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PORT4D4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PORT4D4__LCD_EN, CYREG_PRT4_LCD_EN
.set PORT4D4__MASK, 0x10
.set PORT4D4__PORT, 4
.set PORT4D4__PRT, CYREG_PRT4_PRT
.set PORT4D4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PORT4D4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PORT4D4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PORT4D4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PORT4D4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PORT4D4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PORT4D4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PORT4D4__PS, CYREG_PRT4_PS
.set PORT4D4__SHIFT, 4
.set PORT4D4__SLW, CYREG_PRT4_SLW

/* PORT4D5 */
.set PORT4D5__0__INTTYPE, CYREG_PICU4_INTTYPE5
.set PORT4D5__0__MASK, 0x20
.set PORT4D5__0__PC, CYREG_PRT4_PC5
.set PORT4D5__0__PORT, 4
.set PORT4D5__0__SHIFT, 5
.set PORT4D5__AG, CYREG_PRT4_AG
.set PORT4D5__AMUX, CYREG_PRT4_AMUX
.set PORT4D5__BIE, CYREG_PRT4_BIE
.set PORT4D5__BIT_MASK, CYREG_PRT4_BIT_MASK
.set PORT4D5__BYP, CYREG_PRT4_BYP
.set PORT4D5__CTL, CYREG_PRT4_CTL
.set PORT4D5__DM0, CYREG_PRT4_DM0
.set PORT4D5__DM1, CYREG_PRT4_DM1
.set PORT4D5__DM2, CYREG_PRT4_DM2
.set PORT4D5__DR, CYREG_PRT4_DR
.set PORT4D5__INP_DIS, CYREG_PRT4_INP_DIS
.set PORT4D5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set PORT4D5__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set PORT4D5__LCD_EN, CYREG_PRT4_LCD_EN
.set PORT4D5__MASK, 0x20
.set PORT4D5__PORT, 4
.set PORT4D5__PRT, CYREG_PRT4_PRT
.set PORT4D5__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set PORT4D5__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set PORT4D5__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set PORT4D5__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set PORT4D5__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set PORT4D5__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set PORT4D5__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set PORT4D5__PS, CYREG_PRT4_PS
.set PORT4D5__SHIFT, 5
.set PORT4D5__SLW, CYREG_PRT4_SLW

/* PORT5D0 */
.set PORT5D0__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set PORT5D0__0__MASK, 0x01
.set PORT5D0__0__PC, CYREG_PRT5_PC0
.set PORT5D0__0__PORT, 5
.set PORT5D0__0__SHIFT, 0
.set PORT5D0__AG, CYREG_PRT5_AG
.set PORT5D0__AMUX, CYREG_PRT5_AMUX
.set PORT5D0__BIE, CYREG_PRT5_BIE
.set PORT5D0__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PORT5D0__BYP, CYREG_PRT5_BYP
.set PORT5D0__CTL, CYREG_PRT5_CTL
.set PORT5D0__DM0, CYREG_PRT5_DM0
.set PORT5D0__DM1, CYREG_PRT5_DM1
.set PORT5D0__DM2, CYREG_PRT5_DM2
.set PORT5D0__DR, CYREG_PRT5_DR
.set PORT5D0__INP_DIS, CYREG_PRT5_INP_DIS
.set PORT5D0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set PORT5D0__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PORT5D0__LCD_EN, CYREG_PRT5_LCD_EN
.set PORT5D0__MASK, 0x01
.set PORT5D0__PORT, 5
.set PORT5D0__PRT, CYREG_PRT5_PRT
.set PORT5D0__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PORT5D0__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PORT5D0__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PORT5D0__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PORT5D0__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PORT5D0__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PORT5D0__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PORT5D0__PS, CYREG_PRT5_PS
.set PORT5D0__SHIFT, 0
.set PORT5D0__SLW, CYREG_PRT5_SLW

/* PORT5D1 */
.set PORT5D1__0__INTTYPE, CYREG_PICU5_INTTYPE4
.set PORT5D1__0__MASK, 0x10
.set PORT5D1__0__PC, CYREG_PRT5_PC4
.set PORT5D1__0__PORT, 5
.set PORT5D1__0__SHIFT, 4
.set PORT5D1__AG, CYREG_PRT5_AG
.set PORT5D1__AMUX, CYREG_PRT5_AMUX
.set PORT5D1__BIE, CYREG_PRT5_BIE
.set PORT5D1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PORT5D1__BYP, CYREG_PRT5_BYP
.set PORT5D1__CTL, CYREG_PRT5_CTL
.set PORT5D1__DM0, CYREG_PRT5_DM0
.set PORT5D1__DM1, CYREG_PRT5_DM1
.set PORT5D1__DM2, CYREG_PRT5_DM2
.set PORT5D1__DR, CYREG_PRT5_DR
.set PORT5D1__INP_DIS, CYREG_PRT5_INP_DIS
.set PORT5D1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set PORT5D1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PORT5D1__LCD_EN, CYREG_PRT5_LCD_EN
.set PORT5D1__MASK, 0x10
.set PORT5D1__PORT, 5
.set PORT5D1__PRT, CYREG_PRT5_PRT
.set PORT5D1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PORT5D1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PORT5D1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PORT5D1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PORT5D1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PORT5D1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PORT5D1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PORT5D1__PS, CYREG_PRT5_PS
.set PORT5D1__SHIFT, 4
.set PORT5D1__SLW, CYREG_PRT5_SLW

/* PORT5D2 */
.set PORT5D2__0__INTTYPE, CYREG_PICU5_INTTYPE5
.set PORT5D2__0__MASK, 0x20
.set PORT5D2__0__PC, CYREG_PRT5_PC5
.set PORT5D2__0__PORT, 5
.set PORT5D2__0__SHIFT, 5
.set PORT5D2__AG, CYREG_PRT5_AG
.set PORT5D2__AMUX, CYREG_PRT5_AMUX
.set PORT5D2__BIE, CYREG_PRT5_BIE
.set PORT5D2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PORT5D2__BYP, CYREG_PRT5_BYP
.set PORT5D2__CTL, CYREG_PRT5_CTL
.set PORT5D2__DM0, CYREG_PRT5_DM0
.set PORT5D2__DM1, CYREG_PRT5_DM1
.set PORT5D2__DM2, CYREG_PRT5_DM2
.set PORT5D2__DR, CYREG_PRT5_DR
.set PORT5D2__INP_DIS, CYREG_PRT5_INP_DIS
.set PORT5D2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set PORT5D2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PORT5D2__LCD_EN, CYREG_PRT5_LCD_EN
.set PORT5D2__MASK, 0x20
.set PORT5D2__PORT, 5
.set PORT5D2__PRT, CYREG_PRT5_PRT
.set PORT5D2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PORT5D2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PORT5D2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PORT5D2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PORT5D2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PORT5D2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PORT5D2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PORT5D2__PS, CYREG_PRT5_PS
.set PORT5D2__SHIFT, 5
.set PORT5D2__SLW, CYREG_PRT5_SLW

/* PORT5D3 */
.set PORT5D3__0__INTTYPE, CYREG_PICU5_INTTYPE6
.set PORT5D3__0__MASK, 0x40
.set PORT5D3__0__PC, CYREG_PRT5_PC6
.set PORT5D3__0__PORT, 5
.set PORT5D3__0__SHIFT, 6
.set PORT5D3__AG, CYREG_PRT5_AG
.set PORT5D3__AMUX, CYREG_PRT5_AMUX
.set PORT5D3__BIE, CYREG_PRT5_BIE
.set PORT5D3__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PORT5D3__BYP, CYREG_PRT5_BYP
.set PORT5D3__CTL, CYREG_PRT5_CTL
.set PORT5D3__DM0, CYREG_PRT5_DM0
.set PORT5D3__DM1, CYREG_PRT5_DM1
.set PORT5D3__DM2, CYREG_PRT5_DM2
.set PORT5D3__DR, CYREG_PRT5_DR
.set PORT5D3__INP_DIS, CYREG_PRT5_INP_DIS
.set PORT5D3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set PORT5D3__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PORT5D3__LCD_EN, CYREG_PRT5_LCD_EN
.set PORT5D3__MASK, 0x40
.set PORT5D3__PORT, 5
.set PORT5D3__PRT, CYREG_PRT5_PRT
.set PORT5D3__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PORT5D3__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PORT5D3__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PORT5D3__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PORT5D3__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PORT5D3__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PORT5D3__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PORT5D3__PS, CYREG_PRT5_PS
.set PORT5D3__SHIFT, 6
.set PORT5D3__SLW, CYREG_PRT5_SLW

/* PORT5D4 */
.set PORT5D4__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set PORT5D4__0__MASK, 0x80
.set PORT5D4__0__PC, CYREG_PRT5_PC7
.set PORT5D4__0__PORT, 5
.set PORT5D4__0__SHIFT, 7
.set PORT5D4__AG, CYREG_PRT5_AG
.set PORT5D4__AMUX, CYREG_PRT5_AMUX
.set PORT5D4__BIE, CYREG_PRT5_BIE
.set PORT5D4__BIT_MASK, CYREG_PRT5_BIT_MASK
.set PORT5D4__BYP, CYREG_PRT5_BYP
.set PORT5D4__CTL, CYREG_PRT5_CTL
.set PORT5D4__DM0, CYREG_PRT5_DM0
.set PORT5D4__DM1, CYREG_PRT5_DM1
.set PORT5D4__DM2, CYREG_PRT5_DM2
.set PORT5D4__DR, CYREG_PRT5_DR
.set PORT5D4__INP_DIS, CYREG_PRT5_INP_DIS
.set PORT5D4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set PORT5D4__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set PORT5D4__LCD_EN, CYREG_PRT5_LCD_EN
.set PORT5D4__MASK, 0x80
.set PORT5D4__PORT, 5
.set PORT5D4__PRT, CYREG_PRT5_PRT
.set PORT5D4__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set PORT5D4__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set PORT5D4__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set PORT5D4__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set PORT5D4__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set PORT5D4__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set PORT5D4__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set PORT5D4__PS, CYREG_PRT5_PS
.set PORT5D4__SHIFT, 7
.set PORT5D4__SLW, CYREG_PRT5_SLW

/* PORT6D0 */
.set PORT6D0__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set PORT6D0__0__MASK, 0x10
.set PORT6D0__0__PC, CYREG_PRT6_PC4
.set PORT6D0__0__PORT, 6
.set PORT6D0__0__SHIFT, 4
.set PORT6D0__AG, CYREG_PRT6_AG
.set PORT6D0__AMUX, CYREG_PRT6_AMUX
.set PORT6D0__BIE, CYREG_PRT6_BIE
.set PORT6D0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PORT6D0__BYP, CYREG_PRT6_BYP
.set PORT6D0__CTL, CYREG_PRT6_CTL
.set PORT6D0__DM0, CYREG_PRT6_DM0
.set PORT6D0__DM1, CYREG_PRT6_DM1
.set PORT6D0__DM2, CYREG_PRT6_DM2
.set PORT6D0__DR, CYREG_PRT6_DR
.set PORT6D0__INP_DIS, CYREG_PRT6_INP_DIS
.set PORT6D0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set PORT6D0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PORT6D0__LCD_EN, CYREG_PRT6_LCD_EN
.set PORT6D0__MASK, 0x10
.set PORT6D0__PORT, 6
.set PORT6D0__PRT, CYREG_PRT6_PRT
.set PORT6D0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PORT6D0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PORT6D0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PORT6D0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PORT6D0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PORT6D0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PORT6D0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PORT6D0__PS, CYREG_PRT6_PS
.set PORT6D0__SHIFT, 4
.set PORT6D0__SLW, CYREG_PRT6_SLW

/* PORT6D1 */
.set PORT6D1__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set PORT6D1__0__MASK, 0x20
.set PORT6D1__0__PC, CYREG_PRT6_PC5
.set PORT6D1__0__PORT, 6
.set PORT6D1__0__SHIFT, 5
.set PORT6D1__AG, CYREG_PRT6_AG
.set PORT6D1__AMUX, CYREG_PRT6_AMUX
.set PORT6D1__BIE, CYREG_PRT6_BIE
.set PORT6D1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PORT6D1__BYP, CYREG_PRT6_BYP
.set PORT6D1__CTL, CYREG_PRT6_CTL
.set PORT6D1__DM0, CYREG_PRT6_DM0
.set PORT6D1__DM1, CYREG_PRT6_DM1
.set PORT6D1__DM2, CYREG_PRT6_DM2
.set PORT6D1__DR, CYREG_PRT6_DR
.set PORT6D1__INP_DIS, CYREG_PRT6_INP_DIS
.set PORT6D1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set PORT6D1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PORT6D1__LCD_EN, CYREG_PRT6_LCD_EN
.set PORT6D1__MASK, 0x20
.set PORT6D1__PORT, 6
.set PORT6D1__PRT, CYREG_PRT6_PRT
.set PORT6D1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PORT6D1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PORT6D1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PORT6D1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PORT6D1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PORT6D1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PORT6D1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PORT6D1__PS, CYREG_PRT6_PS
.set PORT6D1__SHIFT, 5
.set PORT6D1__SLW, CYREG_PRT6_SLW

/* PORT6D2 */
.set PORT6D2__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set PORT6D2__0__MASK, 0x40
.set PORT6D2__0__PC, CYREG_PRT6_PC6
.set PORT6D2__0__PORT, 6
.set PORT6D2__0__SHIFT, 6
.set PORT6D2__AG, CYREG_PRT6_AG
.set PORT6D2__AMUX, CYREG_PRT6_AMUX
.set PORT6D2__BIE, CYREG_PRT6_BIE
.set PORT6D2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PORT6D2__BYP, CYREG_PRT6_BYP
.set PORT6D2__CTL, CYREG_PRT6_CTL
.set PORT6D2__DM0, CYREG_PRT6_DM0
.set PORT6D2__DM1, CYREG_PRT6_DM1
.set PORT6D2__DM2, CYREG_PRT6_DM2
.set PORT6D2__DR, CYREG_PRT6_DR
.set PORT6D2__INP_DIS, CYREG_PRT6_INP_DIS
.set PORT6D2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set PORT6D2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PORT6D2__LCD_EN, CYREG_PRT6_LCD_EN
.set PORT6D2__MASK, 0x40
.set PORT6D2__PORT, 6
.set PORT6D2__PRT, CYREG_PRT6_PRT
.set PORT6D2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PORT6D2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PORT6D2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PORT6D2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PORT6D2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PORT6D2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PORT6D2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PORT6D2__PS, CYREG_PRT6_PS
.set PORT6D2__SHIFT, 6
.set PORT6D2__SLW, CYREG_PRT6_SLW

/* PORT6D3 */
.set PORT6D3__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set PORT6D3__0__MASK, 0x80
.set PORT6D3__0__PC, CYREG_PRT6_PC7
.set PORT6D3__0__PORT, 6
.set PORT6D3__0__SHIFT, 7
.set PORT6D3__AG, CYREG_PRT6_AG
.set PORT6D3__AMUX, CYREG_PRT6_AMUX
.set PORT6D3__BIE, CYREG_PRT6_BIE
.set PORT6D3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set PORT6D3__BYP, CYREG_PRT6_BYP
.set PORT6D3__CTL, CYREG_PRT6_CTL
.set PORT6D3__DM0, CYREG_PRT6_DM0
.set PORT6D3__DM1, CYREG_PRT6_DM1
.set PORT6D3__DM2, CYREG_PRT6_DM2
.set PORT6D3__DR, CYREG_PRT6_DR
.set PORT6D3__INP_DIS, CYREG_PRT6_INP_DIS
.set PORT6D3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set PORT6D3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set PORT6D3__LCD_EN, CYREG_PRT6_LCD_EN
.set PORT6D3__MASK, 0x80
.set PORT6D3__PORT, 6
.set PORT6D3__PRT, CYREG_PRT6_PRT
.set PORT6D3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set PORT6D3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set PORT6D3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set PORT6D3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set PORT6D3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set PORT6D3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set PORT6D3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set PORT6D3__PS, CYREG_PRT6_PS
.set PORT6D3__SHIFT, 7
.set PORT6D3__SLW, CYREG_PRT6_SLW

/* USBUART */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x01
.set USBUART_ep_1__INTC_NUMBER, 0
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x02
.set USBUART_ep_2__INTC_NUMBER, 1
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x04
.set USBUART_ep_3__INTC_NUMBER, 2
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ord_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ord_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ord_int__INTC_MASK, 0x2000000
.set USBUART_ord_int__INTC_NUMBER, 25
.set USBUART_ord_int__INTC_PRIOR_NUM, 7
.set USBUART_ord_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_25
.set USBUART_ord_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ord_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* PORT12D0 */
.set PORT12D0__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set PORT12D0__0__MASK, 0x01
.set PORT12D0__0__PC, CYREG_PRT12_PC0
.set PORT12D0__0__PORT, 12
.set PORT12D0__0__SHIFT, 0
.set PORT12D0__AG, CYREG_PRT12_AG
.set PORT12D0__BIE, CYREG_PRT12_BIE
.set PORT12D0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PORT12D0__BYP, CYREG_PRT12_BYP
.set PORT12D0__DM0, CYREG_PRT12_DM0
.set PORT12D0__DM1, CYREG_PRT12_DM1
.set PORT12D0__DM2, CYREG_PRT12_DM2
.set PORT12D0__DR, CYREG_PRT12_DR
.set PORT12D0__INP_DIS, CYREG_PRT12_INP_DIS
.set PORT12D0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set PORT12D0__MASK, 0x01
.set PORT12D0__PORT, 12
.set PORT12D0__PRT, CYREG_PRT12_PRT
.set PORT12D0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PORT12D0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PORT12D0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PORT12D0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PORT12D0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PORT12D0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PORT12D0__PS, CYREG_PRT12_PS
.set PORT12D0__SHIFT, 0
.set PORT12D0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PORT12D0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PORT12D0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PORT12D0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PORT12D0__SLW, CYREG_PRT12_SLW

/* PORT12D1 */
.set PORT12D1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set PORT12D1__0__MASK, 0x02
.set PORT12D1__0__PC, CYREG_PRT12_PC1
.set PORT12D1__0__PORT, 12
.set PORT12D1__0__SHIFT, 1
.set PORT12D1__AG, CYREG_PRT12_AG
.set PORT12D1__BIE, CYREG_PRT12_BIE
.set PORT12D1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PORT12D1__BYP, CYREG_PRT12_BYP
.set PORT12D1__DM0, CYREG_PRT12_DM0
.set PORT12D1__DM1, CYREG_PRT12_DM1
.set PORT12D1__DM2, CYREG_PRT12_DM2
.set PORT12D1__DR, CYREG_PRT12_DR
.set PORT12D1__INP_DIS, CYREG_PRT12_INP_DIS
.set PORT12D1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set PORT12D1__MASK, 0x02
.set PORT12D1__PORT, 12
.set PORT12D1__PRT, CYREG_PRT12_PRT
.set PORT12D1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PORT12D1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PORT12D1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PORT12D1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PORT12D1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PORT12D1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PORT12D1__PS, CYREG_PRT12_PS
.set PORT12D1__SHIFT, 1
.set PORT12D1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PORT12D1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PORT12D1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PORT12D1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PORT12D1__SLW, CYREG_PRT12_SLW

/* PORT12D2 */
.set PORT12D2__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set PORT12D2__0__MASK, 0x04
.set PORT12D2__0__PC, CYREG_PRT12_PC2
.set PORT12D2__0__PORT, 12
.set PORT12D2__0__SHIFT, 2
.set PORT12D2__AG, CYREG_PRT12_AG
.set PORT12D2__BIE, CYREG_PRT12_BIE
.set PORT12D2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PORT12D2__BYP, CYREG_PRT12_BYP
.set PORT12D2__DM0, CYREG_PRT12_DM0
.set PORT12D2__DM1, CYREG_PRT12_DM1
.set PORT12D2__DM2, CYREG_PRT12_DM2
.set PORT12D2__DR, CYREG_PRT12_DR
.set PORT12D2__INP_DIS, CYREG_PRT12_INP_DIS
.set PORT12D2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set PORT12D2__MASK, 0x04
.set PORT12D2__PORT, 12
.set PORT12D2__PRT, CYREG_PRT12_PRT
.set PORT12D2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PORT12D2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PORT12D2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PORT12D2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PORT12D2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PORT12D2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PORT12D2__PS, CYREG_PRT12_PS
.set PORT12D2__SHIFT, 2
.set PORT12D2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PORT12D2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PORT12D2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PORT12D2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PORT12D2__SLW, CYREG_PRT12_SLW

/* PORT12D3 */
.set PORT12D3__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set PORT12D3__0__MASK, 0x08
.set PORT12D3__0__PC, CYREG_PRT12_PC3
.set PORT12D3__0__PORT, 12
.set PORT12D3__0__SHIFT, 3
.set PORT12D3__AG, CYREG_PRT12_AG
.set PORT12D3__BIE, CYREG_PRT12_BIE
.set PORT12D3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PORT12D3__BYP, CYREG_PRT12_BYP
.set PORT12D3__DM0, CYREG_PRT12_DM0
.set PORT12D3__DM1, CYREG_PRT12_DM1
.set PORT12D3__DM2, CYREG_PRT12_DM2
.set PORT12D3__DR, CYREG_PRT12_DR
.set PORT12D3__INP_DIS, CYREG_PRT12_INP_DIS
.set PORT12D3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set PORT12D3__MASK, 0x08
.set PORT12D3__PORT, 12
.set PORT12D3__PRT, CYREG_PRT12_PRT
.set PORT12D3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PORT12D3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PORT12D3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PORT12D3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PORT12D3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PORT12D3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PORT12D3__PS, CYREG_PRT12_PS
.set PORT12D3__SHIFT, 3
.set PORT12D3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PORT12D3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PORT12D3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PORT12D3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PORT12D3__SLW, CYREG_PRT12_SLW

/* PORT15D0 */
.set PORT15D0__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set PORT15D0__0__MASK, 0x01
.set PORT15D0__0__PC, CYREG_IO_PC_PRT15_PC0
.set PORT15D0__0__PORT, 15
.set PORT15D0__0__SHIFT, 0
.set PORT15D0__AG, CYREG_PRT15_AG
.set PORT15D0__AMUX, CYREG_PRT15_AMUX
.set PORT15D0__BIE, CYREG_PRT15_BIE
.set PORT15D0__BIT_MASK, CYREG_PRT15_BIT_MASK
.set PORT15D0__BYP, CYREG_PRT15_BYP
.set PORT15D0__CTL, CYREG_PRT15_CTL
.set PORT15D0__DM0, CYREG_PRT15_DM0
.set PORT15D0__DM1, CYREG_PRT15_DM1
.set PORT15D0__DM2, CYREG_PRT15_DM2
.set PORT15D0__DR, CYREG_PRT15_DR
.set PORT15D0__INP_DIS, CYREG_PRT15_INP_DIS
.set PORT15D0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set PORT15D0__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set PORT15D0__LCD_EN, CYREG_PRT15_LCD_EN
.set PORT15D0__MASK, 0x01
.set PORT15D0__PORT, 15
.set PORT15D0__PRT, CYREG_PRT15_PRT
.set PORT15D0__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set PORT15D0__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set PORT15D0__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set PORT15D0__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set PORT15D0__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set PORT15D0__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set PORT15D0__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set PORT15D0__PS, CYREG_PRT15_PS
.set PORT15D0__SHIFT, 0
.set PORT15D0__SLW, CYREG_PRT15_SLW

/* PORT15D1 */
.set PORT15D1__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set PORT15D1__0__MASK, 0x02
.set PORT15D1__0__PC, CYREG_IO_PC_PRT15_PC1
.set PORT15D1__0__PORT, 15
.set PORT15D1__0__SHIFT, 1
.set PORT15D1__AG, CYREG_PRT15_AG
.set PORT15D1__AMUX, CYREG_PRT15_AMUX
.set PORT15D1__BIE, CYREG_PRT15_BIE
.set PORT15D1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set PORT15D1__BYP, CYREG_PRT15_BYP
.set PORT15D1__CTL, CYREG_PRT15_CTL
.set PORT15D1__DM0, CYREG_PRT15_DM0
.set PORT15D1__DM1, CYREG_PRT15_DM1
.set PORT15D1__DM2, CYREG_PRT15_DM2
.set PORT15D1__DR, CYREG_PRT15_DR
.set PORT15D1__INP_DIS, CYREG_PRT15_INP_DIS
.set PORT15D1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set PORT15D1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set PORT15D1__LCD_EN, CYREG_PRT15_LCD_EN
.set PORT15D1__MASK, 0x02
.set PORT15D1__PORT, 15
.set PORT15D1__PRT, CYREG_PRT15_PRT
.set PORT15D1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set PORT15D1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set PORT15D1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set PORT15D1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set PORT15D1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set PORT15D1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set PORT15D1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set PORT15D1__PS, CYREG_PRT15_PS
.set PORT15D1__SHIFT, 1
.set PORT15D1__SLW, CYREG_PRT15_SLW

/* PORT15D2 */
.set PORT15D2__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set PORT15D2__0__MASK, 0x04
.set PORT15D2__0__PC, CYREG_IO_PC_PRT15_PC2
.set PORT15D2__0__PORT, 15
.set PORT15D2__0__SHIFT, 2
.set PORT15D2__AG, CYREG_PRT15_AG
.set PORT15D2__AMUX, CYREG_PRT15_AMUX
.set PORT15D2__BIE, CYREG_PRT15_BIE
.set PORT15D2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set PORT15D2__BYP, CYREG_PRT15_BYP
.set PORT15D2__CTL, CYREG_PRT15_CTL
.set PORT15D2__DM0, CYREG_PRT15_DM0
.set PORT15D2__DM1, CYREG_PRT15_DM1
.set PORT15D2__DM2, CYREG_PRT15_DM2
.set PORT15D2__DR, CYREG_PRT15_DR
.set PORT15D2__INP_DIS, CYREG_PRT15_INP_DIS
.set PORT15D2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set PORT15D2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set PORT15D2__LCD_EN, CYREG_PRT15_LCD_EN
.set PORT15D2__MASK, 0x04
.set PORT15D2__PORT, 15
.set PORT15D2__PRT, CYREG_PRT15_PRT
.set PORT15D2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set PORT15D2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set PORT15D2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set PORT15D2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set PORT15D2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set PORT15D2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set PORT15D2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set PORT15D2__PS, CYREG_PRT15_PS
.set PORT15D2__SHIFT, 2
.set PORT15D2__SLW, CYREG_PRT15_SLW

/* PORT15D3 */
.set PORT15D3__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set PORT15D3__0__MASK, 0x08
.set PORT15D3__0__PC, CYREG_IO_PC_PRT15_PC3
.set PORT15D3__0__PORT, 15
.set PORT15D3__0__SHIFT, 3
.set PORT15D3__AG, CYREG_PRT15_AG
.set PORT15D3__AMUX, CYREG_PRT15_AMUX
.set PORT15D3__BIE, CYREG_PRT15_BIE
.set PORT15D3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set PORT15D3__BYP, CYREG_PRT15_BYP
.set PORT15D3__CTL, CYREG_PRT15_CTL
.set PORT15D3__DM0, CYREG_PRT15_DM0
.set PORT15D3__DM1, CYREG_PRT15_DM1
.set PORT15D3__DM2, CYREG_PRT15_DM2
.set PORT15D3__DR, CYREG_PRT15_DR
.set PORT15D3__INP_DIS, CYREG_PRT15_INP_DIS
.set PORT15D3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set PORT15D3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set PORT15D3__LCD_EN, CYREG_PRT15_LCD_EN
.set PORT15D3__MASK, 0x08
.set PORT15D3__PORT, 15
.set PORT15D3__PRT, CYREG_PRT15_PRT
.set PORT15D3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set PORT15D3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set PORT15D3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set PORT15D3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set PORT15D3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set PORT15D3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set PORT15D3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set PORT15D3__PS, CYREG_PRT15_PS
.set PORT15D3__SHIFT, 3
.set PORT15D3__SLW, CYREG_PRT15_SLW

/* UART_Ctrl */
.set UART_Ctrl_Sync_ctrl_reg__0__MASK, 0x01
.set UART_Ctrl_Sync_ctrl_reg__0__POS, 0
.set UART_Ctrl_Sync_ctrl_reg__1__MASK, 0x02
.set UART_Ctrl_Sync_ctrl_reg__1__POS, 1
.set UART_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_Ctrl_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_Ctrl_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_Ctrl_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_Ctrl_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_Ctrl_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_Ctrl_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_Ctrl_Sync_ctrl_reg__2__MASK, 0x04
.set UART_Ctrl_Sync_ctrl_reg__2__POS, 2
.set UART_Ctrl_Sync_ctrl_reg__3__MASK, 0x08
.set UART_Ctrl_Sync_ctrl_reg__3__POS, 3
.set UART_Ctrl_Sync_ctrl_reg__4__MASK, 0x10
.set UART_Ctrl_Sync_ctrl_reg__4__POS, 4
.set UART_Ctrl_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_Ctrl_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set UART_Ctrl_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_Ctrl_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set UART_Ctrl_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_Ctrl_Sync_ctrl_reg__MASK, 0x1F
.set UART_Ctrl_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_Ctrl_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_Ctrl_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* I2C_EEPROM */
.set I2C_EEPROM_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_EEPROM_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_EEPROM_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_EEPROM_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_EEPROM_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_EEPROM_I2C_FF__D, CYREG_I2C_D
.set I2C_EEPROM_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_EEPROM_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_EEPROM_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_EEPROM_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_EEPROM_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_EEPROM_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_EEPROM_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_EEPROM_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_EEPROM_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_EEPROM_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_EEPROM_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_EEPROM_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_EEPROM_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_EEPROM_I2C_IRQ__INTC_NUMBER, 15
.set I2C_EEPROM_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_EEPROM_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_EEPROM_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_EEPROM_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_Status */
.set UART_Status_sts_sts_reg__0__MASK, 0x01
.set UART_Status_sts_sts_reg__0__POS, 0
.set UART_Status_sts_sts_reg__1__MASK, 0x02
.set UART_Status_sts_sts_reg__1__POS, 1
.set UART_Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_Status_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set UART_Status_sts_sts_reg__MASK, 0x03
.set UART_Status_sts_sts_reg__MASK_REG, CYREG_B0_UDB00_MSK
.set UART_Status_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set UART_Status_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set UART_Status_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_Status_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set UART_Status_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set UART_Status_sts_sts_reg__STATUS_REG, CYREG_B0_UDB00_ST

/* DataIn_Port0 */
.set DataIn_Port0_sts_sts_reg__0__MASK, 0x01
.set DataIn_Port0_sts_sts_reg__0__POS, 0
.set DataIn_Port0_sts_sts_reg__1__MASK, 0x02
.set DataIn_Port0_sts_sts_reg__1__POS, 1
.set DataIn_Port0_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set DataIn_Port0_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set DataIn_Port0_sts_sts_reg__2__MASK, 0x04
.set DataIn_Port0_sts_sts_reg__2__POS, 2
.set DataIn_Port0_sts_sts_reg__3__MASK, 0x08
.set DataIn_Port0_sts_sts_reg__3__POS, 3
.set DataIn_Port0_sts_sts_reg__4__MASK, 0x10
.set DataIn_Port0_sts_sts_reg__4__POS, 4
.set DataIn_Port0_sts_sts_reg__5__MASK, 0x20
.set DataIn_Port0_sts_sts_reg__5__POS, 5
.set DataIn_Port0_sts_sts_reg__6__MASK, 0x40
.set DataIn_Port0_sts_sts_reg__6__POS, 6
.set DataIn_Port0_sts_sts_reg__7__MASK, 0x80
.set DataIn_Port0_sts_sts_reg__7__POS, 7
.set DataIn_Port0_sts_sts_reg__MASK, 0xFF
.set DataIn_Port0_sts_sts_reg__MASK_REG, CYREG_B0_UDB02_MSK
.set DataIn_Port0_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set DataIn_Port0_sts_sts_reg__STATUS_REG, CYREG_B0_UDB02_ST

/* DataIn_Port1 */
.set DataIn_Port1_sts_sts_reg__0__MASK, 0x01
.set DataIn_Port1_sts_sts_reg__0__POS, 0
.set DataIn_Port1_sts_sts_reg__1__MASK, 0x02
.set DataIn_Port1_sts_sts_reg__1__POS, 1
.set DataIn_Port1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set DataIn_Port1_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set DataIn_Port1_sts_sts_reg__2__MASK, 0x04
.set DataIn_Port1_sts_sts_reg__2__POS, 2
.set DataIn_Port1_sts_sts_reg__3__MASK, 0x08
.set DataIn_Port1_sts_sts_reg__3__POS, 3
.set DataIn_Port1_sts_sts_reg__4__MASK, 0x10
.set DataIn_Port1_sts_sts_reg__4__POS, 4
.set DataIn_Port1_sts_sts_reg__MASK, 0x1F
.set DataIn_Port1_sts_sts_reg__MASK_REG, CYREG_B1_UDB08_MSK
.set DataIn_Port1_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set DataIn_Port1_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set DataIn_Port1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set DataIn_Port1_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set DataIn_Port1_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set DataIn_Port1_sts_sts_reg__STATUS_REG, CYREG_B1_UDB08_ST

/* DataIn_Port2 */
.set DataIn_Port2_sts_sts_reg__0__MASK, 0x01
.set DataIn_Port2_sts_sts_reg__0__POS, 0
.set DataIn_Port2_sts_sts_reg__1__MASK, 0x02
.set DataIn_Port2_sts_sts_reg__1__POS, 1
.set DataIn_Port2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set DataIn_Port2_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set DataIn_Port2_sts_sts_reg__2__MASK, 0x04
.set DataIn_Port2_sts_sts_reg__2__POS, 2
.set DataIn_Port2_sts_sts_reg__3__MASK, 0x08
.set DataIn_Port2_sts_sts_reg__3__POS, 3
.set DataIn_Port2_sts_sts_reg__4__MASK, 0x10
.set DataIn_Port2_sts_sts_reg__4__POS, 4
.set DataIn_Port2_sts_sts_reg__5__MASK, 0x20
.set DataIn_Port2_sts_sts_reg__5__POS, 5
.set DataIn_Port2_sts_sts_reg__6__MASK, 0x40
.set DataIn_Port2_sts_sts_reg__6__POS, 6
.set DataIn_Port2_sts_sts_reg__7__MASK, 0x80
.set DataIn_Port2_sts_sts_reg__7__POS, 7
.set DataIn_Port2_sts_sts_reg__MASK, 0xFF
.set DataIn_Port2_sts_sts_reg__MASK_REG, CYREG_B0_UDB03_MSK
.set DataIn_Port2_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set DataIn_Port2_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set DataIn_Port2_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set DataIn_Port2_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set DataIn_Port2_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set DataIn_Port2_sts_sts_reg__STATUS_REG, CYREG_B0_UDB03_ST

/* DataIn_Port3 */
.set DataIn_Port3_sts_sts_reg__0__MASK, 0x01
.set DataIn_Port3_sts_sts_reg__0__POS, 0
.set DataIn_Port3_sts_sts_reg__1__MASK, 0x02
.set DataIn_Port3_sts_sts_reg__1__POS, 1
.set DataIn_Port3_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set DataIn_Port3_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set DataIn_Port3_sts_sts_reg__2__MASK, 0x04
.set DataIn_Port3_sts_sts_reg__2__POS, 2
.set DataIn_Port3_sts_sts_reg__3__MASK, 0x08
.set DataIn_Port3_sts_sts_reg__3__POS, 3
.set DataIn_Port3_sts_sts_reg__4__MASK, 0x10
.set DataIn_Port3_sts_sts_reg__4__POS, 4
.set DataIn_Port3_sts_sts_reg__5__MASK, 0x20
.set DataIn_Port3_sts_sts_reg__5__POS, 5
.set DataIn_Port3_sts_sts_reg__6__MASK, 0x40
.set DataIn_Port3_sts_sts_reg__6__POS, 6
.set DataIn_Port3_sts_sts_reg__7__MASK, 0x80
.set DataIn_Port3_sts_sts_reg__7__POS, 7
.set DataIn_Port3_sts_sts_reg__MASK, 0xFF
.set DataIn_Port3_sts_sts_reg__MASK_REG, CYREG_B1_UDB05_MSK
.set DataIn_Port3_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set DataIn_Port3_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set DataIn_Port3_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set DataIn_Port3_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set DataIn_Port3_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set DataIn_Port3_sts_sts_reg__STATUS_REG, CYREG_B1_UDB05_ST

/* DataIn_Port4 */
.set DataIn_Port4_sts_sts_reg__0__MASK, 0x01
.set DataIn_Port4_sts_sts_reg__0__POS, 0
.set DataIn_Port4_sts_sts_reg__1__MASK, 0x02
.set DataIn_Port4_sts_sts_reg__1__POS, 1
.set DataIn_Port4_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set DataIn_Port4_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set DataIn_Port4_sts_sts_reg__2__MASK, 0x04
.set DataIn_Port4_sts_sts_reg__2__POS, 2
.set DataIn_Port4_sts_sts_reg__3__MASK, 0x08
.set DataIn_Port4_sts_sts_reg__3__POS, 3
.set DataIn_Port4_sts_sts_reg__4__MASK, 0x10
.set DataIn_Port4_sts_sts_reg__4__POS, 4
.set DataIn_Port4_sts_sts_reg__5__MASK, 0x20
.set DataIn_Port4_sts_sts_reg__5__POS, 5
.set DataIn_Port4_sts_sts_reg__MASK, 0x3F
.set DataIn_Port4_sts_sts_reg__MASK_REG, CYREG_B0_UDB01_MSK
.set DataIn_Port4_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set DataIn_Port4_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set DataIn_Port4_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set DataIn_Port4_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set DataIn_Port4_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set DataIn_Port4_sts_sts_reg__STATUS_REG, CYREG_B0_UDB01_ST

/* DataIn_Port5 */
.set DataIn_Port5_sts_sts_reg__0__MASK, 0x01
.set DataIn_Port5_sts_sts_reg__0__POS, 0
.set DataIn_Port5_sts_sts_reg__1__MASK, 0x02
.set DataIn_Port5_sts_sts_reg__1__POS, 1
.set DataIn_Port5_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set DataIn_Port5_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set DataIn_Port5_sts_sts_reg__2__MASK, 0x04
.set DataIn_Port5_sts_sts_reg__2__POS, 2
.set DataIn_Port5_sts_sts_reg__3__MASK, 0x08
.set DataIn_Port5_sts_sts_reg__3__POS, 3
.set DataIn_Port5_sts_sts_reg__4__MASK, 0x10
.set DataIn_Port5_sts_sts_reg__4__POS, 4
.set DataIn_Port5_sts_sts_reg__MASK, 0x1F
.set DataIn_Port5_sts_sts_reg__MASK_REG, CYREG_B1_UDB09_MSK
.set DataIn_Port5_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set DataIn_Port5_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set DataIn_Port5_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set DataIn_Port5_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set DataIn_Port5_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set DataIn_Port5_sts_sts_reg__STATUS_REG, CYREG_B1_UDB09_ST

/* DataIn_Port6 */
.set DataIn_Port6_sts_sts_reg__0__MASK, 0x01
.set DataIn_Port6_sts_sts_reg__0__POS, 0
.set DataIn_Port6_sts_sts_reg__1__MASK, 0x02
.set DataIn_Port6_sts_sts_reg__1__POS, 1
.set DataIn_Port6_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set DataIn_Port6_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set DataIn_Port6_sts_sts_reg__2__MASK, 0x04
.set DataIn_Port6_sts_sts_reg__2__POS, 2
.set DataIn_Port6_sts_sts_reg__3__MASK, 0x08
.set DataIn_Port6_sts_sts_reg__3__POS, 3
.set DataIn_Port6_sts_sts_reg__4__MASK, 0x10
.set DataIn_Port6_sts_sts_reg__4__POS, 4
.set DataIn_Port6_sts_sts_reg__5__MASK, 0x20
.set DataIn_Port6_sts_sts_reg__5__POS, 5
.set DataIn_Port6_sts_sts_reg__6__MASK, 0x40
.set DataIn_Port6_sts_sts_reg__6__POS, 6
.set DataIn_Port6_sts_sts_reg__7__MASK, 0x80
.set DataIn_Port6_sts_sts_reg__7__POS, 7
.set DataIn_Port6_sts_sts_reg__MASK, 0xFF
.set DataIn_Port6_sts_sts_reg__MASK_REG, CYREG_B0_UDB06_MSK
.set DataIn_Port6_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set DataIn_Port6_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set DataIn_Port6_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set DataIn_Port6_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set DataIn_Port6_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set DataIn_Port6_sts_sts_reg__STATUS_REG, CYREG_B0_UDB06_ST

/* DataIn_Port15 */
.set DataIn_Port15_sts_sts_reg__0__MASK, 0x01
.set DataIn_Port15_sts_sts_reg__0__POS, 0
.set DataIn_Port15_sts_sts_reg__1__MASK, 0x02
.set DataIn_Port15_sts_sts_reg__1__POS, 1
.set DataIn_Port15_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set DataIn_Port15_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set DataIn_Port15_sts_sts_reg__2__MASK, 0x04
.set DataIn_Port15_sts_sts_reg__2__POS, 2
.set DataIn_Port15_sts_sts_reg__3__MASK, 0x08
.set DataIn_Port15_sts_sts_reg__3__POS, 3
.set DataIn_Port15_sts_sts_reg__MASK, 0x0F
.set DataIn_Port15_sts_sts_reg__MASK_REG, CYREG_B1_UDB06_MSK
.set DataIn_Port15_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set DataIn_Port15_sts_sts_reg__STATUS_REG, CYREG_B1_UDB06_ST

/* DataOut_Port0 */
.set DataOut_Port0_Sync_ctrl_reg__0__MASK, 0x01
.set DataOut_Port0_Sync_ctrl_reg__0__POS, 0
.set DataOut_Port0_Sync_ctrl_reg__1__MASK, 0x02
.set DataOut_Port0_Sync_ctrl_reg__1__POS, 1
.set DataOut_Port0_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set DataOut_Port0_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set DataOut_Port0_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set DataOut_Port0_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set DataOut_Port0_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set DataOut_Port0_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set DataOut_Port0_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set DataOut_Port0_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set DataOut_Port0_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set DataOut_Port0_Sync_ctrl_reg__2__MASK, 0x04
.set DataOut_Port0_Sync_ctrl_reg__2__POS, 2
.set DataOut_Port0_Sync_ctrl_reg__3__MASK, 0x08
.set DataOut_Port0_Sync_ctrl_reg__3__POS, 3
.set DataOut_Port0_Sync_ctrl_reg__4__MASK, 0x10
.set DataOut_Port0_Sync_ctrl_reg__4__POS, 4
.set DataOut_Port0_Sync_ctrl_reg__5__MASK, 0x20
.set DataOut_Port0_Sync_ctrl_reg__5__POS, 5
.set DataOut_Port0_Sync_ctrl_reg__6__MASK, 0x40
.set DataOut_Port0_Sync_ctrl_reg__6__POS, 6
.set DataOut_Port0_Sync_ctrl_reg__7__MASK, 0x80
.set DataOut_Port0_Sync_ctrl_reg__7__POS, 7
.set DataOut_Port0_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set DataOut_Port0_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set DataOut_Port0_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set DataOut_Port0_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set DataOut_Port0_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set DataOut_Port0_Sync_ctrl_reg__MASK, 0xFF
.set DataOut_Port0_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set DataOut_Port0_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set DataOut_Port0_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* DataOut_Port1 */
.set DataOut_Port1_Sync_ctrl_reg__0__MASK, 0x01
.set DataOut_Port1_Sync_ctrl_reg__0__POS, 0
.set DataOut_Port1_Sync_ctrl_reg__1__MASK, 0x02
.set DataOut_Port1_Sync_ctrl_reg__1__POS, 1
.set DataOut_Port1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set DataOut_Port1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set DataOut_Port1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set DataOut_Port1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set DataOut_Port1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set DataOut_Port1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set DataOut_Port1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set DataOut_Port1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set DataOut_Port1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set DataOut_Port1_Sync_ctrl_reg__2__MASK, 0x04
.set DataOut_Port1_Sync_ctrl_reg__2__POS, 2
.set DataOut_Port1_Sync_ctrl_reg__3__MASK, 0x08
.set DataOut_Port1_Sync_ctrl_reg__3__POS, 3
.set DataOut_Port1_Sync_ctrl_reg__4__MASK, 0x10
.set DataOut_Port1_Sync_ctrl_reg__4__POS, 4
.set DataOut_Port1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set DataOut_Port1_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set DataOut_Port1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set DataOut_Port1_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB08_CTL
.set DataOut_Port1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set DataOut_Port1_Sync_ctrl_reg__MASK, 0x1F
.set DataOut_Port1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set DataOut_Port1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set DataOut_Port1_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB08_MSK

/* DataOut_Port2 */
.set DataOut_Port2_Sync_ctrl_reg__0__MASK, 0x01
.set DataOut_Port2_Sync_ctrl_reg__0__POS, 0
.set DataOut_Port2_Sync_ctrl_reg__1__MASK, 0x02
.set DataOut_Port2_Sync_ctrl_reg__1__POS, 1
.set DataOut_Port2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set DataOut_Port2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set DataOut_Port2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set DataOut_Port2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set DataOut_Port2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set DataOut_Port2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set DataOut_Port2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set DataOut_Port2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set DataOut_Port2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set DataOut_Port2_Sync_ctrl_reg__2__MASK, 0x04
.set DataOut_Port2_Sync_ctrl_reg__2__POS, 2
.set DataOut_Port2_Sync_ctrl_reg__3__MASK, 0x08
.set DataOut_Port2_Sync_ctrl_reg__3__POS, 3
.set DataOut_Port2_Sync_ctrl_reg__4__MASK, 0x10
.set DataOut_Port2_Sync_ctrl_reg__4__POS, 4
.set DataOut_Port2_Sync_ctrl_reg__5__MASK, 0x20
.set DataOut_Port2_Sync_ctrl_reg__5__POS, 5
.set DataOut_Port2_Sync_ctrl_reg__6__MASK, 0x40
.set DataOut_Port2_Sync_ctrl_reg__6__POS, 6
.set DataOut_Port2_Sync_ctrl_reg__7__MASK, 0x80
.set DataOut_Port2_Sync_ctrl_reg__7__POS, 7
.set DataOut_Port2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set DataOut_Port2_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set DataOut_Port2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set DataOut_Port2_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB03_CTL
.set DataOut_Port2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set DataOut_Port2_Sync_ctrl_reg__MASK, 0xFF
.set DataOut_Port2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set DataOut_Port2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set DataOut_Port2_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB03_MSK

/* DataOut_Port3 */
.set DataOut_Port3_Sync_ctrl_reg__0__MASK, 0x01
.set DataOut_Port3_Sync_ctrl_reg__0__POS, 0
.set DataOut_Port3_Sync_ctrl_reg__1__MASK, 0x02
.set DataOut_Port3_Sync_ctrl_reg__1__POS, 1
.set DataOut_Port3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set DataOut_Port3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set DataOut_Port3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set DataOut_Port3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set DataOut_Port3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set DataOut_Port3_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set DataOut_Port3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set DataOut_Port3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set DataOut_Port3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set DataOut_Port3_Sync_ctrl_reg__2__MASK, 0x04
.set DataOut_Port3_Sync_ctrl_reg__2__POS, 2
.set DataOut_Port3_Sync_ctrl_reg__3__MASK, 0x08
.set DataOut_Port3_Sync_ctrl_reg__3__POS, 3
.set DataOut_Port3_Sync_ctrl_reg__4__MASK, 0x10
.set DataOut_Port3_Sync_ctrl_reg__4__POS, 4
.set DataOut_Port3_Sync_ctrl_reg__5__MASK, 0x20
.set DataOut_Port3_Sync_ctrl_reg__5__POS, 5
.set DataOut_Port3_Sync_ctrl_reg__6__MASK, 0x40
.set DataOut_Port3_Sync_ctrl_reg__6__POS, 6
.set DataOut_Port3_Sync_ctrl_reg__7__MASK, 0x80
.set DataOut_Port3_Sync_ctrl_reg__7__POS, 7
.set DataOut_Port3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set DataOut_Port3_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set DataOut_Port3_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set DataOut_Port3_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set DataOut_Port3_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set DataOut_Port3_Sync_ctrl_reg__MASK, 0xFF
.set DataOut_Port3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set DataOut_Port3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set DataOut_Port3_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* DataOut_Port4 */
.set DataOut_Port4_Sync_ctrl_reg__0__MASK, 0x01
.set DataOut_Port4_Sync_ctrl_reg__0__POS, 0
.set DataOut_Port4_Sync_ctrl_reg__1__MASK, 0x02
.set DataOut_Port4_Sync_ctrl_reg__1__POS, 1
.set DataOut_Port4_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set DataOut_Port4_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set DataOut_Port4_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set DataOut_Port4_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set DataOut_Port4_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set DataOut_Port4_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set DataOut_Port4_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set DataOut_Port4_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set DataOut_Port4_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set DataOut_Port4_Sync_ctrl_reg__2__MASK, 0x04
.set DataOut_Port4_Sync_ctrl_reg__2__POS, 2
.set DataOut_Port4_Sync_ctrl_reg__3__MASK, 0x08
.set DataOut_Port4_Sync_ctrl_reg__3__POS, 3
.set DataOut_Port4_Sync_ctrl_reg__4__MASK, 0x10
.set DataOut_Port4_Sync_ctrl_reg__4__POS, 4
.set DataOut_Port4_Sync_ctrl_reg__5__MASK, 0x20
.set DataOut_Port4_Sync_ctrl_reg__5__POS, 5
.set DataOut_Port4_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set DataOut_Port4_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set DataOut_Port4_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set DataOut_Port4_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB01_CTL
.set DataOut_Port4_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set DataOut_Port4_Sync_ctrl_reg__MASK, 0x3F
.set DataOut_Port4_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set DataOut_Port4_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set DataOut_Port4_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB01_MSK

/* DataOut_Port5 */
.set DataOut_Port5_Sync_ctrl_reg__0__MASK, 0x01
.set DataOut_Port5_Sync_ctrl_reg__0__POS, 0
.set DataOut_Port5_Sync_ctrl_reg__1__MASK, 0x02
.set DataOut_Port5_Sync_ctrl_reg__1__POS, 1
.set DataOut_Port5_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set DataOut_Port5_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set DataOut_Port5_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set DataOut_Port5_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set DataOut_Port5_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set DataOut_Port5_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set DataOut_Port5_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set DataOut_Port5_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set DataOut_Port5_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set DataOut_Port5_Sync_ctrl_reg__2__MASK, 0x04
.set DataOut_Port5_Sync_ctrl_reg__2__POS, 2
.set DataOut_Port5_Sync_ctrl_reg__3__MASK, 0x08
.set DataOut_Port5_Sync_ctrl_reg__3__POS, 3
.set DataOut_Port5_Sync_ctrl_reg__4__MASK, 0x10
.set DataOut_Port5_Sync_ctrl_reg__4__POS, 4
.set DataOut_Port5_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set DataOut_Port5_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set DataOut_Port5_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set DataOut_Port5_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set DataOut_Port5_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set DataOut_Port5_Sync_ctrl_reg__MASK, 0x1F
.set DataOut_Port5_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set DataOut_Port5_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set DataOut_Port5_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* DataOut_Port6 */
.set DataOut_Port6_Sync_ctrl_reg__0__MASK, 0x01
.set DataOut_Port6_Sync_ctrl_reg__0__POS, 0
.set DataOut_Port6_Sync_ctrl_reg__1__MASK, 0x02
.set DataOut_Port6_Sync_ctrl_reg__1__POS, 1
.set DataOut_Port6_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set DataOut_Port6_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set DataOut_Port6_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set DataOut_Port6_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set DataOut_Port6_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set DataOut_Port6_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set DataOut_Port6_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set DataOut_Port6_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set DataOut_Port6_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set DataOut_Port6_Sync_ctrl_reg__2__MASK, 0x04
.set DataOut_Port6_Sync_ctrl_reg__2__POS, 2
.set DataOut_Port6_Sync_ctrl_reg__3__MASK, 0x08
.set DataOut_Port6_Sync_ctrl_reg__3__POS, 3
.set DataOut_Port6_Sync_ctrl_reg__4__MASK, 0x10
.set DataOut_Port6_Sync_ctrl_reg__4__POS, 4
.set DataOut_Port6_Sync_ctrl_reg__5__MASK, 0x20
.set DataOut_Port6_Sync_ctrl_reg__5__POS, 5
.set DataOut_Port6_Sync_ctrl_reg__6__MASK, 0x40
.set DataOut_Port6_Sync_ctrl_reg__6__POS, 6
.set DataOut_Port6_Sync_ctrl_reg__7__MASK, 0x80
.set DataOut_Port6_Sync_ctrl_reg__7__POS, 7
.set DataOut_Port6_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set DataOut_Port6_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set DataOut_Port6_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set DataOut_Port6_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set DataOut_Port6_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set DataOut_Port6_Sync_ctrl_reg__MASK, 0xFF
.set DataOut_Port6_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set DataOut_Port6_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set DataOut_Port6_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* DataOut_Port15 */
.set DataOut_Port15_Sync_ctrl_reg__0__MASK, 0x01
.set DataOut_Port15_Sync_ctrl_reg__0__POS, 0
.set DataOut_Port15_Sync_ctrl_reg__1__MASK, 0x02
.set DataOut_Port15_Sync_ctrl_reg__1__POS, 1
.set DataOut_Port15_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set DataOut_Port15_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set DataOut_Port15_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set DataOut_Port15_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set DataOut_Port15_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set DataOut_Port15_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set DataOut_Port15_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set DataOut_Port15_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set DataOut_Port15_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set DataOut_Port15_Sync_ctrl_reg__2__MASK, 0x04
.set DataOut_Port15_Sync_ctrl_reg__2__POS, 2
.set DataOut_Port15_Sync_ctrl_reg__3__MASK, 0x08
.set DataOut_Port15_Sync_ctrl_reg__3__POS, 3
.set DataOut_Port15_Sync_ctrl_reg__4__MASK, 0x10
.set DataOut_Port15_Sync_ctrl_reg__4__POS, 4
.set DataOut_Port15_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set DataOut_Port15_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set DataOut_Port15_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set DataOut_Port15_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set DataOut_Port15_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set DataOut_Port15_Sync_ctrl_reg__MASK, 0x1F
.set DataOut_Port15_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set DataOut_Port15_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set DataOut_Port15_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 64000000
.set BCLK__BUS_CLK__KHZ, 64000
.set BCLK__BUS_CLK__MHZ, 64
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E133069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 0
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x00008000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set CyScBoostClk__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set CyScBoostClk__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set CyScBoostClk__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set CyScBoostClk__CFG2_SRC_SEL_MASK, 0x07
.set CyScBoostClk__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set CyScBoostClk__CFG3_PHASE_DLY_MASK, 0x0F
.set CyScBoostClk__INDEX, 0x00
.set CyScBoostClk__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set CyScBoostClk__PM_ACT_MSK, 0x01
.set CyScBoostClk__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set CyScBoostClk__PM_STBY_MSK, 0x01
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
