

================================================================
== Vivado HLS Report for 'SgdLR_sw'
================================================================
* Date:           Sun Apr 11 22:37:14 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        spam
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.670|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  70335001|  70335001|  70335001|  70335001|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                       |       Latency       | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- EPOCH_TRAINING_INST  |  70335000|  70335000|      3126|          -|          -|  22500|    no    |
        | + DOT                 |      1028|      1028|         6|          1|          1|   1024|    yes   |
        | + GRAD                |      1028|      1028|         6|          1|          1|   1024|    yes   |
        | + UPDATE              |      1026|      1026|         4|          1|          1|   1024|    yes   |
        +-----------------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      8|      73|   1978|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      9|    1343|   2446|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    372|    -|
|Register         |        0|      -|    1261|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     17|    2677|   4956|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      7|       2|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |SgdLR_sw_fadd_32nbkb_U1  |SgdLR_sw_fadd_32nbkb  |        0|      2|  205|  390|    0|
    |SgdLR_sw_fdiv_32ncud_U2  |SgdLR_sw_fdiv_32ncud  |        0|      0|  761|  994|    0|
    |SgdLR_sw_fexp_32neOg_U4  |SgdLR_sw_fexp_32neOg  |        0|      7|  277|  924|    0|
    |SgdLR_sw_fpext_32dEe_U3  |SgdLR_sw_fpext_32dEe  |        0|      0|  100|  138|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      9| 1343| 2446|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |gradient_V_U  |SgdLR_sw_gradient_V  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +--------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                     |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +--------------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |mul_ln1192_1_fu_1107_p2    |     *    |      4|   0|   20|          32|          32|
    |mul_ln1192_fu_431_p2       |     *    |      2|   0|   20|          16|          32|
    |r_V_fu_1066_p2             |     *    |      2|   0|   20|          32|          16|
    |add_ln107_fu_364_p2        |     +    |      0|   0|   21|          15|           1|
    |add_ln1117_1_fu_1052_p2    |     +    |      0|   0|   30|          23|          23|
    |add_ln1117_fu_408_p2       |     +    |      0|   0|   30|          23|          23|
    |add_ln581_fu_815_p2        |     +    |      0|   0|   12|           6|          12|
    |add_ln954_fu_629_p2        |     +    |      0|   0|   39|           6|          32|
    |add_ln964_fu_700_p2        |     +    |      0|   0|    8|           8|           8|
    |i_1_fu_1042_p2             |     +    |      0|   0|   13|          11|           1|
    |i_2_fu_1092_p2             |     +    |      0|   0|   13|          11|           1|
    |i_fu_398_p2                |     +    |      0|   0|   13|          11|           1|
    |lsb_index_fu_523_p2        |     +    |      0|   0|   39|           6|          32|
    |m_1_fu_656_p2              |     +    |      0|   0|   39|          32|          32|
    |ret_V_1_fu_1121_p2         |     +    |      0|   0|   58|          51|          51|
    |ret_V_fu_445_p2            |     +    |      0|   0|   51|          44|          44|
    |training_id_fu_1137_p2     |     +    |      0|   0|   17|          13|           1|
    |F2_fu_803_p2               |     -    |      0|   0|   12|          11|          12|
    |man_V_1_fu_783_p2          |     -    |      0|   0|   61|           1|          54|
    |sub_ln1253_fu_460_p2       |     -    |      0|   0|   39|           1|          32|
    |sub_ln581_fu_821_p2        |     -    |      0|   0|   12|           5|          12|
    |sub_ln703_fu_1026_p2       |     -    |      0|   0|   39|          32|          32|
    |sub_ln944_fu_518_p2        |     -    |      0|   0|   39|           6|          32|
    |sub_ln947_fu_549_p2        |     -    |      0|   0|   15|           4|           6|
    |sub_ln954_fu_639_p2        |     -    |      0|   0|   39|           5|          32|
    |sub_ln964_fu_695_p2        |     -    |      0|   0|    8|           4|           8|
    |a_fu_576_p2                |    and   |      0|   0|    2|           1|           1|
    |and_ln581_fu_925_p2        |    and   |      0|   0|    2|           1|           1|
    |and_ln582_fu_910_p2        |    and   |      0|   0|    2|           1|           1|
    |and_ln585_1_fu_942_p2      |    and   |      0|   0|    2|           1|           1|
    |and_ln585_fu_936_p2        |    and   |      0|   0|    2|           1|           1|
    |and_ln603_fu_959_p2        |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_603_p2        |    and   |      0|   0|    2|           1|           1|
    |p_Result_4_fu_565_p2       |    and   |      0|   0|   33|          33|          33|
    |ashr_ln586_fu_872_p2       |   ashr   |      0|   0|  162|          54|          54|
    |tmp_i3_fu_502_p3           |   cttz   |      0|  73|   71|          64|           0|
    |icmp_ln107_fu_358_p2       |   icmp   |      0|   0|   13|          15|          15|
    |icmp_ln110_fu_370_p2       |   icmp   |      0|   0|   13|          13|          13|
    |icmp_ln21_fu_392_p2        |   icmp   |      0|   0|   13|          11|          12|
    |icmp_ln52_fu_1036_p2       |   icmp   |      0|   0|   13|          11|          12|
    |icmp_ln571_fu_797_p2       |   icmp   |      0|   0|   29|          63|           1|
    |icmp_ln581_fu_809_p2       |   icmp   |      0|   0|   13|          12|           5|
    |icmp_ln582_fu_835_p2       |   icmp   |      0|   0|   13|          12|           5|
    |icmp_ln585_fu_858_p2       |   icmp   |      0|   0|   13|          12|           6|
    |icmp_ln603_fu_863_p2       |   icmp   |      0|   0|   11|           7|           1|
    |icmp_ln77_fu_1086_p2       |   icmp   |      0|   0|   13|          11|          12|
    |icmp_ln935_fu_679_p2       |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln947_1_fu_570_p2     |   icmp   |      0|   0|   21|          33|           1|
    |icmp_ln947_fu_539_p2       |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln954_fu_623_p2       |   icmp   |      0|   0|   18|          32|           1|
    |p_Result_8_fu_466_p2       |   icmp   |      0|   0|   18|          32|           1|
    |lshr_ln947_fu_559_p2       |   lshr   |      0|   0|  105|           2|          33|
    |lshr_ln954_fu_634_p2       |   lshr   |      0|   0|  101|          32|          32|
    |or_ln581_fu_948_p2         |    or    |      0|   0|    2|           1|           1|
    |or_ln582_fu_915_p2         |    or    |      0|   0|    2|           1|           1|
    |or_ln603_1_fu_986_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_2_fu_992_p2       |    or    |      0|   0|    2|           1|           1|
    |or_ln603_fu_973_p2         |    or    |      0|   0|    2|           1|           1|
    |or_ln949_fu_609_p2         |    or    |      0|   0|    2|           1|           1|
    |m_fu_649_p3                |  select  |      0|   0|   32|           1|          32|
    |man_V_2_fu_789_p3          |  select  |      0|   0|   54|           1|          54|
    |prob_V_fu_1007_p3          |  select  |      0|   0|   32|           1|          32|
    |select_ln110_fu_376_p3     |  select  |      0|   0|   13|           1|           1|
    |select_ln588_fu_892_p3     |  select  |      0|   0|    2|           1|           2|
    |select_ln603_1_fu_979_p3   |  select  |      0|   0|   32|           1|          32|
    |select_ln603_2_fu_1002_p3  |  select  |      0|   0|   32|           1|          32|
    |select_ln603_fu_965_p3     |  select  |      0|   0|   32|           1|          32|
    |select_ln935_fu_729_p3     |  select  |      0|   0|   32|           1|           1|
    |select_ln964_fu_688_p3     |  select  |      0|   0|    7|           1|           7|
    |sh_amt_fu_827_p3           |  select  |      0|   0|   12|           1|          12|
    |tmp_V_fu_472_p3            |  select  |      0|   0|   32|           1|          32|
    |shl_ln604_fu_900_p2        |    shl   |      0|   0|  101|          32|          32|
    |shl_ln954_fu_644_p2        |    shl   |      0|   0|  101|          32|          32|
    |ap_enable_pp0              |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_pp1              |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_pp2              |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|   0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1    |    xor   |      0|   0|    2|           2|           1|
    |ap_enable_reg_pp2_iter1    |    xor   |      0|   0|    2|           2|           1|
    |xor_ln571_fu_905_p2        |    xor   |      0|   0|    2|           1|           2|
    |xor_ln581_fu_953_p2        |    xor   |      0|   0|    2|           1|           2|
    |xor_ln582_fu_919_p2        |    xor   |      0|   0|    2|           1|           2|
    |xor_ln585_fu_930_p2        |    xor   |      0|   0|    2|           1|           2|
    |xor_ln949_fu_590_p2        |    xor   |      0|   0|    2|           1|           2|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |Total                      |          |      8|  73| 1978|        1024|        1166|
    +---------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  201|         46|    1|         46|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter5          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3          |    9|          2|    1|          2|
    |ap_phi_mux_i_0_i9_phi_fu_313_p4  |    9|          2|   11|         22|
    |ap_phi_mux_i_0_i_phi_fu_301_p4   |    9|          2|   11|         22|
    |data_V_address0                  |   15|          3|   23|         69|
    |gradient_V_address0              |   15|          3|   10|         30|
    |i_0_i17_reg_321                  |    9|          2|   11|         22|
    |i_0_i9_reg_309                   |    9|          2|   11|         22|
    |i_0_i_reg_297                    |    9|          2|   11|         22|
    |indvar_flatten_reg_263           |    9|          2|   15|         30|
    |p_Val2_s_reg_285                 |    9|          2|   32|         64|
    |theta_V_address0                 |   15|          3|   10|         30|
    |training_id_0_reg_274            |    9|          2|   13|         26|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  372|         83|  165|        417|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln107_reg_1146           |  15|   0|   15|          0|
    |ap_CS_fsm                    |  45|   0|   45|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3      |   1|   0|    1|          0|
    |gradient_V_load_reg_1375     |  32|   0|   32|          0|
    |i_0_i17_reg_321              |  11|   0|   11|          0|
    |i_0_i9_reg_309               |  11|   0|   11|          0|
    |i_0_i_reg_297                |  11|   0|   11|          0|
    |i_0_i_reg_297_pp0_iter1_reg  |  11|   0|   11|          0|
    |i_1_reg_1340                 |  11|   0|   11|          0|
    |i_reg_1167                   |  11|   0|   11|          0|
    |icmp_ln21_reg_1163           |   1|   0|    1|          0|
    |icmp_ln52_reg_1336           |   1|   0|    1|          0|
    |icmp_ln571_reg_1271          |   1|   0|    1|          0|
    |icmp_ln581_reg_1277          |   1|   0|    1|          0|
    |icmp_ln582_reg_1289          |   1|   0|    1|          0|
    |icmp_ln77_reg_1355           |   1|   0|    1|          0|
    |icmp_ln954_reg_1230          |   1|   0|    1|          0|
    |indvar_flatten_reg_263       |  15|   0|   15|          0|
    |l_reg_1209                   |  32|   0|   32|          0|
    |m_4_reg_1235                 |  31|   0|   31|          0|
    |man_V_2_reg_1266             |  54|   0|   54|          0|
    |mul_ln1192_1_reg_1380        |  27|   0|   51|         24|
    |mul_ln1192_reg_1182          |  44|   0|   44|          0|
    |or_ln603_2_reg_1321          |   1|   0|    1|          0|
    |or_ln603_reg_1311            |   1|   0|    1|          0|
    |or_ln_i_reg_1225             |   1|   0|   32|         31|
    |p_Result_8_reg_1192          |   1|   0|    1|          0|
    |p_Val2_s_reg_285             |  32|   0|   32|          0|
    |reg_350                      |  32|   0|   32|          0|
    |reg_354                      |  16|   0|   16|          0|
    |select_ln110_reg_1151        |  13|   0|   13|          0|
    |select_ln603_1_reg_1316      |  32|   0|   32|          0|
    |select_ln603_reg_1306        |  32|   0|   32|          0|
    |select_ln935_reg_1245        |  32|   0|   32|          0|
    |sext_ln52_reg_1331           |  44|   0|   44|          0|
    |sh_amt_reg_1283              |  12|   0|   12|          0|
    |shl_ln_reg_1157              |  13|   0|   23|         10|
    |sub_ln944_reg_1219           |  32|   0|   32|          0|
    |theta_V_addr_1_reg_1369      |  10|   0|   10|          0|
    |tmp_1_i_reg_1250             |  32|   0|   32|          0|
    |tmp_2_i_reg_1255             |  32|   0|   32|          0|
    |tmp_2_reg_1240               |   1|   0|    1|          0|
    |tmp_4_reg_1301               |   7|   0|    7|          0|
    |tmp_V_reg_1197               |  32|   0|   32|          0|
    |training_id_0_reg_274        |  13|   0|   13|          0|
    |trunc_ln583_reg_1295         |  32|   0|   32|          0|
    |trunc_ln7_reg_1350           |  32|   0|   32|          0|
    |trunc_ln943_reg_1214         |   8|   0|    8|          0|
    |v_assign_reg_1260            |  32|   0|   32|          0|
    |zext_ln938_reg_1203          |  32|   0|   33|          1|
    |i_0_i9_reg_309               |  64|  32|   11|          0|
    |icmp_ln21_reg_1163           |  64|  32|    1|          0|
    |icmp_ln52_reg_1336           |  64|  32|    1|          0|
    |icmp_ln77_reg_1355           |  64|  32|    1|          0|
    |theta_V_addr_1_reg_1369      |  64|  32|   10|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1261| 160| 1031|         66|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   SgdLR_sw   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   SgdLR_sw   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   SgdLR_sw   | return value |
|ap_done           | out |    1| ap_ctrl_hs |   SgdLR_sw   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   SgdLR_sw   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   SgdLR_sw   | return value |
|data_V_address0   | out |   23|  ap_memory |    data_V    |     array    |
|data_V_ce0        | out |    1|  ap_memory |    data_V    |     array    |
|data_V_q0         |  in |   16|  ap_memory |    data_V    |     array    |
|label_V_address0  | out |   13|  ap_memory |    label_V   |     array    |
|label_V_ce0       | out |    1|  ap_memory |    label_V   |     array    |
|label_V_q0        |  in |    8|  ap_memory |    label_V   |     array    |
|theta_V_address0  | out |   10|  ap_memory |    theta_V   |     array    |
|theta_V_ce0       | out |    1|  ap_memory |    theta_V   |     array    |
|theta_V_q0        |  in |   32|  ap_memory |    theta_V   |     array    |
|theta_V_address1  | out |   10|  ap_memory |    theta_V   |     array    |
|theta_V_ce1       | out |    1|  ap_memory |    theta_V   |     array    |
|theta_V_we1       | out |    1|  ap_memory |    theta_V   |     array    |
|theta_V_d1        | out |   32|  ap_memory |    theta_V   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

