{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746615560570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746615560570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  7 04:59:20 2025 " "Processing started: Wed May  7 04:59:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746615560570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746615560570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746615560570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746615560964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746615560965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 10 9 " "Found 10 design units, including 9 entities, in source file vga.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoardConstants (SystemVerilog) " "Found design unit 1: BoardConstants (SystemVerilog)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746615566705 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746615566705 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746615566705 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller " "Found entity 3: vga_controller" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746615566705 ""} { "Info" "ISGN_ENTITY_NAME" "4 board_init " "Found entity 4: board_init" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746615566705 ""} { "Info" "ISGN_ENTITY_NAME" "5 grid_calculator " "Found entity 5: grid_calculator" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746615566705 ""} { "Info" "ISGN_ENTITY_NAME" "6 player_labels_calculator " "Found entity 6: player_labels_calculator" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746615566705 ""} { "Info" "ISGN_ENTITY_NAME" "7 select_calculator " "Found entity 7: select_calculator" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746615566705 ""} { "Info" "ISGN_ENTITY_NAME" "8 pixel_drawer " "Found entity 8: pixel_drawer" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746615566705 ""} { "Info" "ISGN_ENTITY_NAME" "9 board_drawer " "Found entity 9: board_drawer" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 513 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746615566705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746615566705 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in_p1_label_area vga.sv(296) " "Verilog HDL Implicit Net warning at vga.sv(296): created implicit net for \"in_p1_label_area\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 296 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746615566706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "in_p2_label_area vga.sv(300) " "Verilog HDL Implicit Net warning at vga.sv(300): created implicit net for \"in_p2_label_area\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746615566706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746615566852 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746615566861 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746615566861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_div\"" {  } { { "vga.sv" "clk_div" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746615566878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga.sv(97) " "Verilog HDL assignment warning at vga.sv(97): truncated value with size 32 to match size of target (2)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566879 "|vga|clock_divider:clk_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 vga.sv(101) " "Verilog HDL assignment warning at vga.sv(101): truncated value with size 32 to match size of target (2)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566879 "|vga|clock_divider:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ctrl " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ctrl\"" {  } { { "vga.sv" "vga_ctrl" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746615566883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_drawer board_drawer:brd_drwr " "Elaborating entity \"board_drawer\" for hierarchy \"board_drawer:brd_drwr\"" {  } { { "vga.sv" "brd_drwr" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746615566890 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746615566892 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746615566892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid_calculator board_drawer:brd_drwr\|grid_calculator:grid " "Elaborating entity \"grid_calculator\" for hierarchy \"board_drawer:brd_drwr\|grid_calculator:grid\"" {  } { { "vga.sv" "grid" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746615566896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(238) " "Verilog HDL assignment warning at vga.sv(238): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566897 "|vga|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 vga.sv(239) " "Verilog HDL assignment warning at vga.sv(239): truncated value with size 32 to match size of target (3)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566897 "|vga|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(240) " "Verilog HDL assignment warning at vga.sv(240): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566897 "|vga|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(241) " "Verilog HDL assignment warning at vga.sv(241): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566897 "|vga|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(261) " "Verilog HDL assignment warning at vga.sv(261): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566897 "|vga|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(262) " "Verilog HDL assignment warning at vga.sv(262): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566897 "|vga|board_drawer:brd_drwr|grid_calculator:grid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_labels_calculator board_drawer:brd_drwr\|player_labels_calculator:labels " "Elaborating entity \"player_labels_calculator\" for hierarchy \"board_drawer:brd_drwr\|player_labels_calculator:labels\"" {  } { { "vga.sv" "labels" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746615566905 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(305) " "Verilog HDL assignment warning at vga.sv(305): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566906 "|vga|board_drawer:brd_drwr|player_labels_calculator:labels"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(306) " "Verilog HDL assignment warning at vga.sv(306): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566906 "|vga|board_drawer:brd_drwr|player_labels_calculator:labels"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(307) " "Verilog HDL assignment warning at vga.sv(307): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566906 "|vga|board_drawer:brd_drwr|player_labels_calculator:labels"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(308) " "Verilog HDL assignment warning at vga.sv(308): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566906 "|vga|board_drawer:brd_drwr|player_labels_calculator:labels"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_calculator board_drawer:brd_drwr\|select_calculator:select " "Elaborating entity \"select_calculator\" for hierarchy \"board_drawer:brd_drwr\|select_calculator:select\"" {  } { { "vga.sv" "select" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746615566914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(412) " "Verilog HDL assignment warning at vga.sv(412): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566915 "|vga|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(413) " "Verilog HDL assignment warning at vga.sv(413): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566915 "|vga|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(414) " "Verilog HDL assignment warning at vga.sv(414): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566915 "|vga|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(415) " "Verilog HDL assignment warning at vga.sv(415): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566915 "|vga|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(416) " "Verilog HDL assignment warning at vga.sv(416): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566915 "|vga|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(417) " "Verilog HDL assignment warning at vga.sv(417): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566915 "|vga|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(418) " "Verilog HDL assignment warning at vga.sv(418): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566915 "|vga|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(426) " "Verilog HDL assignment warning at vga.sv(426): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566916 "|vga|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(427) " "Verilog HDL assignment warning at vga.sv(427): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566916 "|vga|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(434) " "Verilog HDL assignment warning at vga.sv(434): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566916 "|vga|board_drawer:brd_drwr|select_calculator:select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(435) " "Verilog HDL assignment warning at vga.sv(435): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746615566916 "|vga|board_drawer:brd_drwr|select_calculator:select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_drawer board_drawer:brd_drwr\|pixel_drawer:drawer " "Elaborating entity \"pixel_drawer\" for hierarchy \"board_drawer:brd_drwr\|pixel_drawer:drawer\"" {  } { { "vga.sv" "drawer" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746615566923 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746615566927 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746615566927 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board_drawer:brd_drwr\|grid_calculator:grid\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board_drawer:brd_drwr\|grid_calculator:grid\|Div1\"" {  } { { "vga.sv" "Div1" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 239 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615567410 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "board_drawer:brd_drwr\|grid_calculator:grid\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"board_drawer:brd_drwr\|grid_calculator:grid\|Div0\"" {  } { { "vga.sv" "Div0" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 238 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615567410 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1746615567410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "board_drawer:brd_drwr\|grid_calculator:grid\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"board_drawer:brd_drwr\|grid_calculator:grid\|lpm_divide:Div1\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 239 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746615567476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "board_drawer:brd_drwr\|grid_calculator:grid\|lpm_divide:Div1 " "Instantiated megafunction \"board_drawer:brd_drwr\|grid_calculator:grid\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746615567476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746615567476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746615567476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746615567476 ""}  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 239 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746615567476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/db/lpm_divide_lbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746615567548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746615567548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746615567570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746615567570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/db/alt_u_div_sve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746615567619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746615567619 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "r\[0\] GND " "Pin \"r\[0\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[1\] GND " "Pin \"r\[1\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[2\] GND " "Pin \"r\[2\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[3\] GND " "Pin \"r\[3\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[4\] GND " "Pin \"r\[4\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|r[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[5\] GND " "Pin \"r\[5\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|r[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[6\] GND " "Pin \"r\[6\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|r[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r\[7\] GND " "Pin \"r\[7\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|r[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[0\] GND " "Pin \"g\[0\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[1\] GND " "Pin \"g\[1\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[2\] GND " "Pin \"g\[2\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[3\] GND " "Pin \"g\[3\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[4\] GND " "Pin \"g\[4\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[5\] GND " "Pin \"g\[5\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[6\] GND " "Pin \"g\[6\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[7\] GND " "Pin \"g\[7\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[1\] GND " "Pin \"b\[1\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[2\] GND " "Pin \"b\[2\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[3\] GND " "Pin \"b\[3\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[4\] GND " "Pin \"b\[4\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[5\] GND " "Pin \"b\[5\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[6\] GND " "Pin \"b\[6\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[7\] GND " "Pin \"b\[7\]\" is stuck at GND" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746615568012 "|vga|b[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746615568012 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746615568089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746615568603 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746615568603 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "85 " "Design contains 85 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[5\]\[6\]\[0\] " "No output dependent on input pin \"board\[5\]\[6\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[5][6][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[5\]\[6\]\[1\] " "No output dependent on input pin \"board\[5\]\[6\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[5][6][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[5\]\[5\]\[0\] " "No output dependent on input pin \"board\[5\]\[5\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[5][5][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[5\]\[5\]\[1\] " "No output dependent on input pin \"board\[5\]\[5\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[5][5][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[5\]\[4\]\[0\] " "No output dependent on input pin \"board\[5\]\[4\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[5][4][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[5\]\[4\]\[1\] " "No output dependent on input pin \"board\[5\]\[4\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[5][4][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[5\]\[3\]\[0\] " "No output dependent on input pin \"board\[5\]\[3\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[5][3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[5\]\[3\]\[1\] " "No output dependent on input pin \"board\[5\]\[3\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[5][3][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[5\]\[2\]\[0\] " "No output dependent on input pin \"board\[5\]\[2\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[5][2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[5\]\[2\]\[1\] " "No output dependent on input pin \"board\[5\]\[2\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[5][2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[5\]\[1\]\[0\] " "No output dependent on input pin \"board\[5\]\[1\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[5][1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[5\]\[1\]\[1\] " "No output dependent on input pin \"board\[5\]\[1\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[5][1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[5\]\[0\]\[0\] " "No output dependent on input pin \"board\[5\]\[0\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[5][0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[5\]\[0\]\[1\] " "No output dependent on input pin \"board\[5\]\[0\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[5][0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[4\]\[6\]\[0\] " "No output dependent on input pin \"board\[4\]\[6\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[4][6][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[4\]\[6\]\[1\] " "No output dependent on input pin \"board\[4\]\[6\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[4][6][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[4\]\[5\]\[0\] " "No output dependent on input pin \"board\[4\]\[5\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[4][5][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[4\]\[5\]\[1\] " "No output dependent on input pin \"board\[4\]\[5\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[4][5][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[4\]\[4\]\[0\] " "No output dependent on input pin \"board\[4\]\[4\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[4][4][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[4\]\[4\]\[1\] " "No output dependent on input pin \"board\[4\]\[4\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[4][4][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[4\]\[3\]\[0\] " "No output dependent on input pin \"board\[4\]\[3\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[4][3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[4\]\[3\]\[1\] " "No output dependent on input pin \"board\[4\]\[3\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[4][3][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[4\]\[2\]\[0\] " "No output dependent on input pin \"board\[4\]\[2\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[4][2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[4\]\[2\]\[1\] " "No output dependent on input pin \"board\[4\]\[2\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[4][2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[4\]\[1\]\[0\] " "No output dependent on input pin \"board\[4\]\[1\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[4][1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[4\]\[1\]\[1\] " "No output dependent on input pin \"board\[4\]\[1\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[4][1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[4\]\[0\]\[0\] " "No output dependent on input pin \"board\[4\]\[0\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[4][0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[4\]\[0\]\[1\] " "No output dependent on input pin \"board\[4\]\[0\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[4][0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[3\]\[6\]\[0\] " "No output dependent on input pin \"board\[3\]\[6\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[3][6][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[3\]\[6\]\[1\] " "No output dependent on input pin \"board\[3\]\[6\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[3][6][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[3\]\[5\]\[0\] " "No output dependent on input pin \"board\[3\]\[5\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[3][5][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[3\]\[5\]\[1\] " "No output dependent on input pin \"board\[3\]\[5\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[3][5][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[3\]\[4\]\[0\] " "No output dependent on input pin \"board\[3\]\[4\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[3][4][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[3\]\[4\]\[1\] " "No output dependent on input pin \"board\[3\]\[4\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[3][4][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[3\]\[3\]\[0\] " "No output dependent on input pin \"board\[3\]\[3\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[3][3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[3\]\[3\]\[1\] " "No output dependent on input pin \"board\[3\]\[3\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[3][3][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[3\]\[2\]\[0\] " "No output dependent on input pin \"board\[3\]\[2\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[3][2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[3\]\[2\]\[1\] " "No output dependent on input pin \"board\[3\]\[2\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[3][2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[3\]\[1\]\[0\] " "No output dependent on input pin \"board\[3\]\[1\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[3][1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[3\]\[1\]\[1\] " "No output dependent on input pin \"board\[3\]\[1\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[3][1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[3\]\[0\]\[0\] " "No output dependent on input pin \"board\[3\]\[0\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[3][0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[3\]\[0\]\[1\] " "No output dependent on input pin \"board\[3\]\[0\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[3][0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[2\]\[6\]\[0\] " "No output dependent on input pin \"board\[2\]\[6\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[2][6][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[2\]\[6\]\[1\] " "No output dependent on input pin \"board\[2\]\[6\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[2][6][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[2\]\[5\]\[0\] " "No output dependent on input pin \"board\[2\]\[5\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[2][5][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[2\]\[5\]\[1\] " "No output dependent on input pin \"board\[2\]\[5\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[2][5][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[2\]\[4\]\[0\] " "No output dependent on input pin \"board\[2\]\[4\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[2][4][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[2\]\[4\]\[1\] " "No output dependent on input pin \"board\[2\]\[4\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[2][4][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[2\]\[3\]\[0\] " "No output dependent on input pin \"board\[2\]\[3\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[2][3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[2\]\[3\]\[1\] " "No output dependent on input pin \"board\[2\]\[3\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[2][3][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[2\]\[2\]\[0\] " "No output dependent on input pin \"board\[2\]\[2\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[2][2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[2\]\[2\]\[1\] " "No output dependent on input pin \"board\[2\]\[2\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[2][2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[2\]\[1\]\[0\] " "No output dependent on input pin \"board\[2\]\[1\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[2][1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[2\]\[1\]\[1\] " "No output dependent on input pin \"board\[2\]\[1\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[2][1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[2\]\[0\]\[0\] " "No output dependent on input pin \"board\[2\]\[0\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[2][0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[2\]\[0\]\[1\] " "No output dependent on input pin \"board\[2\]\[0\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[2][0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[1\]\[6\]\[0\] " "No output dependent on input pin \"board\[1\]\[6\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[1][6][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[1\]\[6\]\[1\] " "No output dependent on input pin \"board\[1\]\[6\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[1][6][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[1\]\[5\]\[0\] " "No output dependent on input pin \"board\[1\]\[5\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[1][5][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[1\]\[5\]\[1\] " "No output dependent on input pin \"board\[1\]\[5\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[1][5][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[1\]\[4\]\[0\] " "No output dependent on input pin \"board\[1\]\[4\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[1][4][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[1\]\[4\]\[1\] " "No output dependent on input pin \"board\[1\]\[4\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[1][4][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[1\]\[3\]\[0\] " "No output dependent on input pin \"board\[1\]\[3\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[1][3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[1\]\[3\]\[1\] " "No output dependent on input pin \"board\[1\]\[3\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[1][3][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[1\]\[2\]\[0\] " "No output dependent on input pin \"board\[1\]\[2\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[1][2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[1\]\[2\]\[1\] " "No output dependent on input pin \"board\[1\]\[2\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[1][2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[1\]\[1\]\[0\] " "No output dependent on input pin \"board\[1\]\[1\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[1][1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[1\]\[1\]\[1\] " "No output dependent on input pin \"board\[1\]\[1\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[1][1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[1\]\[0\]\[0\] " "No output dependent on input pin \"board\[1\]\[0\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[1][0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[1\]\[0\]\[1\] " "No output dependent on input pin \"board\[1\]\[0\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[1][0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[0\]\[6\]\[0\] " "No output dependent on input pin \"board\[0\]\[6\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[0][6][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[0\]\[6\]\[1\] " "No output dependent on input pin \"board\[0\]\[6\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[0][6][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[0\]\[5\]\[0\] " "No output dependent on input pin \"board\[0\]\[5\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[0][5][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[0\]\[5\]\[1\] " "No output dependent on input pin \"board\[0\]\[5\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[0][5][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[0\]\[4\]\[0\] " "No output dependent on input pin \"board\[0\]\[4\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[0][4][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[0\]\[4\]\[1\] " "No output dependent on input pin \"board\[0\]\[4\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[0][4][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[0\]\[3\]\[0\] " "No output dependent on input pin \"board\[0\]\[3\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[0][3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[0\]\[3\]\[1\] " "No output dependent on input pin \"board\[0\]\[3\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[0][3][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[0\]\[2\]\[0\] " "No output dependent on input pin \"board\[0\]\[2\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[0][2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[0\]\[2\]\[1\] " "No output dependent on input pin \"board\[0\]\[2\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[0][2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[0\]\[1\]\[0\] " "No output dependent on input pin \"board\[0\]\[1\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[0][1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[0\]\[1\]\[1\] " "No output dependent on input pin \"board\[0\]\[1\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[0][1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[0\]\[0\]\[0\] " "No output dependent on input pin \"board\[0\]\[0\]\[0\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[0][0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "board\[0\]\[0\]\[1\] " "No output dependent on input pin \"board\[0\]\[0\]\[1\]\"" {  } { { "vga.sv" "" { Text "C:/Users/valva/Documents/GitHub/CE3201_LAB01/Laboratorio #3/vga/vga.sv" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746615568746 "|vga|board[0][0][1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746615568746 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "658 " "Implemented 658 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "93 " "Implemented 93 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746615568750 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746615568750 ""} { "Info" "ICUT_CUT_TM_LCELLS" "534 " "Implemented 534 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746615568750 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1746615568750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746615568750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746615568775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  7 04:59:28 2025 " "Processing ended: Wed May  7 04:59:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746615568775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746615568775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746615568775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746615568775 ""}
