<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ScheduleDAGRRList.cpp source code [llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>CodeGen</a>/<a href='./'>SelectionDAG</a>/<a href='ScheduleDAGRRList.cpp.html'>ScheduleDAGRRList.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- ScheduleDAGRRList.cpp - Reg pressure reduction list scheduler ------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This implements bottom-up and top-down register pressure reduction list</i></td></tr>
<tr><th id="10">10</th><td><i>// schedulers, using standard algorithms.  The basic approach uses a priority</i></td></tr>
<tr><th id="11">11</th><td><i>// queue of available nodes to schedule.  One at a time, nodes are taken from</i></td></tr>
<tr><th id="12">12</th><td><i>// the priority queue (thus in priority order), checked for legality to</i></td></tr>
<tr><th id="13">13</th><td><i>// schedule, and emitted if legal.</i></td></tr>
<tr><th id="14">14</th><td><i>//</i></td></tr>
<tr><th id="15">15</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="ScheduleDAGSDNodes.h.html">"ScheduleDAGSDNodes.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/ISDOpcodes.h.html">"llvm/CodeGen/ISDOpcodes.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html">"llvm/CodeGen/ScheduleHazardRecognizer.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html">"llvm/CodeGen/SchedulerRegistry.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html">"llvm/CodeGen/SelectionDAGISel.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html">"llvm/CodeGen/SelectionDAGNodes.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include "llvm/Config/llvm-config.h"</u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/IR/InlineAsm.h.html">"llvm/IR/InlineAsm.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../../../include/c++/7/cstdlib.html">&lt;cstdlib&gt;</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../../../include/c++/7/limits.html">&lt;limits&gt;</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "pre-RA-sched"</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumBacktracks = {&quot;pre-RA-sched&quot;, &quot;NumBacktracks&quot;, &quot;Number of times scheduler backtracked&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumBacktracks" title='NumBacktracks' data-ref="NumBacktracks">NumBacktracks</dfn>, <q>"Number of times scheduler backtracked"</q>);</td></tr>
<tr><th id="65">65</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumUnfolds = {&quot;pre-RA-sched&quot;, &quot;NumUnfolds&quot;, &quot;Number of nodes unfolded&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumUnfolds" title='NumUnfolds' data-ref="NumUnfolds">NumUnfolds</dfn>,    <q>"Number of nodes unfolded"</q>);</td></tr>
<tr><th id="66">66</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumDups = {&quot;pre-RA-sched&quot;, &quot;NumDups&quot;, &quot;Number of duplicated nodes&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumDups" title='NumDups' data-ref="NumDups">NumDups</dfn>,       <q>"Number of duplicated nodes"</q>);</td></tr>
<tr><th id="67">67</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumPRCopies = {&quot;pre-RA-sched&quot;, &quot;NumPRCopies&quot;, &quot;Number of physical register copies&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPRCopies" title='NumPRCopies' data-ref="NumPRCopies">NumPRCopies</dfn>,   <q>"Number of physical register copies"</q>);</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html#llvm::RegisterScheduler" title='llvm::RegisterScheduler' data-ref="llvm::RegisterScheduler">RegisterScheduler</a></td></tr>
<tr><th id="70">70</th><td>  <dfn class="tu decl def" id="burrListDAGScheduler" title='burrListDAGScheduler' data-type='llvm::RegisterScheduler' data-ref="burrListDAGScheduler">burrListDAGScheduler</dfn><a class="ref" href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html#_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE" title='llvm::RegisterScheduler::RegisterScheduler' data-ref="_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE">(</a><q>"list-burr"</q>,</td></tr>
<tr><th id="71">71</th><td>                       <q>"Bottom-up register reduction list scheduling"</q>,</td></tr>
<tr><th id="72">72</th><td>                       <a class="ref" href="#_ZN4llvm26createBURRListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createBURRListDAGScheduler' data-ref="_ZN4llvm26createBURRListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createBURRListDAGScheduler</a>);</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html#llvm::RegisterScheduler" title='llvm::RegisterScheduler' data-ref="llvm::RegisterScheduler">RegisterScheduler</a></td></tr>
<tr><th id="75">75</th><td>  <dfn class="tu decl def" id="sourceListDAGScheduler" title='sourceListDAGScheduler' data-type='llvm::RegisterScheduler' data-ref="sourceListDAGScheduler">sourceListDAGScheduler</dfn><a class="ref" href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html#_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE" title='llvm::RegisterScheduler::RegisterScheduler' data-ref="_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE">(</a><q>"source"</q>,</td></tr>
<tr><th id="76">76</th><td>                         <q>"Similar to list-burr but schedules in source "</q></td></tr>
<tr><th id="77">77</th><td>                         <q>"order when possible"</q>,</td></tr>
<tr><th id="78">78</th><td>                         <a class="ref" href="#_ZN4llvm28createSourceListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createSourceListDAGScheduler' data-ref="_ZN4llvm28createSourceListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createSourceListDAGScheduler</a>);</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html#llvm::RegisterScheduler" title='llvm::RegisterScheduler' data-ref="llvm::RegisterScheduler">RegisterScheduler</a></td></tr>
<tr><th id="81">81</th><td>  <dfn class="tu decl def" id="hybridListDAGScheduler" title='hybridListDAGScheduler' data-type='llvm::RegisterScheduler' data-ref="hybridListDAGScheduler">hybridListDAGScheduler</dfn><a class="ref" href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html#_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE" title='llvm::RegisterScheduler::RegisterScheduler' data-ref="_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE">(</a><q>"list-hybrid"</q>,</td></tr>
<tr><th id="82">82</th><td>                         <q>"Bottom-up register pressure aware list scheduling "</q></td></tr>
<tr><th id="83">83</th><td>                         <q>"which tries to balance latency and register pressure"</q>,</td></tr>
<tr><th id="84">84</th><td>                         <a class="ref" href="#_ZN4llvm28createHybridListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createHybridListDAGScheduler' data-ref="_ZN4llvm28createHybridListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createHybridListDAGScheduler</a>);</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html#llvm::RegisterScheduler" title='llvm::RegisterScheduler' data-ref="llvm::RegisterScheduler">RegisterScheduler</a></td></tr>
<tr><th id="87">87</th><td>  <dfn class="tu decl def" id="ILPListDAGScheduler" title='ILPListDAGScheduler' data-type='llvm::RegisterScheduler' data-ref="ILPListDAGScheduler">ILPListDAGScheduler</dfn><a class="ref" href="../../../include/llvm/CodeGen/SchedulerRegistry.h.html#_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE" title='llvm::RegisterScheduler::RegisterScheduler' data-ref="_ZN4llvm17RegisterSchedulerC1EPKcS2_PFPNS_18ScheduleDAGSDNodesEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelEE">(</a><q>"list-ilp"</q>,</td></tr>
<tr><th id="88">88</th><td>                      <q>"Bottom-up register pressure aware list scheduling "</q></td></tr>
<tr><th id="89">89</th><td>                      <q>"which tries to balance ILP and register pressure"</q>,</td></tr>
<tr><th id="90">90</th><td>                      <a class="ref" href="#_ZN4llvm25createILPListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createILPListDAGScheduler' data-ref="_ZN4llvm25createILPListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createILPListDAGScheduler</a>);</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableSchedCycles" title='DisableSchedCycles' data-type='cl::opt&lt;bool&gt;' data-ref="DisableSchedCycles">DisableSchedCycles</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="93">93</th><td>  <q>"disable-sched-cycles"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="94">94</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable cycle-level precision during preRA scheduling"</q>));</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i  data-doc="DisableSchedRegPressure">// Temporary sched=list-ilp flags until the heuristics are robust.</i></td></tr>
<tr><th id="97">97</th><td><i  data-doc="DisableSchedRegPressure">// Some options are also available under sched=list-hybrid.</i></td></tr>
<tr><th id="98">98</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableSchedRegPressure" title='DisableSchedRegPressure' data-type='cl::opt&lt;bool&gt;' data-ref="DisableSchedRegPressure">DisableSchedRegPressure</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="99">99</th><td>  <q>"disable-sched-reg-pressure"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="100">100</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable regpressure priority in sched=list-ilp"</q>));</td></tr>
<tr><th id="101">101</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableSchedLiveUses" title='DisableSchedLiveUses' data-type='cl::opt&lt;bool&gt;' data-ref="DisableSchedLiveUses">DisableSchedLiveUses</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="102">102</th><td>  <q>"disable-sched-live-uses"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="103">103</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable live use priority in sched=list-ilp"</q>));</td></tr>
<tr><th id="104">104</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableSchedVRegCycle" title='DisableSchedVRegCycle' data-type='cl::opt&lt;bool&gt;' data-ref="DisableSchedVRegCycle">DisableSchedVRegCycle</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="105">105</th><td>  <q>"disable-sched-vrcycle"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="106">106</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable virtual register cycle interference checks"</q>));</td></tr>
<tr><th id="107">107</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableSchedPhysRegJoin" title='DisableSchedPhysRegJoin' data-type='cl::opt&lt;bool&gt;' data-ref="DisableSchedPhysRegJoin">DisableSchedPhysRegJoin</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="108">108</th><td>  <q>"disable-sched-physreg-join"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="109">109</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable physreg def-use affinity"</q>));</td></tr>
<tr><th id="110">110</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableSchedStalls" title='DisableSchedStalls' data-type='cl::opt&lt;bool&gt;' data-ref="DisableSchedStalls">DisableSchedStalls</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="111">111</th><td>  <q>"disable-sched-stalls"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="112">112</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable no-stall priority in sched=list-ilp"</q>));</td></tr>
<tr><th id="113">113</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableSchedCriticalPath" title='DisableSchedCriticalPath' data-type='cl::opt&lt;bool&gt;' data-ref="DisableSchedCriticalPath">DisableSchedCriticalPath</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="114">114</th><td>  <q>"disable-sched-critical-path"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="115">115</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable critical path priority in sched=list-ilp"</q>));</td></tr>
<tr><th id="116">116</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableSchedHeight" title='DisableSchedHeight' data-type='cl::opt&lt;bool&gt;' data-ref="DisableSchedHeight">DisableSchedHeight</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="117">117</th><td>  <q>"disable-sched-height"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="118">118</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable scheduled-height priority in sched=list-ilp"</q>));</td></tr>
<tr><th id="119">119</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="Disable2AddrHack" title='Disable2AddrHack' data-type='cl::opt&lt;bool&gt;' data-ref="Disable2AddrHack">Disable2AddrHack</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="120">120</th><td>  <q>"disable-2addr-hack"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="121">121</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable scheduler's two-address hack"</q>));</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt; <dfn class="tu decl def" id="MaxReorderWindow" title='MaxReorderWindow' data-type='cl::opt&lt;int&gt;' data-ref="MaxReorderWindow">MaxReorderWindow</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="124">124</th><td>  <q>"max-sched-reorder"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>6</var>),</td></tr>
<tr><th id="125">125</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Number of instructions to allow ahead of the critical path "</q></td></tr>
<tr><th id="126">126</th><td>           <q>"in sched=list-ilp"</q>));</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="AvgIPC" title='AvgIPC' data-type='cl::opt&lt;unsigned int&gt;' data-ref="AvgIPC">AvgIPC</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="129">129</th><td>  <q>"sched-avg-ipc"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>1</var>),</td></tr>
<tr><th id="130">130</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Average inst/cycle whan no target itinerary exists."</q>));</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><b>namespace</b> {</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGRRList">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="135">135</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGRRList">/// ScheduleDAGRRList - The actual register reduction list scheduler</i></td></tr>
<tr><th id="136">136</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGRRList">/// implementation.  This supports both top-down and bottom-up scheduling.</i></td></tr>
<tr><th id="137">137</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGRRList">///</i></td></tr>
<tr><th id="138">138</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</dfn> : <b>public</b> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> {</td></tr>
<tr><th id="139">139</th><td><b>private</b>:</td></tr>
<tr><th id="140">140</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGRRList::NeedLatency">/// NeedLatency - True if the scheduler will make use of latency information.</i></td></tr>
<tr><th id="141">141</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGRRList::NeedLatency" title='(anonymous namespace)::ScheduleDAGRRList::NeedLatency' data-type='bool' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NeedLatency">NeedLatency</dfn>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">/// AvailableQueue - The priority queue to use for the available SUnits.</i></td></tr>
<tr><th id="144">144</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SchedulingPriorityQueue" title='llvm::SchedulingPriorityQueue' data-ref="llvm::SchedulingPriorityQueue">SchedulingPriorityQueue</a> *<dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-type='llvm::SchedulingPriorityQueue *' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</dfn>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">/// PendingQueue - This contains all of the instructions whose operands have</i></td></tr>
<tr><th id="147">147</th><td><i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">  /// been issued, but their results are not ready yet (due to the latency of</i></td></tr>
<tr><th id="148">148</th><td><i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">  /// the operation).  Once the operands becomes available, the instruction is</i></td></tr>
<tr><th id="149">149</th><td><i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">  /// added to the AvailableQueue.</i></td></tr>
<tr><th id="150">150</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue" title='(anonymous namespace)::ScheduleDAGRRList::PendingQueue' data-type='std::vector&lt;SUnit *&gt;' data-ref="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">PendingQueue</dfn>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">/// HazardRec - The hazard recognizer to use.</i></td></tr>
<tr><th id="153">153</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *<dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-type='llvm::ScheduleHazardRecognizer *' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</dfn>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGRRList::CurCycle">/// CurCycle - The current scheduler state corresponds to this cycle.</i></td></tr>
<tr><th id="156">156</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGRRList::CurCycle" title='(anonymous namespace)::ScheduleDAGRRList::CurCycle' data-type='unsigned int' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CurCycle">CurCycle</dfn> = <var>0</var>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle">/// MinAvailableCycle - Cycle of the soonest available instruction.</i></td></tr>
<tr><th id="159">159</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle" title='(anonymous namespace)::ScheduleDAGRRList::MinAvailableCycle' data-type='unsigned int' data-ref="(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle">MinAvailableCycle</dfn>;</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGRRList::IssueCount">/// IssueCount - Count instructions issued in this cycle</i></td></tr>
<tr><th id="162">162</th><td><i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGRRList::IssueCount">  /// Currently valid only for bottom-up scheduling.</i></td></tr>
<tr><th id="163">163</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGRRList::IssueCount" title='(anonymous namespace)::ScheduleDAGRRList::IssueCount' data-type='unsigned int' data-ref="(anonymousnamespace)::ScheduleDAGRRList::IssueCount">IssueCount</dfn>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">/// LiveRegDefs - A set of physical registers and their definition</i></td></tr>
<tr><th id="166">166</th><td><i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">  /// that are "live". These nodes must be scheduled before any other nodes that</i></td></tr>
<tr><th id="167">167</th><td><i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">  /// modifies the registers can be scheduled.</i></td></tr>
<tr><th id="168">168</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGRRList::NumLiveRegs' data-type='unsigned int' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">NumLiveRegs</dfn>;</td></tr>
<tr><th id="169">169</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*[]&gt; <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-type='std::unique_ptr&lt;SUnit *[]&gt;' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</dfn>;</td></tr>
<tr><th id="170">170</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*[]&gt; <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-type='std::unique_ptr&lt;SUnit *[]&gt;' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</dfn>;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <i  data-doc="(anonymousnamespace)::ScheduleDAGRRList::Interferences">// Collect interferences between physical register use/defs.</i></td></tr>
<tr><th id="173">173</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGRRList::Interferences">  // Each interference is an SUnit and set of physical registers.</i></td></tr>
<tr><th id="174">174</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGRRList::Interferences" title='(anonymous namespace)::ScheduleDAGRRList::Interferences' data-type='SmallVector&lt;llvm::SUnit *, 4&gt;' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Interferences">Interferences</dfn>;</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::ScheduleDAGRRList::LRegsMapT" title='(anonymous namespace)::ScheduleDAGRRList::LRegsMapT' data-type='DenseMap&lt;llvm::SUnit *, SmallVector&lt;unsigned int, 4&gt; &gt;' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LRegsMapT">LRegsMapT</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt;&gt;;</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::ScheduleDAGRRList::LRegsMapT" title='(anonymous namespace)::ScheduleDAGRRList::LRegsMapT' data-type='DenseMap&lt;llvm::SUnit *, SmallVector&lt;unsigned int, 4&gt; &gt;' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LRegsMapT">LRegsMapT</a> <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGRRList::LRegsMap" title='(anonymous namespace)::ScheduleDAGRRList::LRegsMap' data-type='LRegsMapT' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LRegsMap">LRegsMap</dfn>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGRRList::Topo">/// Topo - A topological ordering for SUnits which permits fast IsReachable</i></td></tr>
<tr><th id="181">181</th><td><i class="doc" data-doc="(anonymousnamespace)::ScheduleDAGRRList::Topo">  /// and similar queries.</i></td></tr>
<tr><th id="182">182</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAGTopologicalSort" title='llvm::ScheduleDAGTopologicalSort' data-ref="llvm::ScheduleDAGTopologicalSort">ScheduleDAGTopologicalSort</a> <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGRRList::Topo" title='(anonymous namespace)::ScheduleDAGRRList::Topo' data-type='llvm::ScheduleDAGTopologicalSort' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Topo">Topo</dfn>;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <i  data-doc="(anonymousnamespace)::ScheduleDAGRRList::CallSeqEndForStart">// Hack to keep track of the inverse of FindCallSeqStart without more crazy</i></td></tr>
<tr><th id="185">185</th><td><i  data-doc="(anonymousnamespace)::ScheduleDAGRRList::CallSeqEndForStart">  // DAG crawling.</i></td></tr>
<tr><th id="186">186</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="tu decl" id="(anonymousnamespace)::ScheduleDAGRRList::CallSeqEndForStart" title='(anonymous namespace)::ScheduleDAGRRList::CallSeqEndForStart' data-type='DenseMap&lt;llvm::SUnit *, llvm::SUnit *&gt;' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CallSeqEndForStart">CallSeqEndForStart</dfn>;</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><b>public</b>:</td></tr>
<tr><th id="189">189</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRListC1ERN4llvm15MachineFunctionEbPNS1_23SchedulingPriorityQueueENS1_10CodeGenOpt5LevelE" title='(anonymous namespace)::ScheduleDAGRRList::ScheduleDAGRRList' data-type='void (anonymous namespace)::ScheduleDAGRRList::ScheduleDAGRRList(llvm::MachineFunction &amp; mf, bool needlatency, llvm::SchedulingPriorityQueue * availqueue, CodeGenOpt::Level OptLevel)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRListC1ERN4llvm15MachineFunctionEbPNS1_23SchedulingPriorityQueueENS1_10CodeGenOpt5LevelE">ScheduleDAGRRList</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="1mf">mf</dfn>, <em>bool</em> <dfn class="local col2 decl" id="2needlatency" title='needlatency' data-type='bool' data-ref="2needlatency">needlatency</dfn>,</td></tr>
<tr><th id="190">190</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SchedulingPriorityQueue" title='llvm::SchedulingPriorityQueue' data-ref="llvm::SchedulingPriorityQueue">SchedulingPriorityQueue</a> *<dfn class="local col3 decl" id="3availqueue" title='availqueue' data-type='llvm::SchedulingPriorityQueue *' data-ref="3availqueue">availqueue</dfn>,</td></tr>
<tr><th id="191">191</th><td>                    <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col4 decl" id="4OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="4OptLevel">OptLevel</dfn>)</td></tr>
<tr><th id="192">192</th><td>    : <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a><a class="ref" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodesC1ERNS_15MachineFunctionE" title='llvm::ScheduleDAGSDNodes::ScheduleDAGSDNodes' data-ref="_ZN4llvm18ScheduleDAGSDNodesC1ERNS_15MachineFunctionE">(</a><a class="local col1 ref" href="#1mf" title='mf' data-ref="1mf">mf</a>),</td></tr>
<tr><th id="193">193</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NeedLatency" title='(anonymous namespace)::ScheduleDAGRRList::NeedLatency' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NeedLatency">NeedLatency</a>(<a class="local col2 ref" href="#2needlatency" title='needlatency' data-ref="2needlatency">needlatency</a>), <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>(<a class="local col3 ref" href="#3availqueue" title='availqueue' data-ref="3availqueue">availqueue</a>),</td></tr>
<tr><th id="194">194</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Topo" title='(anonymous namespace)::ScheduleDAGRRList::Topo' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Topo">Topo</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSortC1ERSt6vectorINS_5SUnitESaIS2_EEPS2_" title='llvm::ScheduleDAGTopologicalSort::ScheduleDAGTopologicalSort' data-ref="_ZN4llvm26ScheduleDAGTopologicalSortC1ERSt6vectorINS_5SUnitESaIS2_EEPS2_">(</a><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>, <b>nullptr</b>) {</td></tr>
<tr><th id="195">195</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="5STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="5STI">STI</dfn> = <a class="local col1 ref" href="#1mf" title='mf' data-ref="1mf">mf</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="196">196</th><td>    <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedCycles" title='DisableSchedCycles' data-use='m' data-ref="DisableSchedCycles">DisableSchedCycles</a> || !<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NeedLatency" title='(anonymous namespace)::ScheduleDAGRRList::NeedLatency' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NeedLatency">NeedLatency</a>)</td></tr>
<tr><th id="197">197</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a> = <b>new</b> <a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizerC1Ev" title='llvm::ScheduleHazardRecognizer::ScheduleHazardRecognizer' data-ref="_ZN4llvm24ScheduleHazardRecognizerC1Ev">(</a>);</td></tr>
<tr><th id="198">198</th><td>    <b>else</b></td></tr>
<tr><th id="199">199</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a> = <a class="local col5 ref" href="#5STI" title='STI' data-ref="5STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>()-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE">CreateTargetHazardRecognizer</a>(&amp;<a class="local col5 ref" href="#5STI" title='STI' data-ref="5STI">STI</a>, <b>this</b>);</td></tr>
<tr><th id="200">200</th><td>  }</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRListD1Ev" title='(anonymous namespace)::ScheduleDAGRRList::~ScheduleDAGRRList' data-type='void (anonymous namespace)::ScheduleDAGRRList::~ScheduleDAGRRList()' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRListD1Ev">~ScheduleDAGRRList</dfn>() override {</td></tr>
<tr><th id="203">203</th><td>    <b>delete</b> <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>;</td></tr>
<tr><th id="204">204</th><td>    <b>delete</b> <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>;</td></tr>
<tr><th id="205">205</th><td>  }</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList8ScheduleEv" title='(anonymous namespace)::ScheduleDAGRRList::Schedule' data-type='void (anonymous namespace)::ScheduleDAGRRList::Schedule()' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList8ScheduleEv">Schedule</a>() override;</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList12getHazardRecEv" title='(anonymous namespace)::ScheduleDAGRRList::getHazardRec' data-type='llvm::ScheduleHazardRecognizer * (anonymous namespace)::ScheduleDAGRRList::getHazardRec()' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList12getHazardRecEv">getHazardRec</dfn>() { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>; }</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList11IsReachableEPKN4llvm5SUnitES4_">/// IsReachable - Checks if SU is reachable from TargetSU.</i></td></tr>
<tr><th id="212">212</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList11IsReachableEPKN4llvm5SUnitES4_" title='(anonymous namespace)::ScheduleDAGRRList::IsReachable' data-type='bool (anonymous namespace)::ScheduleDAGRRList::IsReachable(const llvm::SUnit * SU, const llvm::SUnit * TargetSU)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList11IsReachableEPKN4llvm5SUnitES4_">IsReachable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="6SU" title='SU' data-type='const llvm::SUnit *' data-ref="6SU">SU</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="7TargetSU" title='TargetSU' data-type='const llvm::SUnit *' data-ref="7TargetSU">TargetSU</dfn>) {</td></tr>
<tr><th id="213">213</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Topo" title='(anonymous namespace)::ScheduleDAGRRList::Topo' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Topo">Topo</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort11IsReachableEPKNS_5SUnitES3_" title='llvm::ScheduleDAGTopologicalSort::IsReachable' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort11IsReachableEPKNS_5SUnitES3_">IsReachable</a>(<a class="local col6 ref" href="#6SU" title='SU' data-ref="6SU">SU</a>, <a class="local col7 ref" href="#7TargetSU" title='TargetSU' data-ref="7TargetSU">TargetSU</a>);</td></tr>
<tr><th id="214">214</th><td>  }</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList15WillCreateCycleEPN4llvm5SUnitES3_">/// WillCreateCycle - Returns true if adding an edge from SU to TargetSU will</i></td></tr>
<tr><th id="217">217</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList15WillCreateCycleEPN4llvm5SUnitES3_">  /// create a cycle.</i></td></tr>
<tr><th id="218">218</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList15WillCreateCycleEPN4llvm5SUnitES3_" title='(anonymous namespace)::ScheduleDAGRRList::WillCreateCycle' data-type='bool (anonymous namespace)::ScheduleDAGRRList::WillCreateCycle(llvm::SUnit * SU, llvm::SUnit * TargetSU)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList15WillCreateCycleEPN4llvm5SUnitES3_">WillCreateCycle</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="8SU" title='SU' data-type='llvm::SUnit *' data-ref="8SU">SU</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="9TargetSU" title='TargetSU' data-type='llvm::SUnit *' data-ref="9TargetSU">TargetSU</dfn>) {</td></tr>
<tr><th id="219">219</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Topo" title='(anonymous namespace)::ScheduleDAGRRList::Topo' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Topo">Topo</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort15WillCreateCycleEPNS_5SUnitES2_" title='llvm::ScheduleDAGTopologicalSort::WillCreateCycle' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort15WillCreateCycleEPNS_5SUnitES2_">WillCreateCycle</a>(<a class="local col8 ref" href="#8SU" title='SU' data-ref="8SU">SU</a>, <a class="local col9 ref" href="#9TargetSU" title='TargetSU' data-ref="9TargetSU">TargetSU</a>);</td></tr>
<tr><th id="220">220</th><td>  }</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">/// AddPredQueued - Queues and update to add a predecessor edge to SUnit SU.</i></td></tr>
<tr><th id="223">223</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">  /// This returns true if this is a new predecessor.</i></td></tr>
<tr><th id="224">224</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">  /// Does *NOT* update the topological ordering! It just queues an update.</i></td></tr>
<tr><th id="225">225</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-type='void (anonymous namespace)::ScheduleDAGRRList::AddPredQueued(llvm::SUnit * SU, const llvm::SDep &amp; D)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="10SU" title='SU' data-type='llvm::SUnit *' data-ref="10SU">SU</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col1 decl" id="11D" title='D' data-type='const llvm::SDep &amp;' data-ref="11D">D</dfn>) {</td></tr>
<tr><th id="226">226</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Topo" title='(anonymous namespace)::ScheduleDAGRRList::Topo' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Topo">Topo</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort13AddPredQueuedEPNS_5SUnitES2_" title='llvm::ScheduleDAGTopologicalSort::AddPredQueued' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort13AddPredQueuedEPNS_5SUnitES2_">AddPredQueued</a>(<a class="local col0 ref" href="#10SU" title='SU' data-ref="10SU">SU</a>, <a class="local col1 ref" href="#11D" title='D' data-ref="11D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="227">227</th><td>    <a class="local col0 ref" href="#10SU" title='SU' data-ref="10SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col1 ref" href="#11D" title='D' data-ref="11D">D</a>);</td></tr>
<tr><th id="228">228</th><td>  }</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList7AddPredEPN4llvm5SUnitERKNS1_4SDepE">/// AddPred - adds a predecessor edge to SUnit SU.</i></td></tr>
<tr><th id="231">231</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList7AddPredEPN4llvm5SUnitERKNS1_4SDepE">  /// This returns true if this is a new predecessor.</i></td></tr>
<tr><th id="232">232</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList7AddPredEPN4llvm5SUnitERKNS1_4SDepE">  /// Updates the topological ordering if required.</i></td></tr>
<tr><th id="233">233</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList7AddPredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPred' data-type='void (anonymous namespace)::ScheduleDAGRRList::AddPred(llvm::SUnit * SU, const llvm::SDep &amp; D)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList7AddPredEPN4llvm5SUnitERKNS1_4SDepE">AddPred</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="12SU" title='SU' data-type='llvm::SUnit *' data-ref="12SU">SU</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col3 decl" id="13D" title='D' data-type='const llvm::SDep &amp;' data-ref="13D">D</dfn>) {</td></tr>
<tr><th id="234">234</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Topo" title='(anonymous namespace)::ScheduleDAGRRList::Topo' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Topo">Topo</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort7AddPredEPNS_5SUnitES2_" title='llvm::ScheduleDAGTopologicalSort::AddPred' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort7AddPredEPNS_5SUnitES2_">AddPred</a>(<a class="local col2 ref" href="#12SU" title='SU' data-ref="12SU">SU</a>, <a class="local col3 ref" href="#13D" title='D' data-ref="13D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="235">235</th><td>    <a class="local col2 ref" href="#12SU" title='SU' data-ref="12SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit7addPredERKNS_4SDepEb" title='llvm::SUnit::addPred' data-ref="_ZN4llvm5SUnit7addPredERKNS_4SDepEb">addPred</a>(<a class="local col3 ref" href="#13D" title='D' data-ref="13D">D</a>);</td></tr>
<tr><th id="236">236</th><td>  }</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">/// RemovePred - removes a predecessor edge from SUnit SU.</i></td></tr>
<tr><th id="239">239</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">  /// This returns true if an edge was removed.</i></td></tr>
<tr><th id="240">240</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">  /// Updates the topological ordering if required.</i></td></tr>
<tr><th id="241">241</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::RemovePred' data-type='void (anonymous namespace)::ScheduleDAGRRList::RemovePred(llvm::SUnit * SU, const llvm::SDep &amp; D)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="14SU" title='SU' data-type='llvm::SUnit *' data-ref="14SU">SU</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col5 decl" id="15D" title='D' data-type='const llvm::SDep &amp;' data-ref="15D">D</dfn>) {</td></tr>
<tr><th id="242">242</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Topo" title='(anonymous namespace)::ScheduleDAGRRList::Topo' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Topo">Topo</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort10RemovePredEPNS_5SUnitES2_" title='llvm::ScheduleDAGTopologicalSort::RemovePred' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort10RemovePredEPNS_5SUnitES2_">RemovePred</a>(<a class="local col4 ref" href="#14SU" title='SU' data-ref="14SU">SU</a>, <a class="local col5 ref" href="#15D" title='D' data-ref="15D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>());</td></tr>
<tr><th id="243">243</th><td>    <a class="local col4 ref" href="#14SU" title='SU' data-ref="14SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit10removePredERKNS_4SDepE" title='llvm::SUnit::removePred' data-ref="_ZN4llvm5SUnit10removePredERKNS_4SDepE">removePred</a>(<a class="local col5 ref" href="#15D" title='D' data-ref="15D">D</a>);</td></tr>
<tr><th id="244">244</th><td>  }</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><b>private</b>:</td></tr>
<tr><th id="247">247</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList7isReadyEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::isReady' data-type='bool (anonymous namespace)::ScheduleDAGRRList::isReady(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList7isReadyEPN4llvm5SUnitE">isReady</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="16SU" title='SU' data-type='llvm::SUnit *' data-ref="16SU">SU</dfn>) {</td></tr>
<tr><th id="248">248</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedCycles" title='DisableSchedCycles' data-use='m' data-ref="DisableSchedCycles">DisableSchedCycles</a> || !<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm23SchedulingPriorityQueue14hasReadyFilterEv" title='llvm::SchedulingPriorityQueue::hasReadyFilter' data-ref="_ZNK4llvm23SchedulingPriorityQueue14hasReadyFilterEv">hasReadyFilter</a>() ||</td></tr>
<tr><th id="249">249</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm23SchedulingPriorityQueue7isReadyEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::isReady' data-ref="_ZNK4llvm23SchedulingPriorityQueue7isReadyEPNS_5SUnitE">isReady</a>(<a class="local col6 ref" href="#16SU" title='SU' data-ref="16SU">SU</a>);</td></tr>
<tr><th id="250">250</th><td>  }</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList11ReleasePredEPN4llvm5SUnitEPKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::ReleasePred' data-type='void (anonymous namespace)::ScheduleDAGRRList::ReleasePred(llvm::SUnit * SU, const llvm::SDep * PredEdge)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList11ReleasePredEPN4llvm5SUnitEPKNS1_4SDepE">ReleasePred</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="17SU" title='SU' data-type='llvm::SUnit *' data-ref="17SU">SU</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col8 decl" id="18PredEdge" title='PredEdge' data-type='const llvm::SDep *' data-ref="18PredEdge">PredEdge</dfn>);</td></tr>
<tr><th id="253">253</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::ReleasePredecessors' data-type='void (anonymous namespace)::ScheduleDAGRRList::ReleasePredecessors(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">ReleasePredecessors</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="19SU" title='SU' data-type='llvm::SUnit *' data-ref="19SU">SU</dfn>);</td></tr>
<tr><th id="254">254</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList14ReleasePendingEv" title='(anonymous namespace)::ScheduleDAGRRList::ReleasePending' data-type='void (anonymous namespace)::ScheduleDAGRRList::ReleasePending()' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList14ReleasePendingEv">ReleasePending</a>();</td></tr>
<tr><th id="255">255</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList14AdvanceToCycleEj" title='(anonymous namespace)::ScheduleDAGRRList::AdvanceToCycle' data-type='void (anonymous namespace)::ScheduleDAGRRList::AdvanceToCycle(unsigned int NextCycle)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList14AdvanceToCycleEj">AdvanceToCycle</a>(<em>unsigned</em> <dfn class="local col0 decl" id="20NextCycle" title='NextCycle' data-type='unsigned int' data-ref="20NextCycle">NextCycle</dfn>);</td></tr>
<tr><th id="256">256</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList17AdvancePastStallsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::AdvancePastStalls' data-type='void (anonymous namespace)::ScheduleDAGRRList::AdvancePastStalls(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList17AdvancePastStallsEPN4llvm5SUnitE">AdvancePastStalls</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="21SU" title='SU' data-type='llvm::SUnit *' data-ref="21SU">SU</dfn>);</td></tr>
<tr><th id="257">257</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList8EmitNodeEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::EmitNode' data-type='void (anonymous namespace)::ScheduleDAGRRList::EmitNode(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList8EmitNodeEPN4llvm5SUnitE">EmitNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="22SU" title='SU' data-type='llvm::SUnit *' data-ref="22SU">SU</dfn>);</td></tr>
<tr><th id="258">258</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList20ScheduleNodeBottomUpEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::ScheduleNodeBottomUp' data-type='void (anonymous namespace)::ScheduleDAGRRList::ScheduleNodeBottomUp(llvm::SUnit * )' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList20ScheduleNodeBottomUpEPN4llvm5SUnitE">ScheduleNodeBottomUp</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*);</td></tr>
<tr><th id="259">259</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList11CapturePredEPN4llvm4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::CapturePred' data-type='void (anonymous namespace)::ScheduleDAGRRList::CapturePred(llvm::SDep * PredEdge)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList11CapturePredEPN4llvm4SDepE">CapturePred</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col3 decl" id="23PredEdge" title='PredEdge' data-type='llvm::SDep *' data-ref="23PredEdge">PredEdge</dfn>);</td></tr>
<tr><th id="260">260</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList22UnscheduleNodeBottomUpEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::UnscheduleNodeBottomUp' data-type='void (anonymous namespace)::ScheduleDAGRRList::UnscheduleNodeBottomUp(llvm::SUnit * )' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList22UnscheduleNodeBottomUpEPN4llvm5SUnitE">UnscheduleNodeBottomUp</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*);</td></tr>
<tr><th id="261">261</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList28RestoreHazardCheckerBottomUpEv" title='(anonymous namespace)::ScheduleDAGRRList::RestoreHazardCheckerBottomUp' data-type='void (anonymous namespace)::ScheduleDAGRRList::RestoreHazardCheckerBottomUp()' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList28RestoreHazardCheckerBottomUpEv">RestoreHazardCheckerBottomUp</a>();</td></tr>
<tr><th id="262">262</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList17BacktrackBottomUpEPN4llvm5SUnitES3_" title='(anonymous namespace)::ScheduleDAGRRList::BacktrackBottomUp' data-type='void (anonymous namespace)::ScheduleDAGRRList::BacktrackBottomUp(llvm::SUnit * , llvm::SUnit * )' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList17BacktrackBottomUpEPN4llvm5SUnitES3_">BacktrackBottomUp</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*);</td></tr>
<tr><th id="263">263</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList11TryUnfoldSUEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::TryUnfoldSU' data-type='llvm::SUnit * (anonymous namespace)::ScheduleDAGRRList::TryUnfoldSU(llvm::SUnit * )' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList11TryUnfoldSUEPN4llvm5SUnitE">TryUnfoldSU</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *);</td></tr>
<tr><th id="264">264</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList21CopyAndMoveSuccessorsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::CopyAndMoveSuccessors' data-type='llvm::SUnit * (anonymous namespace)::ScheduleDAGRRList::CopyAndMoveSuccessors(llvm::SUnit * )' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList21CopyAndMoveSuccessorsEPN4llvm5SUnitE">CopyAndMoveSuccessors</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*);</td></tr>
<tr><th id="265">265</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList24InsertCopiesAndMoveSuccsEPN4llvm5SUnitEjPKNS1_19TargetRegisterClassES6_RNS1_15SmallVectorImplIS3_EE" title='(anonymous namespace)::ScheduleDAGRRList::InsertCopiesAndMoveSuccs' data-type='void (anonymous namespace)::ScheduleDAGRRList::InsertCopiesAndMoveSuccs(llvm::SUnit * , unsigned int , const llvm::TargetRegisterClass * , const llvm::TargetRegisterClass * , SmallVectorImpl&lt;llvm::SUnit *&gt; &amp; )' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList24InsertCopiesAndMoveSuccsEPN4llvm5SUnitEjPKNS1_19TargetRegisterClassES6_RNS1_15SmallVectorImplIS3_EE">InsertCopiesAndMoveSuccs</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <em>unsigned</em>,</td></tr>
<tr><th id="266">266</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>*,</td></tr>
<tr><th id="267">267</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>*,</td></tr>
<tr><th id="268">268</th><td>                                <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt;&amp;);</td></tr>
<tr><th id="269">269</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::ScheduleDAGRRList::DelayForLiveRegsBottomUp' data-type='bool (anonymous namespace)::ScheduleDAGRRList::DelayForLiveRegsBottomUp(llvm::SUnit * , SmallVectorImpl&lt;unsigned int&gt; &amp; )' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE">DelayForLiveRegsBottomUp</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;&amp;);</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList20releaseInterferencesEj" title='(anonymous namespace)::ScheduleDAGRRList::releaseInterferences' data-type='void (anonymous namespace)::ScheduleDAGRRList::releaseInterferences(unsigned int Reg = 0)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList20releaseInterferencesEj">releaseInterferences</a>(<em>unsigned</em> <dfn class="local col4 decl" id="24Reg" title='Reg' data-type='unsigned int' data-ref="24Reg">Reg</dfn> = <var>0</var>);</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList26PickNodeToScheduleBottomUpEv" title='(anonymous namespace)::ScheduleDAGRRList::PickNodeToScheduleBottomUp' data-type='llvm::SUnit * (anonymous namespace)::ScheduleDAGRRList::PickNodeToScheduleBottomUp()' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList26PickNodeToScheduleBottomUpEv">PickNodeToScheduleBottomUp</a>();</td></tr>
<tr><th id="274">274</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList20ListScheduleBottomUpEv" title='(anonymous namespace)::ScheduleDAGRRList::ListScheduleBottomUp' data-type='void (anonymous namespace)::ScheduleDAGRRList::ListScheduleBottomUp()' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList20ListScheduleBottomUpEv">ListScheduleBottomUp</a>();</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList14CreateNewSUnitEPN4llvm6SDNodeE">/// CreateNewSUnit - Creates a new SUnit and returns a pointer to it.</i></td></tr>
<tr><th id="277">277</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList14CreateNewSUnitEPN4llvm6SDNodeE" title='(anonymous namespace)::ScheduleDAGRRList::CreateNewSUnit' data-type='llvm::SUnit * (anonymous namespace)::ScheduleDAGRRList::CreateNewSUnit(llvm::SDNode * N)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList14CreateNewSUnitEPN4llvm6SDNodeE">CreateNewSUnit</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="25N" title='N' data-type='llvm::SDNode *' data-ref="25N">N</dfn>) {</td></tr>
<tr><th id="278">278</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="26NumSUnits" title='NumSUnits' data-type='unsigned int' data-ref="26NumSUnits">NumSUnits</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="279">279</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="27NewNode" title='NewNode' data-type='llvm::SUnit *' data-ref="27NewNode">NewNode</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE" title='llvm::ScheduleDAGSDNodes::newSUnit' data-ref="_ZN4llvm18ScheduleDAGSDNodes8newSUnitEPNS_6SDNodeE">newSUnit</a>(<a class="local col5 ref" href="#25N" title='N' data-ref="25N">N</a>);</td></tr>
<tr><th id="280">280</th><td>    <i>// Update the topological ordering.</i></td></tr>
<tr><th id="281">281</th><td>    <b>if</b> (<a class="local col7 ref" href="#27NewNode" title='NewNode' data-ref="27NewNode">NewNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="local col6 ref" href="#26NumSUnits" title='NumSUnits' data-ref="26NumSUnits">NumSUnits</a>)</td></tr>
<tr><th id="282">282</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Topo" title='(anonymous namespace)::ScheduleDAGRRList::Topo' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Topo">Topo</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort9MarkDirtyEv" title='llvm::ScheduleDAGTopologicalSort::MarkDirty' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort9MarkDirtyEv">MarkDirty</a>();</td></tr>
<tr><th id="283">283</th><td>    <b>return</b> <a class="local col7 ref" href="#27NewNode" title='NewNode' data-ref="27NewNode">NewNode</a>;</td></tr>
<tr><th id="284">284</th><td>  }</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList11CreateCloneEPN4llvm5SUnitE">/// CreateClone - Creates a new SUnit from an existing one.</i></td></tr>
<tr><th id="287">287</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList11CreateCloneEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::CreateClone' data-type='llvm::SUnit * (anonymous namespace)::ScheduleDAGRRList::CreateClone(llvm::SUnit * N)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList11CreateCloneEPN4llvm5SUnitE">CreateClone</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="28N" title='N' data-type='llvm::SUnit *' data-ref="28N">N</dfn>) {</td></tr>
<tr><th id="288">288</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="29NumSUnits" title='NumSUnits' data-type='unsigned int' data-ref="29NumSUnits">NumSUnits</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="289">289</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="30NewNode" title='NewNode' data-type='llvm::SUnit *' data-ref="30NewNode">NewNode</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes5CloneEPNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::Clone' data-ref="_ZN4llvm18ScheduleDAGSDNodes5CloneEPNS_5SUnitE">Clone</a>(<a class="local col8 ref" href="#28N" title='N' data-ref="28N">N</a>);</td></tr>
<tr><th id="290">290</th><td>    <i>// Update the topological ordering.</i></td></tr>
<tr><th id="291">291</th><td>    <b>if</b> (<a class="local col0 ref" href="#30NewNode" title='NewNode' data-ref="30NewNode">NewNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &gt;= <a class="local col9 ref" href="#29NumSUnits" title='NumSUnits' data-ref="29NumSUnits">NumSUnits</a>)</td></tr>
<tr><th id="292">292</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Topo" title='(anonymous namespace)::ScheduleDAGRRList::Topo' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Topo">Topo</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort9MarkDirtyEv" title='llvm::ScheduleDAGTopologicalSort::MarkDirty' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort9MarkDirtyEv">MarkDirty</a>();</td></tr>
<tr><th id="293">293</th><td>    <b>return</b> <a class="local col0 ref" href="#30NewNode" title='NewNode' data-ref="30NewNode">NewNode</a>;</td></tr>
<tr><th id="294">294</th><td>  }</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_117ScheduleDAGRRList18forceUnitLatenciesEv">/// forceUnitLatencies - Register-pressure-reducing scheduling doesn't</i></td></tr>
<tr><th id="297">297</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_117ScheduleDAGRRList18forceUnitLatenciesEv">  /// need actual latency information but the hybrid scheduler does.</i></td></tr>
<tr><th id="298">298</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117ScheduleDAGRRList18forceUnitLatenciesEv" title='(anonymous namespace)::ScheduleDAGRRList::forceUnitLatencies' data-type='bool (anonymous namespace)::ScheduleDAGRRList::forceUnitLatencies() const' data-ref="_ZNK12_GLOBAL__N_117ScheduleDAGRRList18forceUnitLatenciesEv">forceUnitLatencies</dfn>() <em>const</em> override {</td></tr>
<tr><th id="299">299</th><td>    <b>return</b> !<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NeedLatency" title='(anonymous namespace)::ScheduleDAGRRList::NeedLatency' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NeedLatency">NeedLatency</a>;</td></tr>
<tr><th id="300">300</th><td>  }</td></tr>
<tr><th id="301">301</th><td>};</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>}  <i>// end anonymous namespace</i></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><i class="doc" data-doc="_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE">/// GetCostForDef - Looks up the register class and cost for a given definition.</i></td></tr>
<tr><th id="306">306</th><td><i class="doc" data-doc="_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE">/// Typically this just means looking up the representative register class,</i></td></tr>
<tr><th id="307">307</th><td><i class="doc" data-doc="_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE">/// but for untyped values (MVT::Untyped) it means inspecting the node's</i></td></tr>
<tr><th id="308">308</th><td><i class="doc" data-doc="_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE">/// opcode to determine what register class is being generated.</i></td></tr>
<tr><th id="309">309</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE" title='GetCostForDef' data-type='void GetCostForDef(const ScheduleDAGSDNodes::RegDefIter &amp; RegDefPos, const llvm::TargetLowering * TLI, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI, unsigned int &amp; RegClass, unsigned int &amp; Cost, const llvm::MachineFunction &amp; MF)' data-ref="_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE">GetCostForDef</dfn>(<em>const</em> <a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter" title='llvm::ScheduleDAGSDNodes::RegDefIter' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter">RegDefIter</a> &amp;<dfn class="local col1 decl" id="31RegDefPos" title='RegDefPos' data-type='const ScheduleDAGSDNodes::RegDefIter &amp;' data-ref="31RegDefPos">RegDefPos</dfn>,</td></tr>
<tr><th id="310">310</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="local col2 decl" id="32TLI" title='TLI' data-type='const llvm::TargetLowering *' data-ref="32TLI">TLI</dfn>,</td></tr>
<tr><th id="311">311</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col3 decl" id="33TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="33TII">TII</dfn>,</td></tr>
<tr><th id="312">312</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="34TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="34TRI">TRI</dfn>,</td></tr>
<tr><th id="313">313</th><td>                          <em>unsigned</em> &amp;<dfn class="local col5 decl" id="35RegClass" title='RegClass' data-type='unsigned int &amp;' data-ref="35RegClass">RegClass</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="36Cost" title='Cost' data-type='unsigned int &amp;' data-ref="36Cost">Cost</dfn>,</td></tr>
<tr><th id="314">314</th><td>                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="37MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="37MF">MF</dfn>) {</td></tr>
<tr><th id="315">315</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="38VT" title='VT' data-type='llvm::MVT' data-ref="38VT">VT</dfn> = <a class="local col1 ref" href="#31RegDefPos" title='RegDefPos' data-ref="31RegDefPos">RegDefPos</a>.<a class="ref" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter8GetValueEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::GetValue' data-ref="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter8GetValueEv">GetValue</a>();</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <i>// Special handling for untyped values.  These values can only come from</i></td></tr>
<tr><th id="318">318</th><td><i>  // the expansion of custom DAG-to-DAG patterns.</i></td></tr>
<tr><th id="319">319</th><td>  <b>if</b> (<a class="local col8 ref" href="#38VT" title='VT' data-ref="38VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Untyped" title='llvm::MVT::SimpleValueType::Untyped' data-ref="llvm::MVT::SimpleValueType::Untyped">Untyped</a>) {</td></tr>
<tr><th id="320">320</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="39Node" title='Node' data-type='const llvm::SDNode *' data-ref="39Node">Node</dfn> = <a class="local col1 ref" href="#31RegDefPos" title='RegDefPos' data-ref="31RegDefPos">RegDefPos</a>.<a class="ref" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7GetNodeEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::GetNode' data-ref="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7GetNodeEv">GetNode</a>();</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>    <i>// Special handling for CopyFromReg of untyped values.</i></td></tr>
<tr><th id="323">323</th><td>    <b>if</b> (!<a class="local col9 ref" href="#39Node" title='Node' data-ref="39Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() &amp;&amp; <a class="local col9 ref" href="#39Node" title='Node' data-ref="39Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>) {</td></tr>
<tr><th id="324">324</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="40Reg" title='Reg' data-type='unsigned int' data-ref="40Reg">Reg</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col9 ref" href="#39Node" title='Node' data-ref="39Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="325">325</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="41RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="41RC">RC</dfn> = <a class="local col7 ref" href="#37MF" title='MF' data-ref="37MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col0 ref" href="#40Reg" title='Reg' data-ref="40Reg">Reg</a>);</td></tr>
<tr><th id="326">326</th><td>      <a class="local col5 ref" href="#35RegClass" title='RegClass' data-ref="35RegClass">RegClass</a> = <a class="local col1 ref" href="#41RC" title='RC' data-ref="41RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="327">327</th><td>      <a class="local col6 ref" href="#36Cost" title='Cost' data-ref="36Cost">Cost</a> = <var>1</var>;</td></tr>
<tr><th id="328">328</th><td>      <b>return</b>;</td></tr>
<tr><th id="329">329</th><td>    }</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="42Opcode" title='Opcode' data-type='unsigned int' data-ref="42Opcode">Opcode</dfn> = <a class="local col9 ref" href="#39Node" title='Node' data-ref="39Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="332">332</th><td>    <b>if</b> (<a class="local col2 ref" href="#42Opcode" title='Opcode' data-ref="42Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>) {</td></tr>
<tr><th id="333">333</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="43DstRCIdx" title='DstRCIdx' data-type='unsigned int' data-ref="43DstRCIdx">DstRCIdx</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#39Node" title='Node' data-ref="39Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>0</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="334">334</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="44RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="44RC">RC</dfn> = <a class="local col4 ref" href="#34TRI" title='TRI' data-ref="34TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11getRegClassEj" title='llvm::TargetRegisterInfo::getRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col3 ref" href="#43DstRCIdx" title='DstRCIdx' data-ref="43DstRCIdx">DstRCIdx</a>);</td></tr>
<tr><th id="335">335</th><td>      <a class="local col5 ref" href="#35RegClass" title='RegClass' data-ref="35RegClass">RegClass</a> = <a class="local col4 ref" href="#44RC" title='RC' data-ref="44RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="336">336</th><td>      <a class="local col6 ref" href="#36Cost" title='Cost' data-ref="36Cost">Cost</a> = <var>1</var>;</td></tr>
<tr><th id="337">337</th><td>      <b>return</b>;</td></tr>
<tr><th id="338">338</th><td>    }</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="45Idx" title='Idx' data-type='unsigned int' data-ref="45Idx">Idx</dfn> = <a class="local col1 ref" href="#31RegDefPos" title='RegDefPos' data-ref="31RegDefPos">RegDefPos</a>.<a class="ref" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter6GetIdxEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::GetIdx' data-ref="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter6GetIdxEv">GetIdx</a>();</td></tr>
<tr><th id="341">341</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> <dfn class="local col6 decl" id="46Desc" title='Desc' data-type='const llvm::MCInstrDesc' data-ref="46Desc">Desc</dfn> = <a class="ref fake" href="../../../include/llvm/MC/MCInstrDesc.h.html#164" title='llvm::MCInstrDesc::MCInstrDesc' data-ref="_ZN4llvm11MCInstrDescC1ERKS0_"></a><a class="local col3 ref" href="#33TII" title='TII' data-ref="33TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#42Opcode" title='Opcode' data-ref="42Opcode">Opcode</a>);</td></tr>
<tr><th id="342">342</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="47RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="47RC">RC</dfn> = <a class="local col3 ref" href="#33TII" title='TII' data-ref="33TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col6 ref" href="#46Desc" title='Desc' data-ref="46Desc">Desc</a>, <a class="local col5 ref" href="#45Idx" title='Idx' data-ref="45Idx">Idx</a>, <a class="local col4 ref" href="#34TRI" title='TRI' data-ref="34TRI">TRI</a>, <a class="local col7 ref" href="#37MF" title='MF' data-ref="37MF">MF</a>);</td></tr>
<tr><th id="343">343</th><td>    <a class="local col5 ref" href="#35RegClass" title='RegClass' data-ref="35RegClass">RegClass</a> = <a class="local col7 ref" href="#47RC" title='RC' data-ref="47RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="344">344</th><td>    <i>// FIXME: Cost arbitrarily set to 1 because there doesn't seem to be a</i></td></tr>
<tr><th id="345">345</th><td><i>    // better way to determine it.</i></td></tr>
<tr><th id="346">346</th><td>    <a class="local col6 ref" href="#36Cost" title='Cost' data-ref="36Cost">Cost</a> = <var>1</var>;</td></tr>
<tr><th id="347">347</th><td>  } <b>else</b> {</td></tr>
<tr><th id="348">348</th><td>    <a class="local col5 ref" href="#35RegClass" title='RegClass' data-ref="35RegClass">RegClass</a> = <a class="local col2 ref" href="#32TLI" title='TLI' data-ref="32TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE" title='llvm::TargetLoweringBase::getRepRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE">getRepRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#38VT" title='VT' data-ref="38VT">VT</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="349">349</th><td>    <a class="local col6 ref" href="#36Cost" title='Cost' data-ref="36Cost">Cost</a> = <a class="local col2 ref" href="#32TLI" title='TLI' data-ref="32TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase21getRepRegClassCostForENS_3MVTE" title='llvm::TargetLoweringBase::getRepRegClassCostFor' data-ref="_ZNK4llvm18TargetLoweringBase21getRepRegClassCostForENS_3MVTE">getRepRegClassCostFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#38VT" title='VT' data-ref="38VT">VT</a>);</td></tr>
<tr><th id="350">350</th><td>  }</td></tr>
<tr><th id="351">351</th><td>}</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList8ScheduleEv">/// Schedule - Schedule the DAG using list scheduling.</i></td></tr>
<tr><th id="354">354</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList8ScheduleEv" title='(anonymous namespace)::ScheduleDAGRRList::Schedule' data-type='void (anonymous namespace)::ScheduleDAGRRList::Schedule()' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList8ScheduleEv">Schedule</dfn>() {</td></tr>
<tr><th id="355">355</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;********** List Scheduling &quot; &lt;&lt; printMBBReference(*BB) &lt;&lt; &quot; &apos;&quot; &lt;&lt; BB-&gt;getName() &lt;&lt; &quot;&apos; **********\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** List Scheduling "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>)</td></tr>
<tr><th id="356">356</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" '"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"' **********\n"</q>);</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CurCycle" title='(anonymous namespace)::ScheduleDAGRRList::CurCycle' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CurCycle">CurCycle</a> = <var>0</var>;</td></tr>
<tr><th id="359">359</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::IssueCount" title='(anonymous namespace)::ScheduleDAGRRList::IssueCount' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::IssueCount">IssueCount</a> = <var>0</var>;</td></tr>
<tr><th id="360">360</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle" title='(anonymous namespace)::ScheduleDAGRRList::MinAvailableCycle' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle">MinAvailableCycle</a> =</td></tr>
<tr><th id="361">361</th><td>      <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedCycles" title='DisableSchedCycles' data-use='m' data-ref="DisableSchedCycles">DisableSchedCycles</a> ? <var>0</var> : <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="362">362</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGRRList::NumLiveRegs' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">NumLiveRegs</a> = <var>0</var>;</td></tr>
<tr><th id="363">363</th><td>  <i>// Allocate slots for each physical register, plus one for a special register</i></td></tr>
<tr><th id="364">364</th><td><i>  // to track the virtual resource of a calling sequence.</i></td></tr>
<tr><th id="365">365</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrIA_T_T0_E5resetET_" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::reset' data-ref="_ZNSt10unique_ptrIA_T_T0_E5resetET_">reset</a>(<b>new</b> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*[<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>() + <var>1</var>]());</td></tr>
<tr><th id="366">366</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrIA_T_T0_E5resetET_" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::reset' data-ref="_ZNSt10unique_ptrIA_T_T0_E5resetET_">reset</a>(<b>new</b> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*[<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>() + <var>1</var>]());</td></tr>
<tr><th id="367">367</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CallSeqEndForStart" title='(anonymous namespace)::ScheduleDAGRRList::CallSeqEndForStart' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CallSeqEndForStart">CallSeqEndForStart</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="368">368</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Interferences.empty() &amp;&amp; LRegsMap.empty() &amp;&amp; &quot;stale Interferences&quot;) ? void (0) : __assert_fail (&quot;Interferences.empty() &amp;&amp; LRegsMap.empty() &amp;&amp; \&quot;stale Interferences\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 368, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Interferences" title='(anonymous namespace)::ScheduleDAGRRList::Interferences' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Interferences">Interferences</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LRegsMap" title='(anonymous namespace)::ScheduleDAGRRList::LRegsMap' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LRegsMap">LRegsMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5emptyEv" title='llvm::DenseMapBase::empty' data-ref="_ZNK4llvm12DenseMapBase5emptyEv">empty</a>() &amp;&amp; <q>"stale Interferences"</q>);</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>  <i>// Build the scheduling graph.</i></td></tr>
<tr><th id="371">371</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes15BuildSchedGraphEPNS_9AAResultsE" title='llvm::ScheduleDAGSDNodes::BuildSchedGraph' data-ref="_ZN4llvm18ScheduleDAGSDNodes15BuildSchedGraphEPNS_9AAResultsE">BuildSchedGraph</a>(<b>nullptr</b>);</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dump(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="virtual member" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes4dumpEv" title='llvm::ScheduleDAGSDNodes::dump' data-ref="_ZNK4llvm18ScheduleDAGSDNodes4dumpEv">dump</a>());</td></tr>
<tr><th id="374">374</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Topo" title='(anonymous namespace)::ScheduleDAGRRList::Topo' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Topo">Topo</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm26ScheduleDAGTopologicalSort9MarkDirtyEv" title='llvm::ScheduleDAGTopologicalSort::MarkDirty' data-ref="_ZN4llvm26ScheduleDAGTopologicalSort9MarkDirtyEv">MarkDirty</a>();</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue9initNodesERSt6vectorINS_5SUnitESaIS2_EE" title='llvm::SchedulingPriorityQueue::initNodes' data-ref="_ZN4llvm23SchedulingPriorityQueue9initNodesERSt6vectorINS_5SUnitESaIS2_EE">initNodes</a>(<span class='refarg'><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a></span>);</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer5ResetEv" title='llvm::ScheduleHazardRecognizer::Reset' data-ref="_ZN4llvm24ScheduleHazardRecognizer5ResetEv">Reset</a>();</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>  <i>// Execute the actual scheduling loop.</i></td></tr>
<tr><th id="381">381</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList20ListScheduleBottomUpEv" title='(anonymous namespace)::ScheduleDAGRRList::ListScheduleBottomUp' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList20ListScheduleBottomUpEv">ListScheduleBottomUp</a>();</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue12releaseStateEv" title='llvm::SchedulingPriorityQueue::releaseState' data-ref="_ZN4llvm23SchedulingPriorityQueue12releaseStateEv">releaseState</a>();</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { { dbgs() &lt;&lt; &quot;*** Final schedule ***\n&quot;; dumpSchedule(); dbgs() &lt;&lt; &apos;\n&apos;; }; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>({</td></tr>
<tr><th id="386">386</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Final schedule ***\n"</q>;</td></tr>
<tr><th id="387">387</th><td>    <a class="member" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes12dumpScheduleEv" title='llvm::ScheduleDAGSDNodes::dumpSchedule' data-ref="_ZNK4llvm18ScheduleDAGSDNodes12dumpScheduleEv">dumpSchedule</a>();</td></tr>
<tr><th id="388">388</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="389">389</th><td>  });</td></tr>
<tr><th id="390">390</th><td>}</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><i  data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList11ReleasePredEPN4llvm5SUnitEPKNS1_4SDepE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="393">393</th><td><i  data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList11ReleasePredEPN4llvm5SUnitEPKNS1_4SDepE">//  Bottom-Up Scheduling</i></td></tr>
<tr><th id="394">394</th><td><i  data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList11ReleasePredEPN4llvm5SUnitEPKNS1_4SDepE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="395">395</th><td><i  data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList11ReleasePredEPN4llvm5SUnitEPKNS1_4SDepE"></i></td></tr>
<tr><th id="396">396</th><td><i  data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList11ReleasePredEPN4llvm5SUnitEPKNS1_4SDepE">/// ReleasePred - Decrement the NumSuccsLeft count of a predecessor. Add it to</i></td></tr>
<tr><th id="397">397</th><td><i  data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList11ReleasePredEPN4llvm5SUnitEPKNS1_4SDepE">/// the AvailableQueue if the count reaches zero. Also update its cycle bound.</i></td></tr>
<tr><th id="398">398</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList11ReleasePredEPN4llvm5SUnitEPKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::ReleasePred' data-type='void (anonymous namespace)::ScheduleDAGRRList::ReleasePred(llvm::SUnit * SU, const llvm::SDep * PredEdge)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList11ReleasePredEPN4llvm5SUnitEPKNS1_4SDepE">ReleasePred</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="48SU" title='SU' data-type='llvm::SUnit *' data-ref="48SU">SU</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col9 decl" id="49PredEdge" title='PredEdge' data-type='const llvm::SDep *' data-ref="49PredEdge">PredEdge</dfn>) {</td></tr>
<tr><th id="399">399</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="50PredSU" title='PredSU' data-type='llvm::SUnit *' data-ref="50PredSU">PredSU</dfn> = <a class="local col9 ref" href="#49PredEdge" title='PredEdge' data-ref="49PredEdge">PredEdge</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><u>#<span data-ppcond="401">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="402">402</th><td>  <b>if</b> (<a class="local col0 ref" href="#50PredSU" title='PredSU' data-ref="50PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a> == <var>0</var>) {</td></tr>
<tr><th id="403">403</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Scheduling failed! ***\n"</q>;</td></tr>
<tr><th id="404">404</th><td>    <a class="virtual member" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::dumpNode' data-ref="_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col0 ref" href="#50PredSU" title='PredSU' data-ref="50PredSU">PredSU</a>);</td></tr>
<tr><th id="405">405</th><td>    <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has been released too many times!\n"</q>;</td></tr>
<tr><th id="406">406</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(nullptr, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 406)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<b>nullptr</b>);</td></tr>
<tr><th id="407">407</th><td>  }</td></tr>
<tr><th id="408">408</th><td><u>#<span data-ppcond="401">endif</span></u></td></tr>
<tr><th id="409">409</th><td>  --<a class="local col0 ref" href="#50PredSU" title='PredSU' data-ref="50PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a>;</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <b>if</b> (!<a class="virtual tu member" href="#_ZNK12_GLOBAL__N_117ScheduleDAGRRList18forceUnitLatenciesEv" title='(anonymous namespace)::ScheduleDAGRRList::forceUnitLatencies' data-use='c' data-ref="_ZNK12_GLOBAL__N_117ScheduleDAGRRList18forceUnitLatenciesEv">forceUnitLatencies</a>()) {</td></tr>
<tr><th id="412">412</th><td>    <i>// Updating predecessor's height. This is now the cycle when the</i></td></tr>
<tr><th id="413">413</th><td><i>    // predecessor can be scheduled without causing a pipeline stall.</i></td></tr>
<tr><th id="414">414</th><td>    <a class="local col0 ref" href="#50PredSU" title='PredSU' data-ref="50PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit18setHeightToAtLeastEj" title='llvm::SUnit::setHeightToAtLeast' data-ref="_ZN4llvm5SUnit18setHeightToAtLeastEj">setHeightToAtLeast</a>(<a class="local col8 ref" href="#48SU" title='SU' data-ref="48SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() + <a class="local col9 ref" href="#49PredEdge" title='PredEdge' data-ref="49PredEdge">PredEdge</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep10getLatencyEv" title='llvm::SDep::getLatency' data-ref="_ZNK4llvm4SDep10getLatencyEv">getLatency</a>());</td></tr>
<tr><th id="415">415</th><td>  }</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <i>// If all the node's successors are scheduled, this node is ready</i></td></tr>
<tr><th id="418">418</th><td><i>  // to be scheduled. Ignore the special EntrySU node.</i></td></tr>
<tr><th id="419">419</th><td>  <b>if</b> (<a class="local col0 ref" href="#50PredSU" title='PredSU' data-ref="50PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a> == <var>0</var> &amp;&amp; <a class="local col0 ref" href="#50PredSU" title='PredSU' data-ref="50PredSU">PredSU</a> != &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::EntrySU" title='llvm::ScheduleDAG::EntrySU' data-ref="llvm::ScheduleDAG::EntrySU">EntrySU</a>) {</td></tr>
<tr><th id="420">420</th><td>    <a class="local col0 ref" href="#50PredSU" title='PredSU' data-ref="50PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> = <b>true</b>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="51Height" title='Height' data-type='unsigned int' data-ref="51Height">Height</dfn> = <a class="local col0 ref" href="#50PredSU" title='PredSU' data-ref="50PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="423">423</th><td>    <b>if</b> (<a class="local col1 ref" href="#51Height" title='Height' data-ref="51Height">Height</a> &lt; <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle" title='(anonymous namespace)::ScheduleDAGRRList::MinAvailableCycle' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle">MinAvailableCycle</a>)</td></tr>
<tr><th id="424">424</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle" title='(anonymous namespace)::ScheduleDAGRRList::MinAvailableCycle' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle">MinAvailableCycle</a> = <a class="local col1 ref" href="#51Height" title='Height' data-ref="51Height">Height</a>;</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList7isReadyEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::isReady' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList7isReadyEPN4llvm5SUnitE">isReady</a>(<a class="local col0 ref" href="#50PredSU" title='PredSU' data-ref="50PredSU">PredSU</a>)) {</td></tr>
<tr><th id="427">427</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::push' data-ref="_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE">push</a>(<a class="local col0 ref" href="#50PredSU" title='PredSU' data-ref="50PredSU">PredSU</a>);</td></tr>
<tr><th id="428">428</th><td>    }</td></tr>
<tr><th id="429">429</th><td>    <i>// CapturePred and others may have left the node in the pending queue, avoid</i></td></tr>
<tr><th id="430">430</th><td><i>    // adding it twice.</i></td></tr>
<tr><th id="431">431</th><td>    <b>else</b> <b>if</b> (!<a class="local col0 ref" href="#50PredSU" title='PredSU' data-ref="50PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isPending" title='llvm::SUnit::isPending' data-ref="llvm::SUnit::isPending">isPending</a>) {</td></tr>
<tr><th id="432">432</th><td>      <a class="local col0 ref" href="#50PredSU" title='PredSU' data-ref="50PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isPending" title='llvm::SUnit::isPending' data-ref="llvm::SUnit::isPending">isPending</a> = <b>true</b>;</td></tr>
<tr><th id="433">433</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::PendingQueue" title='(anonymous namespace)::ScheduleDAGRRList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col0 ref" href="#50PredSU" title='PredSU' data-ref="50PredSU">PredSU</a>);</td></tr>
<tr><th id="434">434</th><td>    }</td></tr>
<tr><th id="435">435</th><td>  }</td></tr>
<tr><th id="436">436</th><td>}</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><i class="doc" data-doc="_ZL16IsChainDependentPN4llvm6SDNodeES1_jPKNS_15TargetInstrInfoE">/// IsChainDependent - Test if Outer is reachable from Inner through</i></td></tr>
<tr><th id="439">439</th><td><i class="doc" data-doc="_ZL16IsChainDependentPN4llvm6SDNodeES1_jPKNS_15TargetInstrInfoE">/// chain dependencies.</i></td></tr>
<tr><th id="440">440</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16IsChainDependentPN4llvm6SDNodeES1_jPKNS_15TargetInstrInfoE" title='IsChainDependent' data-type='bool IsChainDependent(llvm::SDNode * Outer, llvm::SDNode * Inner, unsigned int NestLevel, const llvm::TargetInstrInfo * TII)' data-ref="_ZL16IsChainDependentPN4llvm6SDNodeES1_jPKNS_15TargetInstrInfoE">IsChainDependent</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="52Outer" title='Outer' data-type='llvm::SDNode *' data-ref="52Outer">Outer</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="53Inner" title='Inner' data-type='llvm::SDNode *' data-ref="53Inner">Inner</dfn>,</td></tr>
<tr><th id="441">441</th><td>                             <em>unsigned</em> <dfn class="local col4 decl" id="54NestLevel" title='NestLevel' data-type='unsigned int' data-ref="54NestLevel">NestLevel</dfn>,</td></tr>
<tr><th id="442">442</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col5 decl" id="55TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="55TII">TII</dfn>) {</td></tr>
<tr><th id="443">443</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="56N" title='N' data-type='llvm::SDNode *' data-ref="56N">N</dfn> = <a class="local col2 ref" href="#52Outer" title='Outer' data-ref="52Outer">Outer</a>;</td></tr>
<tr><th id="444">444</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="445">445</th><td>    <b>if</b> (<a class="local col6 ref" href="#56N" title='N' data-ref="56N">N</a> == <a class="local col3 ref" href="#53Inner" title='Inner' data-ref="53Inner">Inner</a>)</td></tr>
<tr><th id="446">446</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="447">447</th><td>    <i>// For a TokenFactor, examine each operand. There may be multiple ways</i></td></tr>
<tr><th id="448">448</th><td><i>    // to get to the CALLSEQ_BEGIN, but we need to find the path with the</i></td></tr>
<tr><th id="449">449</th><td><i>    // most nesting in order to ensure that we find the corresponding match.</i></td></tr>
<tr><th id="450">450</th><td>    <b>if</b> (<a class="local col6 ref" href="#56N" title='N' data-ref="56N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TokenFactor" title='llvm::ISD::NodeType::TokenFactor' data-ref="llvm::ISD::NodeType::TokenFactor">TokenFactor</a>) {</td></tr>
<tr><th id="451">451</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="57Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="57Op">Op</dfn> : <a class="local col6 ref" href="#56N" title='N' data-ref="56N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9op_valuesEv" title='llvm::SDNode::op_values' data-ref="_ZNK4llvm6SDNode9op_valuesEv">op_values</a>())</td></tr>
<tr><th id="452">452</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL16IsChainDependentPN4llvm6SDNodeES1_jPKNS_15TargetInstrInfoE" title='IsChainDependent' data-use='c' data-ref="_ZL16IsChainDependentPN4llvm6SDNodeES1_jPKNS_15TargetInstrInfoE">IsChainDependent</a>(<a class="local col7 ref" href="#57Op" title='Op' data-ref="57Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(), <a class="local col3 ref" href="#53Inner" title='Inner' data-ref="53Inner">Inner</a>, <a class="local col4 ref" href="#54NestLevel" title='NestLevel' data-ref="54NestLevel">NestLevel</a>, <a class="local col5 ref" href="#55TII" title='TII' data-ref="55TII">TII</a>))</td></tr>
<tr><th id="453">453</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="454">454</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="455">455</th><td>    }</td></tr>
<tr><th id="456">456</th><td>    <i>// Check for a lowered CALLSEQ_BEGIN or CALLSEQ_END.</i></td></tr>
<tr><th id="457">457</th><td>    <b>if</b> (<a class="local col6 ref" href="#56N" title='N' data-ref="56N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="458">458</th><td>      <b>if</b> (<a class="local col6 ref" href="#56N" title='N' data-ref="56N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() == <a class="local col5 ref" href="#55TII" title='TII' data-ref="55TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</a>()) {</td></tr>
<tr><th id="459">459</th><td>        ++<a class="local col4 ref" href="#54NestLevel" title='NestLevel' data-ref="54NestLevel">NestLevel</a>;</td></tr>
<tr><th id="460">460</th><td>      } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#56N" title='N' data-ref="56N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() == <a class="local col5 ref" href="#55TII" title='TII' data-ref="55TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameSetupOpcode' data-ref="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv">getCallFrameSetupOpcode</a>()) {</td></tr>
<tr><th id="461">461</th><td>        <b>if</b> (<a class="local col4 ref" href="#54NestLevel" title='NestLevel' data-ref="54NestLevel">NestLevel</a> == <var>0</var>)</td></tr>
<tr><th id="462">462</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="463">463</th><td>        --<a class="local col4 ref" href="#54NestLevel" title='NestLevel' data-ref="54NestLevel">NestLevel</a>;</td></tr>
<tr><th id="464">464</th><td>      }</td></tr>
<tr><th id="465">465</th><td>    }</td></tr>
<tr><th id="466">466</th><td>    <i>// Otherwise, find the chain and continue climbing.</i></td></tr>
<tr><th id="467">467</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="58Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="58Op">Op</dfn> : <a class="local col6 ref" href="#56N" title='N' data-ref="56N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9op_valuesEv" title='llvm::SDNode::op_values' data-ref="_ZNK4llvm6SDNode9op_valuesEv">op_values</a>())</td></tr>
<tr><th id="468">468</th><td>      <b>if</b> (<a class="local col8 ref" href="#58Op" title='Op' data-ref="58Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>) {</td></tr>
<tr><th id="469">469</th><td>        <a class="local col6 ref" href="#56N" title='N' data-ref="56N">N</a> = <a class="local col8 ref" href="#58Op" title='Op' data-ref="58Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="470">470</th><td>        <b>goto</b> <a class="lbl" href="#59found_chain_operand" data-ref="59found_chain_operand">found_chain_operand</a>;</td></tr>
<tr><th id="471">471</th><td>      }</td></tr>
<tr><th id="472">472</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="473">473</th><td>  <dfn class="lbl" id="59found_chain_operand" data-ref="59found_chain_operand">found_chain_operand</dfn>:;</td></tr>
<tr><th id="474">474</th><td>    <b>if</b> (<a class="local col6 ref" href="#56N" title='N' data-ref="56N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EntryToken" title='llvm::ISD::NodeType::EntryToken' data-ref="llvm::ISD::NodeType::EntryToken">EntryToken</a>)</td></tr>
<tr><th id="475">475</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="476">476</th><td>  }</td></tr>
<tr><th id="477">477</th><td>}</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><i class="doc" data-doc="_ZL16FindCallSeqStartPN4llvm6SDNodeERjS2_PKNS_15TargetInstrInfoE">/// FindCallSeqStart - Starting from the (lowered) CALLSEQ_END node, locate</i></td></tr>
<tr><th id="480">480</th><td><i class="doc" data-doc="_ZL16FindCallSeqStartPN4llvm6SDNodeERjS2_PKNS_15TargetInstrInfoE">/// the corresponding (lowered) CALLSEQ_BEGIN node.</i></td></tr>
<tr><th id="481">481</th><td><i class="doc" data-doc="_ZL16FindCallSeqStartPN4llvm6SDNodeERjS2_PKNS_15TargetInstrInfoE">///</i></td></tr>
<tr><th id="482">482</th><td><i class="doc" data-doc="_ZL16FindCallSeqStartPN4llvm6SDNodeERjS2_PKNS_15TargetInstrInfoE">/// NestLevel and MaxNested are used in recursion to indcate the current level</i></td></tr>
<tr><th id="483">483</th><td><i class="doc" data-doc="_ZL16FindCallSeqStartPN4llvm6SDNodeERjS2_PKNS_15TargetInstrInfoE">/// of nesting of CALLSEQ_BEGIN and CALLSEQ_END pairs, as well as the maximum</i></td></tr>
<tr><th id="484">484</th><td><i class="doc" data-doc="_ZL16FindCallSeqStartPN4llvm6SDNodeERjS2_PKNS_15TargetInstrInfoE">/// level seen so far.</i></td></tr>
<tr><th id="485">485</th><td><i class="doc" data-doc="_ZL16FindCallSeqStartPN4llvm6SDNodeERjS2_PKNS_15TargetInstrInfoE">///</i></td></tr>
<tr><th id="486">486</th><td><i class="doc" data-doc="_ZL16FindCallSeqStartPN4llvm6SDNodeERjS2_PKNS_15TargetInstrInfoE">/// TODO: It would be better to give CALLSEQ_END an explicit operand to point</i></td></tr>
<tr><th id="487">487</th><td><i class="doc" data-doc="_ZL16FindCallSeqStartPN4llvm6SDNodeERjS2_PKNS_15TargetInstrInfoE">/// to the corresponding CALLSEQ_BEGIN to avoid needing to search for it.</i></td></tr>
<tr><th id="488">488</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *</td></tr>
<tr><th id="489">489</th><td><dfn class="tu decl def" id="_ZL16FindCallSeqStartPN4llvm6SDNodeERjS2_PKNS_15TargetInstrInfoE" title='FindCallSeqStart' data-type='llvm::SDNode * FindCallSeqStart(llvm::SDNode * N, unsigned int &amp; NestLevel, unsigned int &amp; MaxNest, const llvm::TargetInstrInfo * TII)' data-ref="_ZL16FindCallSeqStartPN4llvm6SDNodeERjS2_PKNS_15TargetInstrInfoE">FindCallSeqStart</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="60N" title='N' data-type='llvm::SDNode *' data-ref="60N">N</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="61NestLevel" title='NestLevel' data-type='unsigned int &amp;' data-ref="61NestLevel">NestLevel</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="62MaxNest" title='MaxNest' data-type='unsigned int &amp;' data-ref="62MaxNest">MaxNest</dfn>,</td></tr>
<tr><th id="490">490</th><td>                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col3 decl" id="63TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="63TII">TII</dfn>) {</td></tr>
<tr><th id="491">491</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="492">492</th><td>    <i>// For a TokenFactor, examine each operand. There may be multiple ways</i></td></tr>
<tr><th id="493">493</th><td><i>    // to get to the CALLSEQ_BEGIN, but we need to find the path with the</i></td></tr>
<tr><th id="494">494</th><td><i>    // most nesting in order to ensure that we find the corresponding match.</i></td></tr>
<tr><th id="495">495</th><td>    <b>if</b> (<a class="local col0 ref" href="#60N" title='N' data-ref="60N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TokenFactor" title='llvm::ISD::NodeType::TokenFactor' data-ref="llvm::ISD::NodeType::TokenFactor">TokenFactor</a>) {</td></tr>
<tr><th id="496">496</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="64Best" title='Best' data-type='llvm::SDNode *' data-ref="64Best">Best</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="497">497</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="65BestMaxNest" title='BestMaxNest' data-type='unsigned int' data-ref="65BestMaxNest">BestMaxNest</dfn> = <a class="local col2 ref" href="#62MaxNest" title='MaxNest' data-ref="62MaxNest">MaxNest</a>;</td></tr>
<tr><th id="498">498</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="66Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="66Op">Op</dfn> : <a class="local col0 ref" href="#60N" title='N' data-ref="60N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9op_valuesEv" title='llvm::SDNode::op_values' data-ref="_ZNK4llvm6SDNode9op_valuesEv">op_values</a>()) {</td></tr>
<tr><th id="499">499</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="67MyNestLevel" title='MyNestLevel' data-type='unsigned int' data-ref="67MyNestLevel">MyNestLevel</dfn> = <a class="local col1 ref" href="#61NestLevel" title='NestLevel' data-ref="61NestLevel">NestLevel</a>;</td></tr>
<tr><th id="500">500</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="68MyMaxNest" title='MyMaxNest' data-type='unsigned int' data-ref="68MyMaxNest">MyMaxNest</dfn> = <a class="local col2 ref" href="#62MaxNest" title='MaxNest' data-ref="62MaxNest">MaxNest</a>;</td></tr>
<tr><th id="501">501</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="69New" title='New' data-type='llvm::SDNode *' data-ref="69New"><a class="local col9 ref" href="#69New" title='New' data-ref="69New">New</a></dfn> = <a class="tu ref" href="#_ZL16FindCallSeqStartPN4llvm6SDNodeERjS2_PKNS_15TargetInstrInfoE" title='FindCallSeqStart' data-use='c' data-ref="_ZL16FindCallSeqStartPN4llvm6SDNodeERjS2_PKNS_15TargetInstrInfoE">FindCallSeqStart</a>(<a class="local col6 ref" href="#66Op" title='Op' data-ref="66Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>(),</td></tr>
<tr><th id="502">502</th><td>                                           <span class='refarg'><a class="local col7 ref" href="#67MyNestLevel" title='MyNestLevel' data-ref="67MyNestLevel">MyNestLevel</a></span>, <span class='refarg'><a class="local col8 ref" href="#68MyMaxNest" title='MyMaxNest' data-ref="68MyMaxNest">MyMaxNest</a></span>, <a class="local col3 ref" href="#63TII" title='TII' data-ref="63TII">TII</a>))</td></tr>
<tr><th id="503">503</th><td>          <b>if</b> (!<a class="local col4 ref" href="#64Best" title='Best' data-ref="64Best">Best</a> || (<a class="local col8 ref" href="#68MyMaxNest" title='MyMaxNest' data-ref="68MyMaxNest">MyMaxNest</a> &gt; <a class="local col5 ref" href="#65BestMaxNest" title='BestMaxNest' data-ref="65BestMaxNest">BestMaxNest</a>)) {</td></tr>
<tr><th id="504">504</th><td>            <a class="local col4 ref" href="#64Best" title='Best' data-ref="64Best">Best</a> = <a class="local col9 ref" href="#69New" title='New' data-ref="69New">New</a>;</td></tr>
<tr><th id="505">505</th><td>            <a class="local col5 ref" href="#65BestMaxNest" title='BestMaxNest' data-ref="65BestMaxNest">BestMaxNest</a> = <a class="local col8 ref" href="#68MyMaxNest" title='MyMaxNest' data-ref="68MyMaxNest">MyMaxNest</a>;</td></tr>
<tr><th id="506">506</th><td>          }</td></tr>
<tr><th id="507">507</th><td>      }</td></tr>
<tr><th id="508">508</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Best) ? void (0) : __assert_fail (&quot;Best&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 508, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#64Best" title='Best' data-ref="64Best">Best</a>);</td></tr>
<tr><th id="509">509</th><td>      <a class="local col2 ref" href="#62MaxNest" title='MaxNest' data-ref="62MaxNest">MaxNest</a> = <a class="local col5 ref" href="#65BestMaxNest" title='BestMaxNest' data-ref="65BestMaxNest">BestMaxNest</a>;</td></tr>
<tr><th id="510">510</th><td>      <b>return</b> <a class="local col4 ref" href="#64Best" title='Best' data-ref="64Best">Best</a>;</td></tr>
<tr><th id="511">511</th><td>    }</td></tr>
<tr><th id="512">512</th><td>    <i>// Check for a lowered CALLSEQ_BEGIN or CALLSEQ_END.</i></td></tr>
<tr><th id="513">513</th><td>    <b>if</b> (<a class="local col0 ref" href="#60N" title='N' data-ref="60N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="514">514</th><td>      <b>if</b> (<a class="local col0 ref" href="#60N" title='N' data-ref="60N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() == <a class="local col3 ref" href="#63TII" title='TII' data-ref="63TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</a>()) {</td></tr>
<tr><th id="515">515</th><td>        ++<a class="local col1 ref" href="#61NestLevel" title='NestLevel' data-ref="61NestLevel">NestLevel</a>;</td></tr>
<tr><th id="516">516</th><td>        <a class="local col2 ref" href="#62MaxNest" title='MaxNest' data-ref="62MaxNest">MaxNest</a> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="local col2 ref" href="#62MaxNest" title='MaxNest' data-ref="62MaxNest">MaxNest</a>, <a class="local col1 ref" href="#61NestLevel" title='NestLevel' data-ref="61NestLevel">NestLevel</a>);</td></tr>
<tr><th id="517">517</th><td>      } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#60N" title='N' data-ref="60N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() == <a class="local col3 ref" href="#63TII" title='TII' data-ref="63TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameSetupOpcode' data-ref="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv">getCallFrameSetupOpcode</a>()) {</td></tr>
<tr><th id="518">518</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NestLevel != 0) ? void (0) : __assert_fail (&quot;NestLevel != 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 518, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#61NestLevel" title='NestLevel' data-ref="61NestLevel">NestLevel</a> != <var>0</var>);</td></tr>
<tr><th id="519">519</th><td>        --<a class="local col1 ref" href="#61NestLevel" title='NestLevel' data-ref="61NestLevel">NestLevel</a>;</td></tr>
<tr><th id="520">520</th><td>        <b>if</b> (<a class="local col1 ref" href="#61NestLevel" title='NestLevel' data-ref="61NestLevel">NestLevel</a> == <var>0</var>)</td></tr>
<tr><th id="521">521</th><td>          <b>return</b> <a class="local col0 ref" href="#60N" title='N' data-ref="60N">N</a>;</td></tr>
<tr><th id="522">522</th><td>      }</td></tr>
<tr><th id="523">523</th><td>    }</td></tr>
<tr><th id="524">524</th><td>    <i>// Otherwise, find the chain and continue climbing.</i></td></tr>
<tr><th id="525">525</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="70Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="70Op">Op</dfn> : <a class="local col0 ref" href="#60N" title='N' data-ref="60N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9op_valuesEv" title='llvm::SDNode::op_values' data-ref="_ZNK4llvm6SDNode9op_valuesEv">op_values</a>())</td></tr>
<tr><th id="526">526</th><td>      <b>if</b> (<a class="local col0 ref" href="#70Op" title='Op' data-ref="70Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>) {</td></tr>
<tr><th id="527">527</th><td>        <a class="local col0 ref" href="#60N" title='N' data-ref="60N">N</a> = <a class="local col0 ref" href="#70Op" title='Op' data-ref="70Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="528">528</th><td>        <b>goto</b> <a class="lbl" href="#71found_chain_operand" data-ref="71found_chain_operand">found_chain_operand</a>;</td></tr>
<tr><th id="529">529</th><td>      }</td></tr>
<tr><th id="530">530</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="531">531</th><td>  <dfn class="lbl" id="71found_chain_operand" data-ref="71found_chain_operand">found_chain_operand</dfn>:;</td></tr>
<tr><th id="532">532</th><td>    <b>if</b> (<a class="local col0 ref" href="#60N" title='N' data-ref="60N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EntryToken" title='llvm::ISD::NodeType::EntryToken' data-ref="llvm::ISD::NodeType::EntryToken">EntryToken</a>)</td></tr>
<tr><th id="533">533</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="534">534</th><td>  }</td></tr>
<tr><th id="535">535</th><td>}</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">/// Call ReleasePred for each predecessor, then update register live def/gen.</i></td></tr>
<tr><th id="538">538</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">/// Always update LiveRegDefs for a register dependence even if the current SU</i></td></tr>
<tr><th id="539">539</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">/// also defines the register. This effectively create one large live range</i></td></tr>
<tr><th id="540">540</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">/// across a sequence of two-address node. This is important because the</i></td></tr>
<tr><th id="541">541</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">/// entire chain must be scheduled together. Example:</i></td></tr>
<tr><th id="542">542</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">///</i></td></tr>
<tr><th id="543">543</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">/// flags = (3) add</i></td></tr>
<tr><th id="544">544</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">/// flags = (2) addc flags</i></td></tr>
<tr><th id="545">545</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">/// flags = (1) addc flags</i></td></tr>
<tr><th id="546">546</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">///</i></td></tr>
<tr><th id="547">547</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">/// results in</i></td></tr>
<tr><th id="548">548</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">///</i></td></tr>
<tr><th id="549">549</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">/// LiveRegDefs[flags] = 3</i></td></tr>
<tr><th id="550">550</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">/// LiveRegGens[flags] = 1</i></td></tr>
<tr><th id="551">551</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">///</i></td></tr>
<tr><th id="552">552</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">/// If (2) addc is unscheduled, then (1) addc must also be unscheduled to avoid</i></td></tr>
<tr><th id="553">553</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">/// interference on flags.</i></td></tr>
<tr><th id="554">554</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::ReleasePredecessors' data-type='void (anonymous namespace)::ScheduleDAGRRList::ReleasePredecessors(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">ReleasePredecessors</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="72SU" title='SU' data-type='llvm::SUnit *' data-ref="72SU">SU</dfn>) {</td></tr>
<tr><th id="555">555</th><td>  <i>// Bottom up: release predecessors</i></td></tr>
<tr><th id="556">556</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col3 decl" id="73Pred" title='Pred' data-type='llvm::SDep &amp;' data-ref="73Pred">Pred</dfn> : <a class="local col2 ref" href="#72SU" title='SU' data-ref="72SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="557">557</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList11ReleasePredEPN4llvm5SUnitEPKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::ReleasePred' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList11ReleasePredEPN4llvm5SUnitEPKNS1_4SDepE">ReleasePred</a>(<a class="local col2 ref" href="#72SU" title='SU' data-ref="72SU">SU</a>, &amp;<a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred">Pred</a>);</td></tr>
<tr><th id="558">558</th><td>    <b>if</b> (<a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>()) {</td></tr>
<tr><th id="559">559</th><td>      <i>// This is a physical register dependency and it's impossible or</i></td></tr>
<tr><th id="560">560</th><td><i>      // expensive to copy the register. Make sure nothing that can</i></td></tr>
<tr><th id="561">561</th><td><i>      // clobber the register is scheduled between the predecessor and</i></td></tr>
<tr><th id="562">562</th><td><i>      // this node.</i></td></tr>
<tr><th id="563">563</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="74RegDef" title='RegDef' data-type='llvm::SUnit *' data-ref="74RegDef">RegDef</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a>; (<em>void</em>)<a class="local col4 ref" href="#74RegDef" title='RegDef' data-ref="74RegDef">RegDef</a>;</td></tr>
<tr><th id="564">564</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!RegDef || RegDef == SU || RegDef == Pred.getSUnit()) &amp;&amp; &quot;interference on register dependence&quot;) ? void (0) : __assert_fail (&quot;(!RegDef || RegDef == SU || RegDef == Pred.getSUnit()) &amp;&amp; \&quot;interference on register dependence\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 565, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col4 ref" href="#74RegDef" title='RegDef' data-ref="74RegDef">RegDef</a> || <a class="local col4 ref" href="#74RegDef" title='RegDef' data-ref="74RegDef">RegDef</a> == <a class="local col2 ref" href="#72SU" title='SU' data-ref="72SU">SU</a> || <a class="local col4 ref" href="#74RegDef" title='RegDef' data-ref="74RegDef">RegDef</a> == <a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) &amp;&amp;</td></tr>
<tr><th id="565">565</th><td>             <q>"interference on register dependence"</q>);</td></tr>
<tr><th id="566">566</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a> = <a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="567">567</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a>) {</td></tr>
<tr><th id="568">568</th><td>        ++<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGRRList::NumLiveRegs' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">NumLiveRegs</a>;</td></tr>
<tr><th id="569">569</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col3 ref" href="#73Pred" title='Pred' data-ref="73Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a> = <a class="local col2 ref" href="#72SU" title='SU' data-ref="72SU">SU</a>;</td></tr>
<tr><th id="570">570</th><td>      }</td></tr>
<tr><th id="571">571</th><td>    }</td></tr>
<tr><th id="572">572</th><td>  }</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>  <i>// If we're scheduling a lowered CALLSEQ_END, find the corresponding</i></td></tr>
<tr><th id="575">575</th><td><i>  // CALLSEQ_BEGIN. Inject an artificial physical register dependence between</i></td></tr>
<tr><th id="576">576</th><td><i>  // these nodes, to prevent other calls from being interscheduled with them.</i></td></tr>
<tr><th id="577">577</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="75CallResource" title='CallResource' data-type='unsigned int' data-ref="75CallResource">CallResource</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>();</td></tr>
<tr><th id="578">578</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col5 ref" href="#75CallResource" title='CallResource' data-ref="75CallResource">CallResource</a>]</a>)</td></tr>
<tr><th id="579">579</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="76Node" title='Node' data-type='llvm::SDNode *' data-ref="76Node">Node</dfn> = <a class="local col2 ref" href="#72SU" title='SU' data-ref="72SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(); <a class="local col6 ref" href="#76Node" title='Node' data-ref="76Node">Node</a>; <a class="local col6 ref" href="#76Node" title='Node' data-ref="76Node">Node</a> = <a class="local col6 ref" href="#76Node" title='Node' data-ref="76Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>())</td></tr>
<tr><th id="580">580</th><td>      <b>if</b> (<a class="local col6 ref" href="#76Node" title='Node' data-ref="76Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() &amp;&amp;</td></tr>
<tr><th id="581">581</th><td>          <a class="local col6 ref" href="#76Node" title='Node' data-ref="76Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() == <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</a>()) {</td></tr>
<tr><th id="582">582</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="77NestLevel" title='NestLevel' data-type='unsigned int' data-ref="77NestLevel">NestLevel</dfn> = <var>0</var>;</td></tr>
<tr><th id="583">583</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="78MaxNest" title='MaxNest' data-type='unsigned int' data-ref="78MaxNest">MaxNest</dfn> = <var>0</var>;</td></tr>
<tr><th id="584">584</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="79N" title='N' data-type='llvm::SDNode *' data-ref="79N">N</dfn> = <a class="tu ref" href="#_ZL16FindCallSeqStartPN4llvm6SDNodeERjS2_PKNS_15TargetInstrInfoE" title='FindCallSeqStart' data-use='c' data-ref="_ZL16FindCallSeqStartPN4llvm6SDNodeERjS2_PKNS_15TargetInstrInfoE">FindCallSeqStart</a>(<a class="local col6 ref" href="#76Node" title='Node' data-ref="76Node">Node</a>, <span class='refarg'><a class="local col7 ref" href="#77NestLevel" title='NestLevel' data-ref="77NestLevel">NestLevel</a></span>, <span class='refarg'><a class="local col8 ref" href="#78MaxNest" title='MaxNest' data-ref="78MaxNest">MaxNest</a></span>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>);</td></tr>
<tr><th id="585">585</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N &amp;&amp; &quot;Must find call sequence start&quot;) ? void (0) : __assert_fail (&quot;N &amp;&amp; \&quot;Must find call sequence start\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 585, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#79N" title='N' data-ref="79N">N</a> &amp;&amp; <q>"Must find call sequence start"</q>);</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>        <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="80Def" title='Def' data-type='llvm::SUnit *' data-ref="80Def">Def</dfn> = &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#79N" title='N' data-ref="79N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>()]</a>;</td></tr>
<tr><th id="588">588</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CallSeqEndForStart" title='(anonymous namespace)::ScheduleDAGRRList::CallSeqEndForStart' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CallSeqEndForStart">CallSeqEndForStart</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#80Def" title='Def' data-ref="80Def">Def</a>]</a> = <a class="local col2 ref" href="#72SU" title='SU' data-ref="72SU">SU</a>;</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>        ++<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGRRList::NumLiveRegs' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">NumLiveRegs</a>;</td></tr>
<tr><th id="591">591</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col5 ref" href="#75CallResource" title='CallResource' data-ref="75CallResource">CallResource</a>]</a> = <a class="local col0 ref" href="#80Def" title='Def' data-ref="80Def">Def</a>;</td></tr>
<tr><th id="592">592</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col5 ref" href="#75CallResource" title='CallResource' data-ref="75CallResource">CallResource</a>]</a> = <a class="local col2 ref" href="#72SU" title='SU' data-ref="72SU">SU</a>;</td></tr>
<tr><th id="593">593</th><td>        <b>break</b>;</td></tr>
<tr><th id="594">594</th><td>      }</td></tr>
<tr><th id="595">595</th><td>}</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList14ReleasePendingEv">/// Check to see if any of the pending instructions are ready to issue.  If</i></td></tr>
<tr><th id="598">598</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList14ReleasePendingEv">/// so, add them to the available queue.</i></td></tr>
<tr><th id="599">599</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList14ReleasePendingEv" title='(anonymous namespace)::ScheduleDAGRRList::ReleasePending' data-type='void (anonymous namespace)::ScheduleDAGRRList::ReleasePending()' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList14ReleasePendingEv">ReleasePending</dfn>() {</td></tr>
<tr><th id="600">600</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedCycles" title='DisableSchedCycles' data-use='m' data-ref="DisableSchedCycles">DisableSchedCycles</a>) {</td></tr>
<tr><th id="601">601</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PendingQueue.empty() &amp;&amp; &quot;pending instrs not allowed in this mode&quot;) ? void (0) : __assert_fail (&quot;PendingQueue.empty() &amp;&amp; \&quot;pending instrs not allowed in this mode\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 601, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::PendingQueue" title='(anonymous namespace)::ScheduleDAGRRList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() &amp;&amp; <q>"pending instrs not allowed in this mode"</q>);</td></tr>
<tr><th id="602">602</th><td>    <b>return</b>;</td></tr>
<tr><th id="603">603</th><td>  }</td></tr>
<tr><th id="604">604</th><td></td></tr>
<tr><th id="605">605</th><td>  <i>// If the available queue is empty, it is safe to reset MinAvailableCycle.</i></td></tr>
<tr><th id="606">606</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm23SchedulingPriorityQueue5emptyEv" title='llvm::SchedulingPriorityQueue::empty' data-ref="_ZNK4llvm23SchedulingPriorityQueue5emptyEv">empty</a>())</td></tr>
<tr><th id="607">607</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle" title='(anonymous namespace)::ScheduleDAGRRList::MinAvailableCycle' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle">MinAvailableCycle</a> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <i>// Check to see if any of the pending instructions are ready to issue.  If</i></td></tr>
<tr><th id="610">610</th><td><i>  // so, add them to the available queue.</i></td></tr>
<tr><th id="611">611</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="81i" title='i' data-type='unsigned int' data-ref="81i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="82e" title='e' data-type='unsigned int' data-ref="82e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::PendingQueue" title='(anonymous namespace)::ScheduleDAGRRList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a> != <a class="local col2 ref" href="#82e" title='e' data-ref="82e">e</a>; ++<a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a>) {</td></tr>
<tr><th id="612">612</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="83ReadyCycle" title='ReadyCycle' data-type='unsigned int' data-ref="83ReadyCycle">ReadyCycle</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::PendingQueue" title='(anonymous namespace)::ScheduleDAGRRList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">PendingQueue</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a>]</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="613">613</th><td>    <b>if</b> (<a class="local col3 ref" href="#83ReadyCycle" title='ReadyCycle' data-ref="83ReadyCycle">ReadyCycle</a> &lt; <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle" title='(anonymous namespace)::ScheduleDAGRRList::MinAvailableCycle' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle">MinAvailableCycle</a>)</td></tr>
<tr><th id="614">614</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle" title='(anonymous namespace)::ScheduleDAGRRList::MinAvailableCycle' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle">MinAvailableCycle</a> = <a class="local col3 ref" href="#83ReadyCycle" title='ReadyCycle' data-ref="83ReadyCycle">ReadyCycle</a>;</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::PendingQueue" title='(anonymous namespace)::ScheduleDAGRRList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">PendingQueue</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a>]</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a>) {</td></tr>
<tr><th id="617">617</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList7isReadyEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::isReady' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList7isReadyEPN4llvm5SUnitE">isReady</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::PendingQueue" title='(anonymous namespace)::ScheduleDAGRRList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">PendingQueue</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a>]</a>))</td></tr>
<tr><th id="618">618</th><td>          <b>continue</b>;</td></tr>
<tr><th id="619">619</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::push' data-ref="_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE">push</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::PendingQueue" title='(anonymous namespace)::ScheduleDAGRRList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">PendingQueue</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a>]</a>);</td></tr>
<tr><th id="620">620</th><td>    }</td></tr>
<tr><th id="621">621</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::PendingQueue" title='(anonymous namespace)::ScheduleDAGRRList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">PendingQueue</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a>]</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isPending" title='llvm::SUnit::isPending' data-ref="llvm::SUnit::isPending">isPending</a> = <b>false</b>;</td></tr>
<tr><th id="622">622</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::PendingQueue" title='(anonymous namespace)::ScheduleDAGRRList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">PendingQueue</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a>]</a> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::PendingQueue" title='(anonymous namespace)::ScheduleDAGRRList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>();</td></tr>
<tr><th id="623">623</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::PendingQueue" title='(anonymous namespace)::ScheduleDAGRRList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="624">624</th><td>    --<a class="local col1 ref" href="#81i" title='i' data-ref="81i">i</a>; --<a class="local col2 ref" href="#82e" title='e' data-ref="82e">e</a>;</td></tr>
<tr><th id="625">625</th><td>  }</td></tr>
<tr><th id="626">626</th><td>}</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList14AdvanceToCycleEj">/// Move the scheduler state forward by the specified number of Cycles.</i></td></tr>
<tr><th id="629">629</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList14AdvanceToCycleEj" title='(anonymous namespace)::ScheduleDAGRRList::AdvanceToCycle' data-type='void (anonymous namespace)::ScheduleDAGRRList::AdvanceToCycle(unsigned int NextCycle)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList14AdvanceToCycleEj">AdvanceToCycle</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="84NextCycle" title='NextCycle' data-type='unsigned int' data-ref="84NextCycle">NextCycle</dfn>) {</td></tr>
<tr><th id="630">630</th><td>  <b>if</b> (<a class="local col4 ref" href="#84NextCycle" title='NextCycle' data-ref="84NextCycle">NextCycle</a> &lt;= <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CurCycle" title='(anonymous namespace)::ScheduleDAGRRList::CurCycle' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CurCycle">CurCycle</a>)</td></tr>
<tr><th id="631">631</th><td>    <b>return</b>;</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::IssueCount" title='(anonymous namespace)::ScheduleDAGRRList::IssueCount' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::IssueCount">IssueCount</a> = <var>0</var>;</td></tr>
<tr><th id="634">634</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue11setCurCycleEj" title='llvm::SchedulingPriorityQueue::setCurCycle' data-ref="_ZN4llvm23SchedulingPriorityQueue11setCurCycleEj">setCurCycle</a>(<a class="local col4 ref" href="#84NextCycle" title='NextCycle' data-ref="84NextCycle">NextCycle</a>);</td></tr>
<tr><th id="635">635</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv" title='llvm::ScheduleHazardRecognizer::isEnabled' data-ref="_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv">isEnabled</a>()) {</td></tr>
<tr><th id="636">636</th><td>    <i>// Bypass lots of virtual calls in case of long latency.</i></td></tr>
<tr><th id="637">637</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CurCycle" title='(anonymous namespace)::ScheduleDAGRRList::CurCycle' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CurCycle">CurCycle</a> = <a class="local col4 ref" href="#84NextCycle" title='NextCycle' data-ref="84NextCycle">NextCycle</a>;</td></tr>
<tr><th id="638">638</th><td>  }</td></tr>
<tr><th id="639">639</th><td>  <b>else</b> {</td></tr>
<tr><th id="640">640</th><td>    <b>for</b> (; <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CurCycle" title='(anonymous namespace)::ScheduleDAGRRList::CurCycle' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CurCycle">CurCycle</a> != <a class="local col4 ref" href="#84NextCycle" title='NextCycle' data-ref="84NextCycle">NextCycle</a>; ++<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CurCycle" title='(anonymous namespace)::ScheduleDAGRRList::CurCycle' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CurCycle">CurCycle</a>) {</td></tr>
<tr><th id="641">641</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer11RecedeCycleEv" title='llvm::ScheduleHazardRecognizer::RecedeCycle' data-ref="_ZN4llvm24ScheduleHazardRecognizer11RecedeCycleEv">RecedeCycle</a>();</td></tr>
<tr><th id="642">642</th><td>    }</td></tr>
<tr><th id="643">643</th><td>  }</td></tr>
<tr><th id="644">644</th><td>  <i>// FIXME: Instead of visiting the pending Q each time, set a dirty flag on the</i></td></tr>
<tr><th id="645">645</th><td><i>  // available Q to release pending nodes at least once before popping.</i></td></tr>
<tr><th id="646">646</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList14ReleasePendingEv" title='(anonymous namespace)::ScheduleDAGRRList::ReleasePending' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList14ReleasePendingEv">ReleasePending</a>();</td></tr>
<tr><th id="647">647</th><td>}</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList17AdvancePastStallsEPN4llvm5SUnitE">/// Move the scheduler state forward until the specified node's dependents are</i></td></tr>
<tr><th id="650">650</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList17AdvancePastStallsEPN4llvm5SUnitE">/// ready and can be scheduled with no resource conflicts.</i></td></tr>
<tr><th id="651">651</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList17AdvancePastStallsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::AdvancePastStalls' data-type='void (anonymous namespace)::ScheduleDAGRRList::AdvancePastStalls(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList17AdvancePastStallsEPN4llvm5SUnitE">AdvancePastStalls</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="85SU" title='SU' data-type='llvm::SUnit *' data-ref="85SU">SU</dfn>) {</td></tr>
<tr><th id="652">652</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedCycles" title='DisableSchedCycles' data-use='m' data-ref="DisableSchedCycles">DisableSchedCycles</a>)</td></tr>
<tr><th id="653">653</th><td>    <b>return</b>;</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  <i>// FIXME: Nodes such as CopyFromReg probably should not advance the current</i></td></tr>
<tr><th id="656">656</th><td><i>  // cycle. Otherwise, we can wrongly mask real stalls. If the non-machine node</i></td></tr>
<tr><th id="657">657</th><td><i>  // has predecessors the cycle will be advanced when they are scheduled.</i></td></tr>
<tr><th id="658">658</th><td><i>  // But given the crude nature of modeling latency though such nodes, we</i></td></tr>
<tr><th id="659">659</th><td><i>  // currently need to treat these nodes like real instructions.</i></td></tr>
<tr><th id="660">660</th><td><i>  // if (!SU-&gt;getNode() || !SU-&gt;getNode()-&gt;isMachineOpcode()) return;</i></td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="86ReadyCycle" title='ReadyCycle' data-type='unsigned int' data-ref="86ReadyCycle">ReadyCycle</dfn> = <a class="local col5 ref" href="#85SU" title='SU' data-ref="85SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>  <i>// Bump CurCycle to account for latency. We assume the latency of other</i></td></tr>
<tr><th id="665">665</th><td><i>  // available instructions may be hidden by the stall (not a full pipe stall).</i></td></tr>
<tr><th id="666">666</th><td><i>  // This updates the hazard recognizer's cycle before reserving resources for</i></td></tr>
<tr><th id="667">667</th><td><i>  // this instruction.</i></td></tr>
<tr><th id="668">668</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList14AdvanceToCycleEj" title='(anonymous namespace)::ScheduleDAGRRList::AdvanceToCycle' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList14AdvanceToCycleEj">AdvanceToCycle</a>(<a class="local col6 ref" href="#86ReadyCycle" title='ReadyCycle' data-ref="86ReadyCycle">ReadyCycle</a>);</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>  <i>// Calls are scheduled in their preceding cycle, so don't conflict with</i></td></tr>
<tr><th id="671">671</th><td><i>  // hazards from instructions after the call. EmitNode will reset the</i></td></tr>
<tr><th id="672">672</th><td><i>  // scoreboard state before emitting the call.</i></td></tr>
<tr><th id="673">673</th><td>  <b>if</b> (<a class="local col5 ref" href="#85SU" title='SU' data-ref="85SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a>)</td></tr>
<tr><th id="674">674</th><td>    <b>return</b>;</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <i>// FIXME: For resource conflicts in very long non-pipelined stages, we</i></td></tr>
<tr><th id="677">677</th><td><i>  // should probably skip ahead here to avoid useless scoreboard checks.</i></td></tr>
<tr><th id="678">678</th><td>  <em>int</em> <dfn class="local col7 decl" id="87Stalls" title='Stalls' data-type='int' data-ref="87Stalls">Stalls</dfn> = <var>0</var>;</td></tr>
<tr><th id="679">679</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="680">680</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>::<a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType" title='llvm::ScheduleHazardRecognizer::HazardType' data-ref="llvm::ScheduleHazardRecognizer::HazardType">HazardType</a> <dfn class="local col8 decl" id="88HT" title='HT' data-type='ScheduleHazardRecognizer::HazardType' data-ref="88HT">HT</dfn> =</td></tr>
<tr><th id="681">681</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer13getHazardTypeEPNS_5SUnitEi" title='llvm::ScheduleHazardRecognizer::getHazardType' data-ref="_ZN4llvm24ScheduleHazardRecognizer13getHazardTypeEPNS_5SUnitEi">getHazardType</a>(<a class="local col5 ref" href="#85SU" title='SU' data-ref="85SU">SU</a>, -<a class="local col7 ref" href="#87Stalls" title='Stalls' data-ref="87Stalls">Stalls</a>);</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>    <b>if</b> (<a class="local col8 ref" href="#88HT" title='HT' data-ref="88HT">HT</a> == <a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoHazard">NoHazard</a>)</td></tr>
<tr><th id="684">684</th><td>      <b>break</b>;</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>    ++<a class="local col7 ref" href="#87Stalls" title='Stalls' data-ref="87Stalls">Stalls</a>;</td></tr>
<tr><th id="687">687</th><td>  }</td></tr>
<tr><th id="688">688</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList14AdvanceToCycleEj" title='(anonymous namespace)::ScheduleDAGRRList::AdvanceToCycle' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList14AdvanceToCycleEj">AdvanceToCycle</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CurCycle" title='(anonymous namespace)::ScheduleDAGRRList::CurCycle' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CurCycle">CurCycle</a> + <a class="local col7 ref" href="#87Stalls" title='Stalls' data-ref="87Stalls">Stalls</a>);</td></tr>
<tr><th id="689">689</th><td>}</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList8EmitNodeEPN4llvm5SUnitE">/// Record this SUnit in the HazardRecognizer.</i></td></tr>
<tr><th id="692">692</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList8EmitNodeEPN4llvm5SUnitE">/// Does not update CurCycle.</i></td></tr>
<tr><th id="693">693</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList8EmitNodeEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::EmitNode' data-type='void (anonymous namespace)::ScheduleDAGRRList::EmitNode(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList8EmitNodeEPN4llvm5SUnitE">EmitNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="89SU" title='SU' data-type='llvm::SUnit *' data-ref="89SU">SU</dfn>) {</td></tr>
<tr><th id="694">694</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv" title='llvm::ScheduleHazardRecognizer::isEnabled' data-ref="_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv">isEnabled</a>())</td></tr>
<tr><th id="695">695</th><td>    <b>return</b>;</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>  <i>// Check for phys reg copy.</i></td></tr>
<tr><th id="698">698</th><td>  <b>if</b> (!<a class="local col9 ref" href="#89SU" title='SU' data-ref="89SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>())</td></tr>
<tr><th id="699">699</th><td>    <b>return</b>;</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>  <b>switch</b> (<a class="local col9 ref" href="#89SU" title='SU' data-ref="89SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="702">702</th><td>  <b>default</b>:</td></tr>
<tr><th id="703">703</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SU-&gt;getNode()-&gt;isMachineOpcode() &amp;&amp; &quot;This target-independent node should not be scheduled.&quot;) ? void (0) : __assert_fail (&quot;SU-&gt;getNode()-&gt;isMachineOpcode() &amp;&amp; \&quot;This target-independent node should not be scheduled.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 704, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#89SU" title='SU' data-ref="89SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() &amp;&amp;</td></tr>
<tr><th id="704">704</th><td>           <q>"This target-independent node should not be scheduled."</q>);</td></tr>
<tr><th id="705">705</th><td>    <b>break</b>;</td></tr>
<tr><th id="706">706</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::MERGE_VALUES" title='llvm::ISD::NodeType::MERGE_VALUES' data-ref="llvm::ISD::NodeType::MERGE_VALUES">MERGE_VALUES</a>:</td></tr>
<tr><th id="707">707</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TokenFactor" title='llvm::ISD::NodeType::TokenFactor' data-ref="llvm::ISD::NodeType::TokenFactor">TokenFactor</a>:</td></tr>
<tr><th id="708">708</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LIFETIME_START" title='llvm::ISD::NodeType::LIFETIME_START' data-ref="llvm::ISD::NodeType::LIFETIME_START">LIFETIME_START</a>:</td></tr>
<tr><th id="709">709</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::LIFETIME_END" title='llvm::ISD::NodeType::LIFETIME_END' data-ref="llvm::ISD::NodeType::LIFETIME_END">LIFETIME_END</a>:</td></tr>
<tr><th id="710">710</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a>:</td></tr>
<tr><th id="711">711</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>:</td></tr>
<tr><th id="712">712</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::EH_LABEL" title='llvm::ISD::NodeType::EH_LABEL' data-ref="llvm::ISD::NodeType::EH_LABEL">EH_LABEL</a>:</td></tr>
<tr><th id="713">713</th><td>    <i>// Noops don't affect the scoreboard state. Copies are likely to be</i></td></tr>
<tr><th id="714">714</th><td><i>    // removed.</i></td></tr>
<tr><th id="715">715</th><td>    <b>return</b>;</td></tr>
<tr><th id="716">716</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM" title='llvm::ISD::NodeType::INLINEASM' data-ref="llvm::ISD::NodeType::INLINEASM">INLINEASM</a>:</td></tr>
<tr><th id="717">717</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM_BR" title='llvm::ISD::NodeType::INLINEASM_BR' data-ref="llvm::ISD::NodeType::INLINEASM_BR">INLINEASM_BR</a>:</td></tr>
<tr><th id="718">718</th><td>    <i>// For inline asm, clear the pipeline state.</i></td></tr>
<tr><th id="719">719</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer5ResetEv" title='llvm::ScheduleHazardRecognizer::Reset' data-ref="_ZN4llvm24ScheduleHazardRecognizer5ResetEv">Reset</a>();</td></tr>
<tr><th id="720">720</th><td>    <b>return</b>;</td></tr>
<tr><th id="721">721</th><td>  }</td></tr>
<tr><th id="722">722</th><td>  <b>if</b> (<a class="local col9 ref" href="#89SU" title='SU' data-ref="89SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a>) {</td></tr>
<tr><th id="723">723</th><td>    <i>// Calls are scheduled with their preceding instructions. For bottom-up</i></td></tr>
<tr><th id="724">724</th><td><i>    // scheduling, clear the pipeline state before emitting.</i></td></tr>
<tr><th id="725">725</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer5ResetEv" title='llvm::ScheduleHazardRecognizer::Reset' data-ref="_ZN4llvm24ScheduleHazardRecognizer5ResetEv">Reset</a>();</td></tr>
<tr><th id="726">726</th><td>  }</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer15EmitInstructionEPNS_5SUnitE" title='llvm::ScheduleHazardRecognizer::EmitInstruction' data-ref="_ZN4llvm24ScheduleHazardRecognizer15EmitInstructionEPNS_5SUnitE">EmitInstruction</a>(<a class="local col9 ref" href="#89SU" title='SU' data-ref="89SU">SU</a>);</td></tr>
<tr><th id="729">729</th><td>}</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td><em>static</em> <em>void</em> <a class="tu decl" href="#_ZL14resetVRegCyclePN4llvm5SUnitE" title='resetVRegCycle' data-type='void resetVRegCycle(llvm::SUnit * SU)' data-ref="_ZL14resetVRegCyclePN4llvm5SUnitE">resetVRegCycle</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="90SU" title='SU' data-type='llvm::SUnit *' data-ref="90SU">SU</dfn>);</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList20ScheduleNodeBottomUpEPN4llvm5SUnitE">/// ScheduleNodeBottomUp - Add the node to the schedule. Decrement the pending</i></td></tr>
<tr><th id="734">734</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList20ScheduleNodeBottomUpEPN4llvm5SUnitE">/// count of its predecessors. If a predecessor pending count is zero, add it to</i></td></tr>
<tr><th id="735">735</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList20ScheduleNodeBottomUpEPN4llvm5SUnitE">/// the Available queue.</i></td></tr>
<tr><th id="736">736</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList20ScheduleNodeBottomUpEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::ScheduleNodeBottomUp' data-type='void (anonymous namespace)::ScheduleDAGRRList::ScheduleNodeBottomUp(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList20ScheduleNodeBottomUpEPN4llvm5SUnitE">ScheduleNodeBottomUp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="91SU" title='SU' data-type='llvm::SUnit *' data-ref="91SU">SU</dfn>) {</td></tr>
<tr><th id="737">737</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;\n*** Scheduling [&quot; &lt;&lt; CurCycle &lt;&lt; &quot;]: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n*** Scheduling ["</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CurCycle" title='(anonymous namespace)::ScheduleDAGRRList::CurCycle' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CurCycle">CurCycle</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]: "</q>);</td></tr>
<tr><th id="738">738</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dumpNode(*SU); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="virtual member" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::dumpNode' data-ref="_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>));</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><u>#<span data-ppcond="740">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="741">741</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CurCycle" title='(anonymous namespace)::ScheduleDAGRRList::CurCycle' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CurCycle">CurCycle</a> &lt; <a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>())</td></tr>
<tr><th id="742">742</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;   Height [&quot; &lt;&lt; SU-&gt;getHeight() &lt;&lt; &quot;] pipeline stall!\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"   Height ["</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>()</td></tr>
<tr><th id="743">743</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"] pipeline stall!\n"</q>);</td></tr>
<tr><th id="744">744</th><td><u>#<span data-ppcond="740">endif</span></u></td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>  <i>// FIXME: Do not modify node height. It may interfere with</i></td></tr>
<tr><th id="747">747</th><td><i>  // backtracking. Instead add a "ready cycle" to SUnit. Before scheduling the</i></td></tr>
<tr><th id="748">748</th><td><i>  // node its ready cycle can aid heuristics, and after scheduling it can</i></td></tr>
<tr><th id="749">749</th><td><i>  // indicate the scheduled cycle.</i></td></tr>
<tr><th id="750">750</th><td>  <a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit18setHeightToAtLeastEj" title='llvm::SUnit::setHeightToAtLeast' data-ref="_ZN4llvm5SUnit18setHeightToAtLeastEj">setHeightToAtLeast</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CurCycle" title='(anonymous namespace)::ScheduleDAGRRList::CurCycle' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CurCycle">CurCycle</a>);</td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td>  <i>// Reserve resources for the scheduled instruction.</i></td></tr>
<tr><th id="753">753</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList8EmitNodeEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::EmitNode' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList8EmitNodeEPN4llvm5SUnitE">EmitNode</a>(<a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>);</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>);</td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue13scheduledNodeEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::scheduledNode' data-ref="_ZN4llvm23SchedulingPriorityQueue13scheduledNodeEPNS_5SUnitE">scheduledNode</a>(<a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>);</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <i>// If HazardRec is disabled, and each inst counts as one cycle, then</i></td></tr>
<tr><th id="760">760</th><td><i>  // advance CurCycle before ReleasePredecessors to avoid useless pushes to</i></td></tr>
<tr><th id="761">761</th><td><i>  // PendingQueue for schedulers that implement HasReadyFilter.</i></td></tr>
<tr><th id="762">762</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv" title='llvm::ScheduleHazardRecognizer::isEnabled' data-ref="_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv">isEnabled</a>() &amp;&amp; <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#AvgIPC" title='AvgIPC' data-use='m' data-ref="AvgIPC">AvgIPC</a> &lt; <var>2</var>)</td></tr>
<tr><th id="763">763</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList14AdvanceToCycleEj" title='(anonymous namespace)::ScheduleDAGRRList::AdvanceToCycle' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList14AdvanceToCycleEj">AdvanceToCycle</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CurCycle" title='(anonymous namespace)::ScheduleDAGRRList::CurCycle' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CurCycle">CurCycle</a> + <var>1</var>);</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <i>// Update liveness of predecessors before successors to avoid treating a</i></td></tr>
<tr><th id="766">766</th><td><i>  // two-address node as a live range def.</i></td></tr>
<tr><th id="767">767</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::ReleasePredecessors' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">ReleasePredecessors</a>(<a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>);</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>  <i>// Release all the implicit physical register defs that are live.</i></td></tr>
<tr><th id="770">770</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col2 decl" id="92Succ" title='Succ' data-type='llvm::SDep &amp;' data-ref="92Succ">Succ</dfn> : <a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="771">771</th><td>    <i>// LiveRegDegs[Succ.getReg()] != SU when SU is a two-address node.</i></td></tr>
<tr><th id="772">772</th><td>    <b>if</b> (<a class="local col2 ref" href="#92Succ" title='Succ' data-ref="92Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col2 ref" href="#92Succ" title='Succ' data-ref="92Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a> == <a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>) {</td></tr>
<tr><th id="773">773</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumLiveRegs &gt; 0 &amp;&amp; &quot;NumLiveRegs is already zero!&quot;) ? void (0) : __assert_fail (&quot;NumLiveRegs &gt; 0 &amp;&amp; \&quot;NumLiveRegs is already zero!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 773, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGRRList::NumLiveRegs' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">NumLiveRegs</a> &gt; <var>0</var> &amp;&amp; <q>"NumLiveRegs is already zero!"</q>);</td></tr>
<tr><th id="774">774</th><td>      --<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGRRList::NumLiveRegs' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">NumLiveRegs</a>;</td></tr>
<tr><th id="775">775</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col2 ref" href="#92Succ" title='Succ' data-ref="92Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="776">776</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col2 ref" href="#92Succ" title='Succ' data-ref="92Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="777">777</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList20releaseInterferencesEj" title='(anonymous namespace)::ScheduleDAGRRList::releaseInterferences' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList20releaseInterferencesEj">releaseInterferences</a>(<a class="local col2 ref" href="#92Succ" title='Succ' data-ref="92Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>());</td></tr>
<tr><th id="778">778</th><td>    }</td></tr>
<tr><th id="779">779</th><td>  }</td></tr>
<tr><th id="780">780</th><td>  <i>// Release the special call resource dependence, if this is the beginning</i></td></tr>
<tr><th id="781">781</th><td><i>  // of a call.</i></td></tr>
<tr><th id="782">782</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="93CallResource" title='CallResource' data-type='unsigned int' data-ref="93CallResource">CallResource</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>();</td></tr>
<tr><th id="783">783</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col3 ref" href="#93CallResource" title='CallResource' data-ref="93CallResource">CallResource</a>]</a> == <a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>)</td></tr>
<tr><th id="784">784</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="94SUNode" title='SUNode' data-type='const llvm::SDNode *' data-ref="94SUNode">SUNode</dfn> = <a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(); <a class="local col4 ref" href="#94SUNode" title='SUNode' data-ref="94SUNode">SUNode</a>;</td></tr>
<tr><th id="785">785</th><td>         <a class="local col4 ref" href="#94SUNode" title='SUNode' data-ref="94SUNode">SUNode</a> = <a class="local col4 ref" href="#94SUNode" title='SUNode' data-ref="94SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>()) {</td></tr>
<tr><th id="786">786</th><td>      <b>if</b> (<a class="local col4 ref" href="#94SUNode" title='SUNode' data-ref="94SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() &amp;&amp;</td></tr>
<tr><th id="787">787</th><td>          <a class="local col4 ref" href="#94SUNode" title='SUNode' data-ref="94SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() == <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameSetupOpcode' data-ref="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv">getCallFrameSetupOpcode</a>()) {</td></tr>
<tr><th id="788">788</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumLiveRegs &gt; 0 &amp;&amp; &quot;NumLiveRegs is already zero!&quot;) ? void (0) : __assert_fail (&quot;NumLiveRegs &gt; 0 &amp;&amp; \&quot;NumLiveRegs is already zero!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 788, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGRRList::NumLiveRegs' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">NumLiveRegs</a> &gt; <var>0</var> &amp;&amp; <q>"NumLiveRegs is already zero!"</q>);</td></tr>
<tr><th id="789">789</th><td>        --<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGRRList::NumLiveRegs' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">NumLiveRegs</a>;</td></tr>
<tr><th id="790">790</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col3 ref" href="#93CallResource" title='CallResource' data-ref="93CallResource">CallResource</a>]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="791">791</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col3 ref" href="#93CallResource" title='CallResource' data-ref="93CallResource">CallResource</a>]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="792">792</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList20releaseInterferencesEj" title='(anonymous namespace)::ScheduleDAGRRList::releaseInterferences' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList20releaseInterferencesEj">releaseInterferences</a>(<a class="local col3 ref" href="#93CallResource" title='CallResource' data-ref="93CallResource">CallResource</a>);</td></tr>
<tr><th id="793">793</th><td>      }</td></tr>
<tr><th id="794">794</th><td>    }</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td>  <a class="tu ref" href="#_ZL14resetVRegCyclePN4llvm5SUnitE" title='resetVRegCycle' data-use='c' data-ref="_ZL14resetVRegCyclePN4llvm5SUnitE">resetVRegCycle</a>(<a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>);</td></tr>
<tr><th id="797">797</th><td></td></tr>
<tr><th id="798">798</th><td>  <a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> = <b>true</b>;</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>  <i>// Conditions under which the scheduler should eagerly advance the cycle:</i></td></tr>
<tr><th id="801">801</th><td><i>  // (1) No available instructions</i></td></tr>
<tr><th id="802">802</th><td><i>  // (2) All pipelines full, so available instructions must have hazards.</i></td></tr>
<tr><th id="803">803</th><td><i>  //</i></td></tr>
<tr><th id="804">804</th><td><i>  // If HazardRec is disabled, the cycle was pre-advanced before calling</i></td></tr>
<tr><th id="805">805</th><td><i>  // ReleasePredecessors. In that case, IssueCount should remain 0.</i></td></tr>
<tr><th id="806">806</th><td><i>  //</i></td></tr>
<tr><th id="807">807</th><td><i>  // Check AvailableQueue after ReleasePredecessors in case of zero latency.</i></td></tr>
<tr><th id="808">808</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv" title='llvm::ScheduleHazardRecognizer::isEnabled' data-ref="_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv">isEnabled</a>() || <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#AvgIPC" title='AvgIPC' data-use='m' data-ref="AvgIPC">AvgIPC</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="809">809</th><td>    <b>if</b> (<a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>() &amp;&amp; <a class="local col1 ref" href="#91SU" title='SU' data-ref="91SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="810">810</th><td>      ++<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::IssueCount" title='(anonymous namespace)::ScheduleDAGRRList::IssueCount' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::IssueCount">IssueCount</a>;</td></tr>
<tr><th id="811">811</th><td>    <b>if</b> ((<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv" title='llvm::ScheduleHazardRecognizer::isEnabled' data-ref="_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv">isEnabled</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer12atIssueLimitEv" title='llvm::ScheduleHazardRecognizer::atIssueLimit' data-ref="_ZNK4llvm24ScheduleHazardRecognizer12atIssueLimitEv">atIssueLimit</a>())</td></tr>
<tr><th id="812">812</th><td>        || (!<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv" title='llvm::ScheduleHazardRecognizer::isEnabled' data-ref="_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv">isEnabled</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::IssueCount" title='(anonymous namespace)::ScheduleDAGRRList::IssueCount' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::IssueCount">IssueCount</a> == <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#AvgIPC" title='AvgIPC' data-use='m' data-ref="AvgIPC">AvgIPC</a>))</td></tr>
<tr><th id="813">813</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList14AdvanceToCycleEj" title='(anonymous namespace)::ScheduleDAGRRList::AdvanceToCycle' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList14AdvanceToCycleEj">AdvanceToCycle</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CurCycle" title='(anonymous namespace)::ScheduleDAGRRList::CurCycle' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CurCycle">CurCycle</a> + <var>1</var>);</td></tr>
<tr><th id="814">814</th><td>  }</td></tr>
<tr><th id="815">815</th><td>}</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList11CapturePredEPN4llvm4SDepE">/// CapturePred - This does the opposite of ReleasePred. Since SU is being</i></td></tr>
<tr><th id="818">818</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList11CapturePredEPN4llvm4SDepE">/// unscheduled, increase the succ left count of its predecessors. Remove</i></td></tr>
<tr><th id="819">819</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList11CapturePredEPN4llvm4SDepE">/// them from AvailableQueue if necessary.</i></td></tr>
<tr><th id="820">820</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList11CapturePredEPN4llvm4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::CapturePred' data-type='void (anonymous namespace)::ScheduleDAGRRList::CapturePred(llvm::SDep * PredEdge)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList11CapturePredEPN4llvm4SDepE">CapturePred</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col5 decl" id="95PredEdge" title='PredEdge' data-type='llvm::SDep *' data-ref="95PredEdge">PredEdge</dfn>) {</td></tr>
<tr><th id="821">821</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="96PredSU" title='PredSU' data-type='llvm::SUnit *' data-ref="96PredSU">PredSU</dfn> = <a class="local col5 ref" href="#95PredEdge" title='PredEdge' data-ref="95PredEdge">PredEdge</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="822">822</th><td>  <b>if</b> (<a class="local col6 ref" href="#96PredSU" title='PredSU' data-ref="96PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a>) {</td></tr>
<tr><th id="823">823</th><td>    <a class="local col6 ref" href="#96PredSU" title='PredSU' data-ref="96PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> = <b>false</b>;</td></tr>
<tr><th id="824">824</th><td>    <b>if</b> (!<a class="local col6 ref" href="#96PredSU" title='PredSU' data-ref="96PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isPending" title='llvm::SUnit::isPending' data-ref="llvm::SUnit::isPending">isPending</a>)</td></tr>
<tr><th id="825">825</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue6removeEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::remove' data-ref="_ZN4llvm23SchedulingPriorityQueue6removeEPNS_5SUnitE">remove</a>(<a class="local col6 ref" href="#96PredSU" title='PredSU' data-ref="96PredSU">PredSU</a>);</td></tr>
<tr><th id="826">826</th><td>  }</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PredSU-&gt;NumSuccsLeft &lt; std::numeric_limits&lt;unsigned&gt;::max() &amp;&amp; &quot;NumSuccsLeft will overflow!&quot;) ? void (0) : __assert_fail (&quot;PredSU-&gt;NumSuccsLeft &lt; std::numeric_limits&lt;unsigned&gt;::max() &amp;&amp; \&quot;NumSuccsLeft will overflow!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 829, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#96PredSU" title='PredSU' data-ref="96PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a> &lt; std::<a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>() &amp;&amp;</td></tr>
<tr><th id="829">829</th><td>         <q>"NumSuccsLeft will overflow!"</q>);</td></tr>
<tr><th id="830">830</th><td>  ++<a class="local col6 ref" href="#96PredSU" title='PredSU' data-ref="96PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a>;</td></tr>
<tr><th id="831">831</th><td>}</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList22UnscheduleNodeBottomUpEPN4llvm5SUnitE">/// UnscheduleNodeBottomUp - Remove the node from the schedule, update its and</i></td></tr>
<tr><th id="834">834</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList22UnscheduleNodeBottomUpEPN4llvm5SUnitE">/// its predecessor states to reflect the change.</i></td></tr>
<tr><th id="835">835</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList22UnscheduleNodeBottomUpEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::UnscheduleNodeBottomUp' data-type='void (anonymous namespace)::ScheduleDAGRRList::UnscheduleNodeBottomUp(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList22UnscheduleNodeBottomUpEPN4llvm5SUnitE">UnscheduleNodeBottomUp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="97SU" title='SU' data-type='llvm::SUnit *' data-ref="97SU">SU</dfn>) {</td></tr>
<tr><th id="836">836</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;*** Unscheduling [&quot; &lt;&lt; SU-&gt;getHeight() &lt;&lt; &quot;]: &quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Unscheduling ["</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"]: "</q>);</td></tr>
<tr><th id="837">837</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dumpNode(*SU); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="virtual member" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::dumpNode' data-ref="_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>));</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col8 decl" id="98Pred" title='Pred' data-type='llvm::SDep &amp;' data-ref="98Pred">Pred</dfn> : <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="840">840</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList11CapturePredEPN4llvm4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::CapturePred' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList11CapturePredEPN4llvm4SDepE">CapturePred</a>(&amp;<a class="local col8 ref" href="#98Pred" title='Pred' data-ref="98Pred">Pred</a>);</td></tr>
<tr><th id="841">841</th><td>    <b>if</b> (<a class="local col8 ref" href="#98Pred" title='Pred' data-ref="98Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>() &amp;&amp; <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a> == <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col8 ref" href="#98Pred" title='Pred' data-ref="98Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a>){</td></tr>
<tr><th id="842">842</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumLiveRegs &gt; 0 &amp;&amp; &quot;NumLiveRegs is already zero!&quot;) ? void (0) : __assert_fail (&quot;NumLiveRegs &gt; 0 &amp;&amp; \&quot;NumLiveRegs is already zero!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 842, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGRRList::NumLiveRegs' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">NumLiveRegs</a> &gt; <var>0</var> &amp;&amp; <q>"NumLiveRegs is already zero!"</q>);</td></tr>
<tr><th id="843">843</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LiveRegDefs[Pred.getReg()] == Pred.getSUnit() &amp;&amp; &quot;Physical register dependency violated?&quot;) ? void (0) : __assert_fail (&quot;LiveRegDefs[Pred.getReg()] == Pred.getSUnit() &amp;&amp; \&quot;Physical register dependency violated?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 844, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a>[<a class="local col8 ref" href="#98Pred" title='Pred' data-ref="98Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()] == <a class="local col8 ref" href="#98Pred" title='Pred' data-ref="98Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>() &amp;&amp;</td></tr>
<tr><th id="844">844</th><td>             <q>"Physical register dependency violated?"</q>);</td></tr>
<tr><th id="845">845</th><td>      --<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGRRList::NumLiveRegs' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">NumLiveRegs</a>;</td></tr>
<tr><th id="846">846</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col8 ref" href="#98Pred" title='Pred' data-ref="98Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="847">847</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col8 ref" href="#98Pred" title='Pred' data-ref="98Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="848">848</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList20releaseInterferencesEj" title='(anonymous namespace)::ScheduleDAGRRList::releaseInterferences' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList20releaseInterferencesEj">releaseInterferences</a>(<a class="local col8 ref" href="#98Pred" title='Pred' data-ref="98Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>());</td></tr>
<tr><th id="849">849</th><td>    }</td></tr>
<tr><th id="850">850</th><td>  }</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  <i>// Reclaim the special call resource dependence, if this is the beginning</i></td></tr>
<tr><th id="853">853</th><td><i>  // of a call.</i></td></tr>
<tr><th id="854">854</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="99CallResource" title='CallResource' data-type='unsigned int' data-ref="99CallResource">CallResource</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>();</td></tr>
<tr><th id="855">855</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="100SUNode" title='SUNode' data-type='const llvm::SDNode *' data-ref="100SUNode">SUNode</dfn> = <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(); <a class="local col0 ref" href="#100SUNode" title='SUNode' data-ref="100SUNode">SUNode</a>;</td></tr>
<tr><th id="856">856</th><td>       <a class="local col0 ref" href="#100SUNode" title='SUNode' data-ref="100SUNode">SUNode</a> = <a class="local col0 ref" href="#100SUNode" title='SUNode' data-ref="100SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>()) {</td></tr>
<tr><th id="857">857</th><td>    <b>if</b> (<a class="local col0 ref" href="#100SUNode" title='SUNode' data-ref="100SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() &amp;&amp;</td></tr>
<tr><th id="858">858</th><td>        <a class="local col0 ref" href="#100SUNode" title='SUNode' data-ref="100SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() == <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameSetupOpcode' data-ref="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv">getCallFrameSetupOpcode</a>()) {</td></tr>
<tr><th id="859">859</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="101SeqEnd" title='SeqEnd' data-type='llvm::SUnit *' data-ref="101SeqEnd">SeqEnd</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CallSeqEndForStart" title='(anonymous namespace)::ScheduleDAGRRList::CallSeqEndForStart' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CallSeqEndForStart">CallSeqEndForStart</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>]</a>;</td></tr>
<tr><th id="860">860</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SeqEnd &amp;&amp; &quot;Call sequence start/end must be known&quot;) ? void (0) : __assert_fail (&quot;SeqEnd &amp;&amp; \&quot;Call sequence start/end must be known\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 860, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#101SeqEnd" title='SeqEnd' data-ref="101SeqEnd">SeqEnd</a> &amp;&amp; <q>"Call sequence start/end must be known"</q>);</td></tr>
<tr><th id="861">861</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!LiveRegDefs[CallResource]) ? void (0) : __assert_fail (&quot;!LiveRegDefs[CallResource]&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 861, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a>[<a class="local col9 ref" href="#99CallResource" title='CallResource' data-ref="99CallResource">CallResource</a>]);</td></tr>
<tr><th id="862">862</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!LiveRegGens[CallResource]) ? void (0) : __assert_fail (&quot;!LiveRegGens[CallResource]&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 862, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a>[<a class="local col9 ref" href="#99CallResource" title='CallResource' data-ref="99CallResource">CallResource</a>]);</td></tr>
<tr><th id="863">863</th><td>      ++<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGRRList::NumLiveRegs' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">NumLiveRegs</a>;</td></tr>
<tr><th id="864">864</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col9 ref" href="#99CallResource" title='CallResource' data-ref="99CallResource">CallResource</a>]</a> = <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>;</td></tr>
<tr><th id="865">865</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col9 ref" href="#99CallResource" title='CallResource' data-ref="99CallResource">CallResource</a>]</a> = <a class="local col1 ref" href="#101SeqEnd" title='SeqEnd' data-ref="101SeqEnd">SeqEnd</a>;</td></tr>
<tr><th id="866">866</th><td>    }</td></tr>
<tr><th id="867">867</th><td>  }</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td>  <i>// Release the special call resource dependence, if this is the end</i></td></tr>
<tr><th id="870">870</th><td><i>  // of a call.</i></td></tr>
<tr><th id="871">871</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col9 ref" href="#99CallResource" title='CallResource' data-ref="99CallResource">CallResource</a>]</a> == <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>)</td></tr>
<tr><th id="872">872</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="102SUNode" title='SUNode' data-type='const llvm::SDNode *' data-ref="102SUNode">SUNode</dfn> = <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(); <a class="local col2 ref" href="#102SUNode" title='SUNode' data-ref="102SUNode">SUNode</a>;</td></tr>
<tr><th id="873">873</th><td>         <a class="local col2 ref" href="#102SUNode" title='SUNode' data-ref="102SUNode">SUNode</a> = <a class="local col2 ref" href="#102SUNode" title='SUNode' data-ref="102SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>()) {</td></tr>
<tr><th id="874">874</th><td>      <b>if</b> (<a class="local col2 ref" href="#102SUNode" title='SUNode' data-ref="102SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() &amp;&amp;</td></tr>
<tr><th id="875">875</th><td>          <a class="local col2 ref" href="#102SUNode" title='SUNode' data-ref="102SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() == <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</a>()) {</td></tr>
<tr><th id="876">876</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NumLiveRegs &gt; 0 &amp;&amp; &quot;NumLiveRegs is already zero!&quot;) ? void (0) : __assert_fail (&quot;NumLiveRegs &gt; 0 &amp;&amp; \&quot;NumLiveRegs is already zero!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 876, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGRRList::NumLiveRegs' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">NumLiveRegs</a> &gt; <var>0</var> &amp;&amp; <q>"NumLiveRegs is already zero!"</q>);</td></tr>
<tr><th id="877">877</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LiveRegDefs[CallResource]) ? void (0) : __assert_fail (&quot;LiveRegDefs[CallResource]&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 877, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a>[<a class="local col9 ref" href="#99CallResource" title='CallResource' data-ref="99CallResource">CallResource</a>]);</td></tr>
<tr><th id="878">878</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LiveRegGens[CallResource]) ? void (0) : __assert_fail (&quot;LiveRegGens[CallResource]&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 878, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a>[<a class="local col9 ref" href="#99CallResource" title='CallResource' data-ref="99CallResource">CallResource</a>]);</td></tr>
<tr><th id="879">879</th><td>        --<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGRRList::NumLiveRegs' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">NumLiveRegs</a>;</td></tr>
<tr><th id="880">880</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col9 ref" href="#99CallResource" title='CallResource' data-ref="99CallResource">CallResource</a>]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="881">881</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col9 ref" href="#99CallResource" title='CallResource' data-ref="99CallResource">CallResource</a>]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="882">882</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList20releaseInterferencesEj" title='(anonymous namespace)::ScheduleDAGRRList::releaseInterferences' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList20releaseInterferencesEj">releaseInterferences</a>(<a class="local col9 ref" href="#99CallResource" title='CallResource' data-ref="99CallResource">CallResource</a>);</td></tr>
<tr><th id="883">883</th><td>      }</td></tr>
<tr><th id="884">884</th><td>    }</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="103Succ" title='Succ' data-type='llvm::SDep &amp;' data-ref="103Succ">Succ</dfn> : <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="887">887</th><td>    <b>if</b> (<a class="local col3 ref" href="#103Succ" title='Succ' data-ref="103Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>()) {</td></tr>
<tr><th id="888">888</th><td>      <em>auto</em> <dfn class="local col4 decl" id="104Reg" title='Reg' data-type='unsigned int' data-ref="104Reg">Reg</dfn> = <a class="local col3 ref" href="#103Succ" title='Succ' data-ref="103Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>();</td></tr>
<tr><th id="889">889</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col4 ref" href="#104Reg" title='Reg' data-ref="104Reg">Reg</a>]</a>)</td></tr>
<tr><th id="890">890</th><td>        ++<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGRRList::NumLiveRegs' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">NumLiveRegs</a>;</td></tr>
<tr><th id="891">891</th><td>      <i>// This becomes the nearest def. Note that an earlier def may still be</i></td></tr>
<tr><th id="892">892</th><td><i>      // pending if this is a two-address node.</i></td></tr>
<tr><th id="893">893</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col4 ref" href="#104Reg" title='Reg' data-ref="104Reg">Reg</a>]</a> = <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>;</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td>      <i>// Update LiveRegGen only if was empty before this unscheduling.</i></td></tr>
<tr><th id="896">896</th><td><i>      // This is to avoid incorrect updating LiveRegGen set in previous run.</i></td></tr>
<tr><th id="897">897</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col4 ref" href="#104Reg" title='Reg' data-ref="104Reg">Reg</a>]</a>) {</td></tr>
<tr><th id="898">898</th><td>        <i>// Find the successor with the lowest height.</i></td></tr>
<tr><th id="899">899</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col4 ref" href="#104Reg" title='Reg' data-ref="104Reg">Reg</a>]</a> = <a class="local col3 ref" href="#103Succ" title='Succ' data-ref="103Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="900">900</th><td>        <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="105Succ2" title='Succ2' data-type='llvm::SDep &amp;' data-ref="105Succ2">Succ2</dfn> : <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="901">901</th><td>          <b>if</b> (<a class="local col5 ref" href="#105Succ2" title='Succ2' data-ref="105Succ2">Succ2</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>() &amp;&amp; <a class="local col5 ref" href="#105Succ2" title='Succ2' data-ref="105Succ2">Succ2</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>() == <a class="local col4 ref" href="#104Reg" title='Reg' data-ref="104Reg">Reg</a> &amp;&amp;</td></tr>
<tr><th id="902">902</th><td>              <a class="local col5 ref" href="#105Succ2" title='Succ2' data-ref="105Succ2">Succ2</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &lt; <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col4 ref" href="#104Reg" title='Reg' data-ref="104Reg">Reg</a>]</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>())</td></tr>
<tr><th id="903">903</th><td>            <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col4 ref" href="#104Reg" title='Reg' data-ref="104Reg">Reg</a>]</a> = <a class="local col5 ref" href="#105Succ2" title='Succ2' data-ref="105Succ2">Succ2</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="904">904</th><td>        }</td></tr>
<tr><th id="905">905</th><td>      }</td></tr>
<tr><th id="906">906</th><td>    }</td></tr>
<tr><th id="907">907</th><td>  }</td></tr>
<tr><th id="908">908</th><td>  <b>if</b> (<a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &lt; <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle" title='(anonymous namespace)::ScheduleDAGRRList::MinAvailableCycle' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle">MinAvailableCycle</a>)</td></tr>
<tr><th id="909">909</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle" title='(anonymous namespace)::ScheduleDAGRRList::MinAvailableCycle' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle">MinAvailableCycle</a> = <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td>  <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm5SUnit14setHeightDirtyEv" title='llvm::SUnit::setHeightDirty' data-ref="_ZN4llvm5SUnit14setHeightDirtyEv">setHeightDirty</a>();</td></tr>
<tr><th id="912">912</th><td>  <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> = <b>false</b>;</td></tr>
<tr><th id="913">913</th><td>  <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> = <b>true</b>;</td></tr>
<tr><th id="914">914</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedCycles" title='DisableSchedCycles' data-use='m' data-ref="DisableSchedCycles">DisableSchedCycles</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm23SchedulingPriorityQueue14hasReadyFilterEv" title='llvm::SchedulingPriorityQueue::hasReadyFilter' data-ref="_ZNK4llvm23SchedulingPriorityQueue14hasReadyFilterEv">hasReadyFilter</a>()) {</td></tr>
<tr><th id="915">915</th><td>    <i>// Don't make available until backtracking is complete.</i></td></tr>
<tr><th id="916">916</th><td>    <a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isPending" title='llvm::SUnit::isPending' data-ref="llvm::SUnit::isPending">isPending</a> = <b>true</b>;</td></tr>
<tr><th id="917">917</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::PendingQueue" title='(anonymous namespace)::ScheduleDAGRRList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>);</td></tr>
<tr><th id="918">918</th><td>  }</td></tr>
<tr><th id="919">919</th><td>  <b>else</b> {</td></tr>
<tr><th id="920">920</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::push' data-ref="_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE">push</a>(<a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>);</td></tr>
<tr><th id="921">921</th><td>  }</td></tr>
<tr><th id="922">922</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue15unscheduledNodeEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::unscheduledNode' data-ref="_ZN4llvm23SchedulingPriorityQueue15unscheduledNodeEPNS_5SUnitE">unscheduledNode</a>(<a class="local col7 ref" href="#97SU" title='SU' data-ref="97SU">SU</a>);</td></tr>
<tr><th id="923">923</th><td>}</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList28RestoreHazardCheckerBottomUpEv">/// After backtracking, the hazard checker needs to be restored to a state</i></td></tr>
<tr><th id="926">926</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList28RestoreHazardCheckerBottomUpEv">/// corresponding the current cycle.</i></td></tr>
<tr><th id="927">927</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList28RestoreHazardCheckerBottomUpEv" title='(anonymous namespace)::ScheduleDAGRRList::RestoreHazardCheckerBottomUp' data-type='void (anonymous namespace)::ScheduleDAGRRList::RestoreHazardCheckerBottomUp()' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList28RestoreHazardCheckerBottomUpEv">RestoreHazardCheckerBottomUp</dfn>() {</td></tr>
<tr><th id="928">928</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer5ResetEv" title='llvm::ScheduleHazardRecognizer::Reset' data-ref="_ZN4llvm24ScheduleHazardRecognizer5ResetEv">Reset</a>();</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="106LookAhead" title='LookAhead' data-type='unsigned int' data-ref="106LookAhead">LookAhead</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3minRKT_S1_" title='std::min' data-ref="_ZSt3minRKT_S1_">min</a>((<em>unsigned</em>)<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(),</td></tr>
<tr><th id="931">931</th><td>                                <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer15getMaxLookAheadEv" title='llvm::ScheduleHazardRecognizer::getMaxLookAhead' data-ref="_ZNK4llvm24ScheduleHazardRecognizer15getMaxLookAheadEv">getMaxLookAhead</a>());</td></tr>
<tr><th id="932">932</th><td>  <b>if</b> (<a class="local col6 ref" href="#106LookAhead" title='LookAhead' data-ref="106LookAhead">LookAhead</a> == <var>0</var>)</td></tr>
<tr><th id="933">933</th><td>    <b>return</b>;</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::const_iterator" title='std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;::const_iterator' data-type='__gnu_cxx::__normal_iterator&lt;const_pointer, vector&lt;SUnit *, allocator&lt;SUnit *&gt; &gt; &gt;' data-ref="std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::const_iterator">const_iterator</a> <dfn class="local col7 decl" id="107I" title='I' data-type='std::vector&lt;SUnit *&gt;::const_iterator' data-ref="107I">I</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}" title='__gnu_cxx::__normal_iterator::__normal_iterator&lt;_Iterator, _Container&gt;' data-ref="__gnu_cxx::__normal_iterator::__normal_iterator{_Iterator,_Container}"></a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>() <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator-" title='__gnu_cxx::__normal_iterator::operator-' data-ref="__gnu_cxx::__normal_iterator::operator-">-</a> <a class="local col6 ref" href="#106LookAhead" title='LookAhead' data-ref="106LookAhead">LookAhead</a>);</td></tr>
<tr><th id="936">936</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="108HazardCycle" title='HazardCycle' data-type='unsigned int' data-ref="108HazardCycle">HazardCycle</dfn> = (<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="937">937</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="109E" title='E' data-type='__gnu_cxx::__normal_iterator&lt;llvm::SUnit **, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;' data-ref="109E">E</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); <a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col9 ref" href="#109E" title='E' data-ref="109E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a>) {</td></tr>
<tr><th id="938">938</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="110SU" title='SU' data-type='llvm::SUnit *' data-ref="110SU">SU</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col7 ref" href="#107I" title='I' data-ref="107I">I</a>;</td></tr>
<tr><th id="939">939</th><td>    <b>for</b> (; <a class="local col0 ref" href="#110SU" title='SU' data-ref="110SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &gt; <a class="local col8 ref" href="#108HazardCycle" title='HazardCycle' data-ref="108HazardCycle">HazardCycle</a>; ++<a class="local col8 ref" href="#108HazardCycle" title='HazardCycle' data-ref="108HazardCycle">HazardCycle</a>) {</td></tr>
<tr><th id="940">940</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::HazardRec" title='(anonymous namespace)::ScheduleDAGRRList::HazardRec' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::HazardRec">HazardRec</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer11RecedeCycleEv" title='llvm::ScheduleHazardRecognizer::RecedeCycle' data-ref="_ZN4llvm24ScheduleHazardRecognizer11RecedeCycleEv">RecedeCycle</a>();</td></tr>
<tr><th id="941">941</th><td>    }</td></tr>
<tr><th id="942">942</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList8EmitNodeEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::EmitNode' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList8EmitNodeEPN4llvm5SUnitE">EmitNode</a>(<a class="local col0 ref" href="#110SU" title='SU' data-ref="110SU">SU</a>);</td></tr>
<tr><th id="943">943</th><td>  }</td></tr>
<tr><th id="944">944</th><td>}</td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList17BacktrackBottomUpEPN4llvm5SUnitES3_">/// BacktrackBottomUp - Backtrack scheduling to a previous cycle specified in</i></td></tr>
<tr><th id="947">947</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList17BacktrackBottomUpEPN4llvm5SUnitES3_">/// BTCycle in order to schedule a specific node.</i></td></tr>
<tr><th id="948">948</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList17BacktrackBottomUpEPN4llvm5SUnitES3_" title='(anonymous namespace)::ScheduleDAGRRList::BacktrackBottomUp' data-type='void (anonymous namespace)::ScheduleDAGRRList::BacktrackBottomUp(llvm::SUnit * SU, llvm::SUnit * BtSU)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList17BacktrackBottomUpEPN4llvm5SUnitES3_">BacktrackBottomUp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="111SU" title='SU' data-type='llvm::SUnit *' data-ref="111SU">SU</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="112BtSU" title='BtSU' data-type='llvm::SUnit *' data-ref="112BtSU">BtSU</dfn>) {</td></tr>
<tr><th id="949">949</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="113OldSU" title='OldSU' data-type='llvm::SUnit *' data-ref="113OldSU">OldSU</dfn> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>();</td></tr>
<tr><th id="950">950</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="951">951</th><td>    <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="952">952</th><td>    <i>// FIXME: use ready cycle instead of height</i></td></tr>
<tr><th id="953">953</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CurCycle" title='(anonymous namespace)::ScheduleDAGRRList::CurCycle' data-use='w' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CurCycle">CurCycle</a> = <a class="local col3 ref" href="#113OldSU" title='OldSU' data-ref="113OldSU">OldSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="954">954</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList22UnscheduleNodeBottomUpEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::UnscheduleNodeBottomUp' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList22UnscheduleNodeBottomUpEPN4llvm5SUnitE">UnscheduleNodeBottomUp</a>(<a class="local col3 ref" href="#113OldSU" title='OldSU' data-ref="113OldSU">OldSU</a>);</td></tr>
<tr><th id="955">955</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue11setCurCycleEj" title='llvm::SchedulingPriorityQueue::setCurCycle' data-ref="_ZN4llvm23SchedulingPriorityQueue11setCurCycleEj">setCurCycle</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CurCycle" title='(anonymous namespace)::ScheduleDAGRRList::CurCycle' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CurCycle">CurCycle</a>);</td></tr>
<tr><th id="956">956</th><td>    <b>if</b> (<a class="local col3 ref" href="#113OldSU" title='OldSU' data-ref="113OldSU">OldSU</a> == <a class="local col2 ref" href="#112BtSU" title='BtSU' data-ref="112BtSU">BtSU</a>)</td></tr>
<tr><th id="957">957</th><td>      <b>break</b>;</td></tr>
<tr><th id="958">958</th><td>    <a class="local col3 ref" href="#113OldSU" title='OldSU' data-ref="113OldSU">OldSU</a> = <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>();</td></tr>
<tr><th id="959">959</th><td>  }</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!SU-&gt;isSucc(OldSU) &amp;&amp; &quot;Something is wrong!&quot;) ? void (0) : __assert_fail (&quot;!SU-&gt;isSucc(OldSU) &amp;&amp; \&quot;Something is wrong!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 961, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col1 ref" href="#111SU" title='SU' data-ref="111SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit6isSuccEPKS0_" title='llvm::SUnit::isSucc' data-ref="_ZNK4llvm5SUnit6isSuccEPKS0_">isSucc</a>(<a class="local col3 ref" href="#113OldSU" title='OldSU' data-ref="113OldSU">OldSU</a>) &amp;&amp; <q>"Something is wrong!"</q>);</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList28RestoreHazardCheckerBottomUpEv" title='(anonymous namespace)::ScheduleDAGRRList::RestoreHazardCheckerBottomUp' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList28RestoreHazardCheckerBottomUpEv">RestoreHazardCheckerBottomUp</a>();</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList14ReleasePendingEv" title='(anonymous namespace)::ScheduleDAGRRList::ReleasePending' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList14ReleasePendingEv">ReleasePending</a>();</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#64" title='NumBacktracks' data-ref="NumBacktracks">NumBacktracks</a>;</td></tr>
<tr><th id="968">968</th><td>}</td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isOperandOfPKN4llvm5SUnitEPNS_6SDNodeE" title='isOperandOf' data-type='bool isOperandOf(const llvm::SUnit * SU, llvm::SDNode * N)' data-ref="_ZL11isOperandOfPKN4llvm5SUnitEPNS_6SDNodeE">isOperandOf</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="114SU" title='SU' data-type='const llvm::SUnit *' data-ref="114SU">SU</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="115N" title='N' data-type='llvm::SDNode *' data-ref="115N">N</dfn>) {</td></tr>
<tr><th id="971">971</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="116SUNode" title='SUNode' data-type='const llvm::SDNode *' data-ref="116SUNode">SUNode</dfn> = <a class="local col4 ref" href="#114SU" title='SU' data-ref="114SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(); <a class="local col6 ref" href="#116SUNode" title='SUNode' data-ref="116SUNode">SUNode</a>;</td></tr>
<tr><th id="972">972</th><td>       <a class="local col6 ref" href="#116SUNode" title='SUNode' data-ref="116SUNode">SUNode</a> = <a class="local col6 ref" href="#116SUNode" title='SUNode' data-ref="116SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>()) {</td></tr>
<tr><th id="973">973</th><td>    <b>if</b> (<a class="local col6 ref" href="#116SUNode" title='SUNode' data-ref="116SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode11isOperandOfEPKS0_" title='llvm::SDNode::isOperandOf' data-ref="_ZNK4llvm6SDNode11isOperandOfEPKS0_">isOperandOf</a>(<a class="local col5 ref" href="#115N" title='N' data-ref="115N">N</a>))</td></tr>
<tr><th id="974">974</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="975">975</th><td>  }</td></tr>
<tr><th id="976">976</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="977">977</th><td>}</td></tr>
<tr><th id="978">978</th><td></td></tr>
<tr><th id="979">979</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList11TryUnfoldSUEPN4llvm5SUnitE">/// TryUnfold - Attempt to unfold</i></td></tr>
<tr><th id="980">980</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList11TryUnfoldSUEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::TryUnfoldSU' data-type='llvm::SUnit * (anonymous namespace)::ScheduleDAGRRList::TryUnfoldSU(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList11TryUnfoldSUEPN4llvm5SUnitE">TryUnfoldSU</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="117SU" title='SU' data-type='llvm::SUnit *' data-ref="117SU">SU</dfn>) {</td></tr>
<tr><th id="981">981</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="118N" title='N' data-type='llvm::SDNode *' data-ref="118N">N</dfn> = <a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="982">982</th><td>  <i>// Use while over if to ease fall through.</i></td></tr>
<tr><th id="983">983</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="119NewNodes" title='NewNodes' data-type='SmallVector&lt;llvm::SDNode *, 2&gt;' data-ref="119NewNodes">NewNodes</dfn>;</td></tr>
<tr><th id="984">984</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE" title='llvm::TargetInstrInfo::unfoldMemoryOperand' data-ref="_ZNK4llvm15TargetInstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE">unfoldMemoryOperand</a>(<span class='refarg'>*<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a></span>, <a class="local col8 ref" href="#118N" title='N' data-ref="118N">N</a>, <span class='refarg'><a class="local col9 ref" href="#119NewNodes" title='NewNodes' data-ref="119NewNodes">NewNodes</a></span>))</td></tr>
<tr><th id="985">985</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="986">986</th><td></td></tr>
<tr><th id="987">987</th><td>  <i>// unfolding an x86 DEC64m operation results in store, dec, load which</i></td></tr>
<tr><th id="988">988</th><td><i>  // can't be handled here so quit</i></td></tr>
<tr><th id="989">989</th><td>  <b>if</b> (<a class="local col9 ref" href="#119NewNodes" title='NewNodes' data-ref="119NewNodes">NewNodes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>3</var>)</td></tr>
<tr><th id="990">990</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (NewNodes.size() == 2 &amp;&amp; &quot;Expected a load folding node!&quot;) ? void (0) : __assert_fail (&quot;NewNodes.size() == 2 &amp;&amp; \&quot;Expected a load folding node!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 992, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#119NewNodes" title='NewNodes' data-ref="119NewNodes">NewNodes</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>2</var> &amp;&amp; <q>"Expected a load folding node!"</q>);</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td>  <a class="local col8 ref" href="#118N" title='N' data-ref="118N">N</a> = <a class="local col9 ref" href="#119NewNodes" title='NewNodes' data-ref="119NewNodes">NewNodes</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>;</td></tr>
<tr><th id="995">995</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="120LoadNode" title='LoadNode' data-type='llvm::SDNode *' data-ref="120LoadNode">LoadNode</dfn> = <a class="local col9 ref" href="#119NewNodes" title='NewNodes' data-ref="119NewNodes">NewNodes</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="996">996</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="121NumVals" title='NumVals' data-type='unsigned int' data-ref="121NumVals">NumVals</dfn> = <a class="local col8 ref" href="#118N" title='N' data-ref="118N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>();</td></tr>
<tr><th id="997">997</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="122OldNumVals" title='OldNumVals' data-type='unsigned int' data-ref="122OldNumVals">OldNumVals</dfn> = <a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>();</td></tr>
<tr><th id="998">998</th><td></td></tr>
<tr><th id="999">999</th><td>  <i>// LoadNode may already exist. This can happen when there is another</i></td></tr>
<tr><th id="1000">1000</th><td><i>  // load from the same location and producing the same type of value</i></td></tr>
<tr><th id="1001">1001</th><td><i>  // but it has different alignment or volatileness.</i></td></tr>
<tr><th id="1002">1002</th><td>  <em>bool</em> <dfn class="local col3 decl" id="123isNewLoad" title='isNewLoad' data-type='bool' data-ref="123isNewLoad">isNewLoad</dfn> = <b>true</b>;</td></tr>
<tr><th id="1003">1003</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="124LoadSU" title='LoadSU' data-type='llvm::SUnit *' data-ref="124LoadSU">LoadSU</dfn>;</td></tr>
<tr><th id="1004">1004</th><td>  <b>if</b> (<a class="local col0 ref" href="#120LoadNode" title='LoadNode' data-ref="120LoadNode">LoadNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>() != -<var>1</var>) {</td></tr>
<tr><th id="1005">1005</th><td>    <a class="local col4 ref" href="#124LoadSU" title='LoadSU' data-ref="124LoadSU">LoadSU</a> = &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#120LoadNode" title='LoadNode' data-ref="120LoadNode">LoadNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>()]</a>;</td></tr>
<tr><th id="1006">1006</th><td>    <i>// If LoadSU has already been scheduled, we should clone it but</i></td></tr>
<tr><th id="1007">1007</th><td><i>    // this would negate the benefit to unfolding so just return SU.</i></td></tr>
<tr><th id="1008">1008</th><td>    <b>if</b> (<a class="local col4 ref" href="#124LoadSU" title='LoadSU' data-ref="124LoadSU">LoadSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>)</td></tr>
<tr><th id="1009">1009</th><td>      <b>return</b> <a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>;</td></tr>
<tr><th id="1010">1010</th><td>    <a class="local col3 ref" href="#123isNewLoad" title='isNewLoad' data-ref="123isNewLoad">isNewLoad</a> = <b>false</b>;</td></tr>
<tr><th id="1011">1011</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1012">1012</th><td>    <a class="local col4 ref" href="#124LoadSU" title='LoadSU' data-ref="124LoadSU">LoadSU</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList14CreateNewSUnitEPN4llvm6SDNodeE" title='(anonymous namespace)::ScheduleDAGRRList::CreateNewSUnit' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList14CreateNewSUnitEPN4llvm6SDNodeE">CreateNewSUnit</a>(<a class="local col0 ref" href="#120LoadNode" title='LoadNode' data-ref="120LoadNode">LoadNode</a>);</td></tr>
<tr><th id="1013">1013</th><td>    <a class="local col0 ref" href="#120LoadNode" title='LoadNode' data-ref="120LoadNode">LoadNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode9setNodeIdEi" title='llvm::SDNode::setNodeId' data-ref="_ZN4llvm6SDNode9setNodeIdEi">setNodeId</a>(<a class="local col4 ref" href="#124LoadSU" title='LoadSU' data-ref="124LoadSU">LoadSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td>    <a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes18InitNumRegDefsLeftEPNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::InitNumRegDefsLeft' data-ref="_ZN4llvm18ScheduleDAGSDNodes18InitNumRegDefsLeftEPNS_5SUnitE">InitNumRegDefsLeft</a>(<a class="local col4 ref" href="#124LoadSU" title='LoadSU' data-ref="124LoadSU">LoadSU</a>);</td></tr>
<tr><th id="1016">1016</th><td>    <a class="virtual member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes14computeLatencyEPNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::computeLatency' data-ref="_ZN4llvm18ScheduleDAGSDNodes14computeLatencyEPNS_5SUnitE">computeLatency</a>(<a class="local col4 ref" href="#124LoadSU" title='LoadSU' data-ref="124LoadSU">LoadSU</a>);</td></tr>
<tr><th id="1017">1017</th><td>  }</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td>  <em>bool</em> <dfn class="local col5 decl" id="125isNewN" title='isNewN' data-type='bool' data-ref="125isNewN">isNewN</dfn> = <b>true</b>;</td></tr>
<tr><th id="1020">1020</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="126NewSU" title='NewSU' data-type='llvm::SUnit *' data-ref="126NewSU">NewSU</dfn>;</td></tr>
<tr><th id="1021">1021</th><td>  <i>// This can only happen when isNewLoad is false.</i></td></tr>
<tr><th id="1022">1022</th><td>  <b>if</b> (<a class="local col8 ref" href="#118N" title='N' data-ref="118N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>() != -<var>1</var>) {</td></tr>
<tr><th id="1023">1023</th><td>    <a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a> = &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#118N" title='N' data-ref="118N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>()]</a>;</td></tr>
<tr><th id="1024">1024</th><td>    <i>// If NewSU has already been scheduled, we need to clone it, but this</i></td></tr>
<tr><th id="1025">1025</th><td><i>    // negates the benefit to unfolding so just return SU.</i></td></tr>
<tr><th id="1026">1026</th><td>    <b>if</b> (<a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>) {</td></tr>
<tr><th id="1027">1027</th><td>      <b>return</b> <a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>;</td></tr>
<tr><th id="1028">1028</th><td>    }</td></tr>
<tr><th id="1029">1029</th><td>    <a class="local col5 ref" href="#125isNewN" title='isNewN' data-ref="125isNewN">isNewN</a> = <b>false</b>;</td></tr>
<tr><th id="1030">1030</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1031">1031</th><td>    <a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList14CreateNewSUnitEPN4llvm6SDNodeE" title='(anonymous namespace)::ScheduleDAGRRList::CreateNewSUnit' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList14CreateNewSUnitEPN4llvm6SDNodeE">CreateNewSUnit</a>(<a class="local col8 ref" href="#118N" title='N' data-ref="118N">N</a>);</td></tr>
<tr><th id="1032">1032</th><td>    <a class="local col8 ref" href="#118N" title='N' data-ref="118N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm6SDNode9setNodeIdEi" title='llvm::SDNode::setNodeId' data-ref="_ZN4llvm6SDNode9setNodeIdEi">setNodeId</a>(<a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>);</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="127MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="127MCID">MCID</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#118N" title='N' data-ref="118N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>());</td></tr>
<tr><th id="1035">1035</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="128i" title='i' data-type='unsigned int' data-ref="128i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a> != <a class="local col7 ref" href="#127MCID" title='MCID' data-ref="127MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>) {</td></tr>
<tr><th id="1036">1036</th><td>      <b>if</b> (<a class="local col7 ref" href="#127MCID" title='MCID' data-ref="127MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>, <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>) != -<var>1</var>) {</td></tr>
<tr><th id="1037">1037</th><td>        <a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isTwoAddress" title='llvm::SUnit::isTwoAddress' data-ref="llvm::SUnit::isTwoAddress">isTwoAddress</a> = <b>true</b>;</td></tr>
<tr><th id="1038">1038</th><td>        <b>break</b>;</td></tr>
<tr><th id="1039">1039</th><td>      }</td></tr>
<tr><th id="1040">1040</th><td>    }</td></tr>
<tr><th id="1041">1041</th><td>    <b>if</b> (<a class="local col7 ref" href="#127MCID" title='MCID' data-ref="127MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isCommutableEv" title='llvm::MCInstrDesc::isCommutable' data-ref="_ZNK4llvm11MCInstrDesc12isCommutableEv">isCommutable</a>())</td></tr>
<tr><th id="1042">1042</th><td>      <a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCommutable" title='llvm::SUnit::isCommutable' data-ref="llvm::SUnit::isCommutable">isCommutable</a> = <b>true</b>;</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>    <a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes18InitNumRegDefsLeftEPNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::InitNumRegDefsLeft' data-ref="_ZN4llvm18ScheduleDAGSDNodes18InitNumRegDefsLeftEPNS_5SUnitE">InitNumRegDefsLeft</a>(<a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a>);</td></tr>
<tr><th id="1045">1045</th><td>    <a class="virtual member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes14computeLatencyEPNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::computeLatency' data-ref="_ZN4llvm18ScheduleDAGSDNodes14computeLatencyEPNS_5SUnitE">computeLatency</a>(<a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a>);</td></tr>
<tr><th id="1046">1046</th><td>  }</td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Unfolding SU #&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unfolding SU #"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td>  <i>// Now that we are committed to unfolding replace DAG Uses.</i></td></tr>
<tr><th id="1051">1051</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="129i" title='i' data-type='unsigned int' data-ref="129i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#129i" title='i' data-ref="129i">i</a> != <a class="local col1 ref" href="#121NumVals" title='NumVals' data-ref="121NumVals">NumVals</a>; ++<a class="local col9 ref" href="#129i" title='i' data-ref="129i">i</a>)</td></tr>
<tr><th id="1052">1052</th><td>    <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG25ReplaceAllUsesOfValueWithENS_7SDValueES1_" title='llvm::SelectionDAG::ReplaceAllUsesOfValueWith' data-ref="_ZN4llvm12SelectionDAG25ReplaceAllUsesOfValueWithENS_7SDValueES1_">ReplaceAllUsesOfValueWith</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(), <a class="local col9 ref" href="#129i" title='i' data-ref="129i">i</a>), <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col8 ref" href="#118N" title='N' data-ref="118N">N</a>, <a class="local col9 ref" href="#129i" title='i' data-ref="129i">i</a>));</td></tr>
<tr><th id="1053">1053</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG25ReplaceAllUsesOfValueWithENS_7SDValueES1_" title='llvm::SelectionDAG::ReplaceAllUsesOfValueWith' data-ref="_ZN4llvm12SelectionDAG25ReplaceAllUsesOfValueWithENS_7SDValueES1_">ReplaceAllUsesOfValueWith</a>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(), <a class="local col2 ref" href="#122OldNumVals" title='OldNumVals' data-ref="122OldNumVals">OldNumVals</a> - <var>1</var>),</td></tr>
<tr><th id="1054">1054</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a><a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col0 ref" href="#120LoadNode" title='LoadNode' data-ref="120LoadNode">LoadNode</a>, <var>1</var>));</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td>  <i>// Record all the edges to and from the old SU, by category.</i></td></tr>
<tr><th id="1057">1057</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="130ChainPreds" title='ChainPreds' data-type='SmallVector&lt;llvm::SDep, 4&gt;' data-ref="130ChainPreds">ChainPreds</dfn>;</td></tr>
<tr><th id="1058">1058</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="131ChainSuccs" title='ChainSuccs' data-type='SmallVector&lt;llvm::SDep, 4&gt;' data-ref="131ChainSuccs">ChainSuccs</dfn>;</td></tr>
<tr><th id="1059">1059</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="132LoadPreds" title='LoadPreds' data-type='SmallVector&lt;llvm::SDep, 4&gt;' data-ref="132LoadPreds">LoadPreds</dfn>;</td></tr>
<tr><th id="1060">1060</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="133NodePreds" title='NodePreds' data-type='SmallVector&lt;llvm::SDep, 4&gt;' data-ref="133NodePreds">NodePreds</dfn>;</td></tr>
<tr><th id="1061">1061</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="134NodeSuccs" title='NodeSuccs' data-type='SmallVector&lt;llvm::SDep, 4&gt;' data-ref="134NodeSuccs">NodeSuccs</dfn>;</td></tr>
<tr><th id="1062">1062</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col5 decl" id="135Pred" title='Pred' data-type='llvm::SDep &amp;' data-ref="135Pred">Pred</dfn> : <a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="1063">1063</th><td>    <b>if</b> (<a class="local col5 ref" href="#135Pred" title='Pred' data-ref="135Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>())</td></tr>
<tr><th id="1064">1064</th><td>      <a class="local col0 ref" href="#130ChainPreds" title='ChainPreds' data-ref="130ChainPreds">ChainPreds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#135Pred" title='Pred' data-ref="135Pred">Pred</a>);</td></tr>
<tr><th id="1065">1065</th><td>    <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL11isOperandOfPKN4llvm5SUnitEPNS_6SDNodeE" title='isOperandOf' data-use='c' data-ref="_ZL11isOperandOfPKN4llvm5SUnitEPNS_6SDNodeE">isOperandOf</a>(<a class="local col5 ref" href="#135Pred" title='Pred' data-ref="135Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <a class="local col0 ref" href="#120LoadNode" title='LoadNode' data-ref="120LoadNode">LoadNode</a>))</td></tr>
<tr><th id="1066">1066</th><td>      <a class="local col2 ref" href="#132LoadPreds" title='LoadPreds' data-ref="132LoadPreds">LoadPreds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#135Pred" title='Pred' data-ref="135Pred">Pred</a>);</td></tr>
<tr><th id="1067">1067</th><td>    <b>else</b></td></tr>
<tr><th id="1068">1068</th><td>      <a class="local col3 ref" href="#133NodePreds" title='NodePreds' data-ref="133NodePreds">NodePreds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#135Pred" title='Pred' data-ref="135Pred">Pred</a>);</td></tr>
<tr><th id="1069">1069</th><td>  }</td></tr>
<tr><th id="1070">1070</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col6 decl" id="136Succ" title='Succ' data-type='llvm::SDep &amp;' data-ref="136Succ">Succ</dfn> : <a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1071">1071</th><td>    <b>if</b> (<a class="local col6 ref" href="#136Succ" title='Succ' data-ref="136Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>())</td></tr>
<tr><th id="1072">1072</th><td>      <a class="local col1 ref" href="#131ChainSuccs" title='ChainSuccs' data-ref="131ChainSuccs">ChainSuccs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#136Succ" title='Succ' data-ref="136Succ">Succ</a>);</td></tr>
<tr><th id="1073">1073</th><td>    <b>else</b></td></tr>
<tr><th id="1074">1074</th><td>      <a class="local col4 ref" href="#134NodeSuccs" title='NodeSuccs' data-ref="134NodeSuccs">NodeSuccs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#136Succ" title='Succ' data-ref="136Succ">Succ</a>);</td></tr>
<tr><th id="1075">1075</th><td>  }</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td>  <i>// Now assign edges to the newly-created nodes.</i></td></tr>
<tr><th id="1078">1078</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col7 decl" id="137Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="137Pred">Pred</dfn> : <a class="local col0 ref" href="#130ChainPreds" title='ChainPreds' data-ref="130ChainPreds">ChainPreds</a>) {</td></tr>
<tr><th id="1079">1079</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::RemovePred' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</a>(<a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>, <a class="local col7 ref" href="#137Pred" title='Pred' data-ref="137Pred">Pred</a>);</td></tr>
<tr><th id="1080">1080</th><td>    <b>if</b> (<a class="local col3 ref" href="#123isNewLoad" title='isNewLoad' data-ref="123isNewLoad">isNewLoad</a>)</td></tr>
<tr><th id="1081">1081</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(<a class="local col4 ref" href="#124LoadSU" title='LoadSU' data-ref="124LoadSU">LoadSU</a>, <a class="local col7 ref" href="#137Pred" title='Pred' data-ref="137Pred">Pred</a>);</td></tr>
<tr><th id="1082">1082</th><td>  }</td></tr>
<tr><th id="1083">1083</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col8 decl" id="138Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="138Pred">Pred</dfn> : <a class="local col2 ref" href="#132LoadPreds" title='LoadPreds' data-ref="132LoadPreds">LoadPreds</a>) {</td></tr>
<tr><th id="1084">1084</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::RemovePred' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</a>(<a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>, <a class="local col8 ref" href="#138Pred" title='Pred' data-ref="138Pred">Pred</a>);</td></tr>
<tr><th id="1085">1085</th><td>    <b>if</b> (<a class="local col3 ref" href="#123isNewLoad" title='isNewLoad' data-ref="123isNewLoad">isNewLoad</a>)</td></tr>
<tr><th id="1086">1086</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(<a class="local col4 ref" href="#124LoadSU" title='LoadSU' data-ref="124LoadSU">LoadSU</a>, <a class="local col8 ref" href="#138Pred" title='Pred' data-ref="138Pred">Pred</a>);</td></tr>
<tr><th id="1087">1087</th><td>  }</td></tr>
<tr><th id="1088">1088</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col9 decl" id="139Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="139Pred">Pred</dfn> : <a class="local col3 ref" href="#133NodePreds" title='NodePreds' data-ref="133NodePreds">NodePreds</a>) {</td></tr>
<tr><th id="1089">1089</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::RemovePred' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</a>(<a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>, <a class="local col9 ref" href="#139Pred" title='Pred' data-ref="139Pred">Pred</a>);</td></tr>
<tr><th id="1090">1090</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(<a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a>, <a class="local col9 ref" href="#139Pred" title='Pred' data-ref="139Pred">Pred</a>);</td></tr>
<tr><th id="1091">1091</th><td>  }</td></tr>
<tr><th id="1092">1092</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col0 decl" id="140D" title='D' data-type='llvm::SDep' data-ref="140D">D</dfn> : <a class="local col4 ref" href="#134NodeSuccs" title='NodeSuccs' data-ref="134NodeSuccs">NodeSuccs</a>) {</td></tr>
<tr><th id="1093">1093</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="141SuccDep" title='SuccDep' data-type='llvm::SUnit *' data-ref="141SuccDep">SuccDep</dfn> = <a class="local col0 ref" href="#140D" title='D' data-ref="140D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1094">1094</th><td>    <a class="local col0 ref" href="#140D" title='D' data-ref="140D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>);</td></tr>
<tr><th id="1095">1095</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::RemovePred' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</a>(<a class="local col1 ref" href="#141SuccDep" title='SuccDep' data-ref="141SuccDep">SuccDep</a>, <a class="local col0 ref" href="#140D" title='D' data-ref="140D">D</a>);</td></tr>
<tr><th id="1096">1096</th><td>    <a class="local col0 ref" href="#140D" title='D' data-ref="140D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a>);</td></tr>
<tr><th id="1097">1097</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(<a class="local col1 ref" href="#141SuccDep" title='SuccDep' data-ref="141SuccDep">SuccDep</a>, <a class="local col0 ref" href="#140D" title='D' data-ref="140D">D</a>);</td></tr>
<tr><th id="1098">1098</th><td>    <i>// Balance register pressure.</i></td></tr>
<tr><th id="1099">1099</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm23SchedulingPriorityQueue17tracksRegPressureEv" title='llvm::SchedulingPriorityQueue::tracksRegPressure' data-ref="_ZNK4llvm23SchedulingPriorityQueue17tracksRegPressureEv">tracksRegPressure</a>() &amp;&amp; <a class="local col1 ref" href="#141SuccDep" title='SuccDep' data-ref="141SuccDep">SuccDep</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a> &amp;&amp;</td></tr>
<tr><th id="1100">1100</th><td>        !<a class="local col0 ref" href="#140D" title='D' data-ref="140D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>() &amp;&amp; <a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a> &gt; <var>0</var>)</td></tr>
<tr><th id="1101">1101</th><td>      --<a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a>;</td></tr>
<tr><th id="1102">1102</th><td>  }</td></tr>
<tr><th id="1103">1103</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col2 decl" id="142D" title='D' data-type='llvm::SDep' data-ref="142D">D</dfn> : <a class="local col1 ref" href="#131ChainSuccs" title='ChainSuccs' data-ref="131ChainSuccs">ChainSuccs</a>) {</td></tr>
<tr><th id="1104">1104</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="143SuccDep" title='SuccDep' data-type='llvm::SUnit *' data-ref="143SuccDep">SuccDep</dfn> = <a class="local col2 ref" href="#142D" title='D' data-ref="142D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1105">1105</th><td>    <a class="local col2 ref" href="#142D" title='D' data-ref="142D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col7 ref" href="#117SU" title='SU' data-ref="117SU">SU</a>);</td></tr>
<tr><th id="1106">1106</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::RemovePred' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</a>(<a class="local col3 ref" href="#143SuccDep" title='SuccDep' data-ref="143SuccDep">SuccDep</a>, <a class="local col2 ref" href="#142D" title='D' data-ref="142D">D</a>);</td></tr>
<tr><th id="1107">1107</th><td>    <b>if</b> (<a class="local col3 ref" href="#123isNewLoad" title='isNewLoad' data-ref="123isNewLoad">isNewLoad</a>) {</td></tr>
<tr><th id="1108">1108</th><td>      <a class="local col2 ref" href="#142D" title='D' data-ref="142D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col4 ref" href="#124LoadSU" title='LoadSU' data-ref="124LoadSU">LoadSU</a>);</td></tr>
<tr><th id="1109">1109</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(<a class="local col3 ref" href="#143SuccDep" title='SuccDep' data-ref="143SuccDep">SuccDep</a>, <a class="local col2 ref" href="#142D" title='D' data-ref="142D">D</a>);</td></tr>
<tr><th id="1110">1110</th><td>    }</td></tr>
<tr><th id="1111">1111</th><td>  }</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td>  <i>// Add a data dependency to reflect that NewSU reads the value defined</i></td></tr>
<tr><th id="1114">1114</th><td><i>  // by LoadSU.</i></td></tr>
<tr><th id="1115">1115</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col4 decl" id="144D" title='D' data-type='llvm::SDep' data-ref="144D">D</dfn><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">(</a><a class="local col4 ref" href="#124LoadSU" title='LoadSU' data-ref="124LoadSU">LoadSU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>, <var>0</var>);</td></tr>
<tr><th id="1116">1116</th><td>  <a class="local col4 ref" href="#144D" title='D' data-ref="144D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="local col4 ref" href="#124LoadSU" title='LoadSU' data-ref="124LoadSU">LoadSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>);</td></tr>
<tr><th id="1117">1117</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(<a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a>, <a class="local col4 ref" href="#144D" title='D' data-ref="144D">D</a>);</td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td>  <b>if</b> (<a class="local col3 ref" href="#123isNewLoad" title='isNewLoad' data-ref="123isNewLoad">isNewLoad</a>)</td></tr>
<tr><th id="1120">1120</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue7addNodeEPKNS_5SUnitE" title='llvm::SchedulingPriorityQueue::addNode' data-ref="_ZN4llvm23SchedulingPriorityQueue7addNodeEPKNS_5SUnitE">addNode</a>(<a class="local col4 ref" href="#124LoadSU" title='LoadSU' data-ref="124LoadSU">LoadSU</a>);</td></tr>
<tr><th id="1121">1121</th><td>  <b>if</b> (<a class="local col5 ref" href="#125isNewN" title='isNewN' data-ref="125isNewN">isNewN</a>)</td></tr>
<tr><th id="1122">1122</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue7addNodeEPKNS_5SUnitE" title='llvm::SchedulingPriorityQueue::addNode' data-ref="_ZN4llvm23SchedulingPriorityQueue7addNodeEPKNS_5SUnitE">addNode</a>(<a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a>);</td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#65" title='NumUnfolds' data-ref="NumUnfolds">NumUnfolds</a>;</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td>  <b>if</b> (<a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a> == <var>0</var>)</td></tr>
<tr><th id="1127">1127</th><td>    <a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> = <b>true</b>;</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td>  <b>return</b> <a class="local col6 ref" href="#126NewSU" title='NewSU' data-ref="126NewSU">NewSU</a>;</td></tr>
<tr><th id="1130">1130</th><td>}</td></tr>
<tr><th id="1131">1131</th><td></td></tr>
<tr><th id="1132">1132</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList21CopyAndMoveSuccessorsEPN4llvm5SUnitE">/// CopyAndMoveSuccessors - Clone the specified node and move its scheduled</i></td></tr>
<tr><th id="1133">1133</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList21CopyAndMoveSuccessorsEPN4llvm5SUnitE">/// successors to the newly created node.</i></td></tr>
<tr><th id="1134">1134</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList21CopyAndMoveSuccessorsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::CopyAndMoveSuccessors' data-type='llvm::SUnit * (anonymous namespace)::ScheduleDAGRRList::CopyAndMoveSuccessors(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList21CopyAndMoveSuccessorsEPN4llvm5SUnitE">CopyAndMoveSuccessors</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="145SU" title='SU' data-type='llvm::SUnit *' data-ref="145SU">SU</dfn>) {</td></tr>
<tr><th id="1135">1135</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="146N" title='N' data-type='llvm::SDNode *' data-ref="146N">N</dfn> = <a class="local col5 ref" href="#145SU" title='SU' data-ref="145SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="1136">1136</th><td>  <b>if</b> (!<a class="local col6 ref" href="#146N" title='N' data-ref="146N">N</a>)</td></tr>
<tr><th id="1137">1137</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Considering duplicating the SU\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Considering duplicating the SU\n"</q>);</td></tr>
<tr><th id="1140">1140</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dumpNode(*SU); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="virtual member" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAGSDNodes::dumpNode' data-ref="_ZNK4llvm18ScheduleDAGSDNodes8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col5 ref" href="#145SU" title='SU' data-ref="145SU">SU</a>));</td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td>  <b>if</b> (<a class="local col6 ref" href="#146N" title='N' data-ref="146N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>() &amp;&amp;</td></tr>
<tr><th id="1143">1143</th><td>      !<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo30canCopyGluedNodeDuringScheduleEPNS_6SDNodeE" title='llvm::TargetInstrInfo::canCopyGluedNodeDuringSchedule' data-ref="_ZNK4llvm15TargetInstrInfo30canCopyGluedNodeDuringScheduleEPNS_6SDNodeE">canCopyGluedNodeDuringSchedule</a>(<a class="local col6 ref" href="#146N" title='N' data-ref="146N">N</a>)) {</td></tr>
<tr><th id="1144">1144</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Giving up because it has incoming glue and the target does not &quot; &quot;want to copy it\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1145">1145</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="1146">1146</th><td>        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Giving up because it has incoming glue and the target does not "</q></td></tr>
<tr><th id="1147">1147</th><td>           <q>"want to copy it\n"</q>);</td></tr>
<tr><th id="1148">1148</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1149">1149</th><td>  }</td></tr>
<tr><th id="1150">1150</th><td></td></tr>
<tr><th id="1151">1151</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="147NewSU" title='NewSU' data-type='llvm::SUnit *' data-ref="147NewSU">NewSU</dfn>;</td></tr>
<tr><th id="1152">1152</th><td>  <em>bool</em> <dfn class="local col8 decl" id="148TryUnfold" title='TryUnfold' data-type='bool' data-ref="148TryUnfold">TryUnfold</dfn> = <b>false</b>;</td></tr>
<tr><th id="1153">1153</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="149i" title='i' data-type='unsigned int' data-ref="149i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="150e" title='e' data-type='unsigned int' data-ref="150e">e</dfn> = <a class="local col6 ref" href="#146N" title='N' data-ref="146N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>(); <a class="local col9 ref" href="#149i" title='i' data-ref="149i">i</a> != <a class="local col0 ref" href="#150e" title='e' data-ref="150e">e</a>; ++<a class="local col9 ref" href="#149i" title='i' data-ref="149i">i</a>) {</td></tr>
<tr><th id="1154">1154</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="151VT" title='VT' data-type='llvm::MVT' data-ref="151VT">VT</dfn> = <a class="local col6 ref" href="#146N" title='N' data-ref="146N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col9 ref" href="#149i" title='i' data-ref="149i">i</a>);</td></tr>
<tr><th id="1155">1155</th><td>    <b>if</b> (<a class="local col1 ref" href="#151VT" title='VT' data-ref="151VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>) {</td></tr>
<tr><th id="1156">1156</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Giving up because it has outgoing glue\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Giving up because it has outgoing glue\n"</q>);</td></tr>
<tr><th id="1157">1157</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1158">1158</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#151VT" title='VT' data-ref="151VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>)</td></tr>
<tr><th id="1159">1159</th><td>      <a class="local col8 ref" href="#148TryUnfold" title='TryUnfold' data-ref="148TryUnfold">TryUnfold</a> = <b>true</b>;</td></tr>
<tr><th id="1160">1160</th><td>  }</td></tr>
<tr><th id="1161">1161</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="152Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="152Op">Op</dfn> : <a class="local col6 ref" href="#146N" title='N' data-ref="146N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9op_valuesEv" title='llvm::SDNode::op_values' data-ref="_ZNK4llvm6SDNode9op_valuesEv">op_values</a>()) {</td></tr>
<tr><th id="1162">1162</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="153VT" title='VT' data-type='llvm::MVT' data-ref="153VT">VT</dfn> = <a class="local col2 ref" href="#152Op" title='Op' data-ref="152Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col2 ref" href="#152Op" title='Op' data-ref="152Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue8getResNoEv" title='llvm::SDValue::getResNo' data-ref="_ZNK4llvm7SDValue8getResNoEv">getResNo</a>());</td></tr>
<tr><th id="1163">1163</th><td>    <b>if</b> (<a class="local col3 ref" href="#153VT" title='VT' data-ref="153VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a> &amp;&amp; !<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo30canCopyGluedNodeDuringScheduleEPNS_6SDNodeE" title='llvm::TargetInstrInfo::canCopyGluedNodeDuringSchedule' data-ref="_ZNK4llvm15TargetInstrInfo30canCopyGluedNodeDuringScheduleEPNS_6SDNodeE">canCopyGluedNodeDuringSchedule</a>(<a class="local col6 ref" href="#146N" title='N' data-ref="146N">N</a>)) {</td></tr>
<tr><th id="1164">1164</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Giving up because it one of the operands is glue and &quot; &quot;the target does not want to copy it\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="1165">1165</th><td>          <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Giving up because it one of the operands is glue and "</q></td></tr>
<tr><th id="1166">1166</th><td>                    <q>"the target does not want to copy it\n"</q>);</td></tr>
<tr><th id="1167">1167</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1168">1168</th><td>    }</td></tr>
<tr><th id="1169">1169</th><td>  }</td></tr>
<tr><th id="1170">1170</th><td></td></tr>
<tr><th id="1171">1171</th><td>  <i>// If possible unfold instruction.</i></td></tr>
<tr><th id="1172">1172</th><td>  <b>if</b> (<a class="local col8 ref" href="#148TryUnfold" title='TryUnfold' data-ref="148TryUnfold">TryUnfold</a>) {</td></tr>
<tr><th id="1173">1173</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="154UnfoldSU" title='UnfoldSU' data-type='llvm::SUnit *' data-ref="154UnfoldSU">UnfoldSU</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList11TryUnfoldSUEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::TryUnfoldSU' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList11TryUnfoldSUEPN4llvm5SUnitE">TryUnfoldSU</a>(<a class="local col5 ref" href="#145SU" title='SU' data-ref="145SU">SU</a>);</td></tr>
<tr><th id="1174">1174</th><td>    <b>if</b> (!<a class="local col4 ref" href="#154UnfoldSU" title='UnfoldSU' data-ref="154UnfoldSU">UnfoldSU</a>)</td></tr>
<tr><th id="1175">1175</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1176">1176</th><td>    <a class="local col5 ref" href="#145SU" title='SU' data-ref="145SU">SU</a> = <a class="local col4 ref" href="#154UnfoldSU" title='UnfoldSU' data-ref="154UnfoldSU">UnfoldSU</a>;</td></tr>
<tr><th id="1177">1177</th><td>    <a class="local col6 ref" href="#146N" title='N' data-ref="146N">N</a> = <a class="local col5 ref" href="#145SU" title='SU' data-ref="145SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="1178">1178</th><td>    <i>// If this can be scheduled don't bother duplicating and just return</i></td></tr>
<tr><th id="1179">1179</th><td>    <b>if</b> (<a class="local col5 ref" href="#145SU" title='SU' data-ref="145SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a> == <var>0</var>)</td></tr>
<tr><th id="1180">1180</th><td>      <b>return</b> <a class="local col5 ref" href="#145SU" title='SU' data-ref="145SU">SU</a>;</td></tr>
<tr><th id="1181">1181</th><td>  }</td></tr>
<tr><th id="1182">1182</th><td></td></tr>
<tr><th id="1183">1183</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;    Duplicating SU #&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    Duplicating SU #"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#145SU" title='SU' data-ref="145SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1184">1184</th><td>  <a class="local col7 ref" href="#147NewSU" title='NewSU' data-ref="147NewSU">NewSU</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList11CreateCloneEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::CreateClone' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList11CreateCloneEPN4llvm5SUnitE">CreateClone</a>(<a class="local col5 ref" href="#145SU" title='SU' data-ref="145SU">SU</a>);</td></tr>
<tr><th id="1185">1185</th><td></td></tr>
<tr><th id="1186">1186</th><td>  <i>// New SUnit has the exact same predecessors.</i></td></tr>
<tr><th id="1187">1187</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col5 decl" id="155Pred" title='Pred' data-type='llvm::SDep &amp;' data-ref="155Pred">Pred</dfn> : <a class="local col5 ref" href="#145SU" title='SU' data-ref="145SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="1188">1188</th><td>    <b>if</b> (!<a class="local col5 ref" href="#155Pred" title='Pred' data-ref="155Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep12isArtificialEv" title='llvm::SDep::isArtificial' data-ref="_ZNK4llvm4SDep12isArtificialEv">isArtificial</a>())</td></tr>
<tr><th id="1189">1189</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(<a class="local col7 ref" href="#147NewSU" title='NewSU' data-ref="147NewSU">NewSU</a>, <a class="local col5 ref" href="#155Pred" title='Pred' data-ref="155Pred">Pred</a>);</td></tr>
<tr><th id="1190">1190</th><td></td></tr>
<tr><th id="1191">1191</th><td>  <i>// Only copy scheduled successors. Cut them from old node's successor</i></td></tr>
<tr><th id="1192">1192</th><td><i>  // list and move them over.</i></td></tr>
<tr><th id="1193">1193</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&gt;, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="156DelDeps" title='DelDeps' data-type='SmallVector&lt;std::pair&lt;SUnit *, SDep&gt;, 4&gt;' data-ref="156DelDeps">DelDeps</dfn>;</td></tr>
<tr><th id="1194">1194</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col7 decl" id="157Succ" title='Succ' data-type='llvm::SDep &amp;' data-ref="157Succ">Succ</dfn> : <a class="local col5 ref" href="#145SU" title='SU' data-ref="145SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1195">1195</th><td>    <b>if</b> (<a class="local col7 ref" href="#157Succ" title='Succ' data-ref="157Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep12isArtificialEv" title='llvm::SDep::isArtificial' data-ref="_ZNK4llvm4SDep12isArtificialEv">isArtificial</a>())</td></tr>
<tr><th id="1196">1196</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1197">1197</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="158SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="158SuccSU">SuccSU</dfn> = <a class="local col7 ref" href="#157Succ" title='Succ' data-ref="157Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1198">1198</th><td>    <b>if</b> (<a class="local col8 ref" href="#158SuccSU" title='SuccSU' data-ref="158SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>) {</td></tr>
<tr><th id="1199">1199</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col9 decl" id="159D" title='D' data-type='llvm::SDep' data-ref="159D">D</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#49" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1ERKS0_"></a><a class="local col7 ref" href="#157Succ" title='Succ' data-ref="157Succ">Succ</a>;</td></tr>
<tr><th id="1200">1200</th><td>      <a class="local col9 ref" href="#159D" title='D' data-ref="159D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col7 ref" href="#147NewSU" title='NewSU' data-ref="147NewSU">NewSU</a>);</td></tr>
<tr><th id="1201">1201</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(<a class="local col8 ref" href="#158SuccSU" title='SuccSU' data-ref="158SuccSU">SuccSU</a>, <a class="local col9 ref" href="#159D" title='D' data-ref="159D">D</a>);</td></tr>
<tr><th id="1202">1202</th><td>      <a class="local col9 ref" href="#159D" title='D' data-ref="159D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col5 ref" href="#145SU" title='SU' data-ref="145SU">SU</a>);</td></tr>
<tr><th id="1203">1203</th><td>      <a class="local col6 ref" href="#156DelDeps" title='DelDeps' data-ref="156DelDeps">DelDeps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col8 ref" href="#158SuccSU" title='SuccSU' data-ref="158SuccSU">SuccSU</a></span>, <span class='refarg'><a class="local col9 ref" href="#159D" title='D' data-ref="159D">D</a></span>));</td></tr>
<tr><th id="1204">1204</th><td>    }</td></tr>
<tr><th id="1205">1205</th><td>  }</td></tr>
<tr><th id="1206">1206</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="160DelDep" title='DelDep' data-type='std::pair&lt;llvm::SUnit *, llvm::SDep&gt; &amp;' data-ref="160DelDep">DelDep</dfn> : <a class="local col6 ref" href="#156DelDeps" title='DelDeps' data-ref="156DelDeps">DelDeps</a>)</td></tr>
<tr><th id="1207">1207</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::RemovePred' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</a>(<a class="local col0 ref" href="#160DelDep" title='DelDep' data-ref="160DelDep">DelDep</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SUnit *, llvm::SDep&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col0 ref" href="#160DelDep" title='DelDep' data-ref="160DelDep">DelDep</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SUnit *, llvm::SDep&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue10updateNodeEPKNS_5SUnitE" title='llvm::SchedulingPriorityQueue::updateNode' data-ref="_ZN4llvm23SchedulingPriorityQueue10updateNodeEPKNS_5SUnitE">updateNode</a>(<a class="local col5 ref" href="#145SU" title='SU' data-ref="145SU">SU</a>);</td></tr>
<tr><th id="1210">1210</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue7addNodeEPKNS_5SUnitE" title='llvm::SchedulingPriorityQueue::addNode' data-ref="_ZN4llvm23SchedulingPriorityQueue7addNodeEPKNS_5SUnitE">addNode</a>(<a class="local col7 ref" href="#147NewSU" title='NewSU' data-ref="147NewSU">NewSU</a>);</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#66" title='NumDups' data-ref="NumDups">NumDups</a>;</td></tr>
<tr><th id="1213">1213</th><td>  <b>return</b> <a class="local col7 ref" href="#147NewSU" title='NewSU' data-ref="147NewSU">NewSU</a>;</td></tr>
<tr><th id="1214">1214</th><td>}</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList24InsertCopiesAndMoveSuccsEPN4llvm5SUnitEjPKNS1_19TargetRegisterClassES6_RNS1_15SmallVectorImplIS3_EE">/// InsertCopiesAndMoveSuccs - Insert register copies and move all</i></td></tr>
<tr><th id="1217">1217</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList24InsertCopiesAndMoveSuccsEPN4llvm5SUnitEjPKNS1_19TargetRegisterClassES6_RNS1_15SmallVectorImplIS3_EE">/// scheduled successors of the given SUnit to the last copy.</i></td></tr>
<tr><th id="1218">1218</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList24InsertCopiesAndMoveSuccsEPN4llvm5SUnitEjPKNS1_19TargetRegisterClassES6_RNS1_15SmallVectorImplIS3_EE" title='(anonymous namespace)::ScheduleDAGRRList::InsertCopiesAndMoveSuccs' data-type='void (anonymous namespace)::ScheduleDAGRRList::InsertCopiesAndMoveSuccs(llvm::SUnit * SU, unsigned int Reg, const llvm::TargetRegisterClass * DestRC, const llvm::TargetRegisterClass * SrcRC, SmallVectorImpl&lt;llvm::SUnit *&gt; &amp; Copies)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList24InsertCopiesAndMoveSuccsEPN4llvm5SUnitEjPKNS1_19TargetRegisterClassES6_RNS1_15SmallVectorImplIS3_EE">InsertCopiesAndMoveSuccs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="161SU" title='SU' data-type='llvm::SUnit *' data-ref="161SU">SU</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="162Reg" title='Reg' data-type='unsigned int' data-ref="162Reg">Reg</dfn>,</td></tr>
<tr><th id="1219">1219</th><td>                                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="163DestRC" title='DestRC' data-type='const llvm::TargetRegisterClass *' data-ref="163DestRC">DestRC</dfn>,</td></tr>
<tr><th id="1220">1220</th><td>                                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="164SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="164SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="1221">1221</th><td>                                              <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; &amp;<dfn class="local col5 decl" id="165Copies" title='Copies' data-type='SmallVectorImpl&lt;llvm::SUnit *&gt; &amp;' data-ref="165Copies">Copies</dfn>) {</td></tr>
<tr><th id="1222">1222</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="166CopyFromSU" title='CopyFromSU' data-type='llvm::SUnit *' data-ref="166CopyFromSU">CopyFromSU</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList14CreateNewSUnitEPN4llvm6SDNodeE" title='(anonymous namespace)::ScheduleDAGRRList::CreateNewSUnit' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList14CreateNewSUnitEPN4llvm6SDNodeE">CreateNewSUnit</a>(<b>nullptr</b>);</td></tr>
<tr><th id="1223">1223</th><td>  <a class="local col6 ref" href="#166CopyFromSU" title='CopyFromSU' data-ref="166CopyFromSU">CopyFromSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::CopySrcRC" title='llvm::SUnit::CopySrcRC' data-ref="llvm::SUnit::CopySrcRC">CopySrcRC</a> = <a class="local col4 ref" href="#164SrcRC" title='SrcRC' data-ref="164SrcRC">SrcRC</a>;</td></tr>
<tr><th id="1224">1224</th><td>  <a class="local col6 ref" href="#166CopyFromSU" title='CopyFromSU' data-ref="166CopyFromSU">CopyFromSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::CopyDstRC" title='llvm::SUnit::CopyDstRC' data-ref="llvm::SUnit::CopyDstRC">CopyDstRC</a> = <a class="local col3 ref" href="#163DestRC" title='DestRC' data-ref="163DestRC">DestRC</a>;</td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="167CopyToSU" title='CopyToSU' data-type='llvm::SUnit *' data-ref="167CopyToSU">CopyToSU</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList14CreateNewSUnitEPN4llvm6SDNodeE" title='(anonymous namespace)::ScheduleDAGRRList::CreateNewSUnit' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList14CreateNewSUnitEPN4llvm6SDNodeE">CreateNewSUnit</a>(<b>nullptr</b>);</td></tr>
<tr><th id="1227">1227</th><td>  <a class="local col7 ref" href="#167CopyToSU" title='CopyToSU' data-ref="167CopyToSU">CopyToSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::CopySrcRC" title='llvm::SUnit::CopySrcRC' data-ref="llvm::SUnit::CopySrcRC">CopySrcRC</a> = <a class="local col3 ref" href="#163DestRC" title='DestRC' data-ref="163DestRC">DestRC</a>;</td></tr>
<tr><th id="1228">1228</th><td>  <a class="local col7 ref" href="#167CopyToSU" title='CopyToSU' data-ref="167CopyToSU">CopyToSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::CopyDstRC" title='llvm::SUnit::CopyDstRC' data-ref="llvm::SUnit::CopyDstRC">CopyDstRC</a> = <a class="local col4 ref" href="#164SrcRC" title='SrcRC' data-ref="164SrcRC">SrcRC</a>;</td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td>  <i>// Only copy scheduled successors. Cut them from old node's successor</i></td></tr>
<tr><th id="1231">1231</th><td><i>  // list and move them over.</i></td></tr>
<tr><th id="1232">1232</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>&gt;, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="168DelDeps" title='DelDeps' data-type='SmallVector&lt;std::pair&lt;SUnit *, SDep&gt;, 4&gt;' data-ref="168DelDeps">DelDeps</dfn>;</td></tr>
<tr><th id="1233">1233</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col9 decl" id="169Succ" title='Succ' data-type='llvm::SDep &amp;' data-ref="169Succ">Succ</dfn> : <a class="local col1 ref" href="#161SU" title='SU' data-ref="161SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="1234">1234</th><td>    <b>if</b> (<a class="local col9 ref" href="#169Succ" title='Succ' data-ref="169Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep12isArtificialEv" title='llvm::SDep::isArtificial' data-ref="_ZNK4llvm4SDep12isArtificialEv">isArtificial</a>())</td></tr>
<tr><th id="1235">1235</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1236">1236</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="170SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="170SuccSU">SuccSU</dfn> = <a class="local col9 ref" href="#169Succ" title='Succ' data-ref="169Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1237">1237</th><td>    <b>if</b> (<a class="local col0 ref" href="#170SuccSU" title='SuccSU' data-ref="170SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduled" title='llvm::SUnit::isScheduled' data-ref="llvm::SUnit::isScheduled">isScheduled</a>) {</td></tr>
<tr><th id="1238">1238</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col1 decl" id="171D" title='D' data-type='llvm::SDep' data-ref="171D">D</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#49" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1ERKS0_"></a><a class="local col9 ref" href="#169Succ" title='Succ' data-ref="169Succ">Succ</a>;</td></tr>
<tr><th id="1239">1239</th><td>      <a class="local col1 ref" href="#171D" title='D' data-ref="171D">D</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col7 ref" href="#167CopyToSU" title='CopyToSU' data-ref="167CopyToSU">CopyToSU</a>);</td></tr>
<tr><th id="1240">1240</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(<a class="local col0 ref" href="#170SuccSU" title='SuccSU' data-ref="170SuccSU">SuccSU</a>, <a class="local col1 ref" href="#171D" title='D' data-ref="171D">D</a>);</td></tr>
<tr><th id="1241">1241</th><td>      <a class="local col8 ref" href="#168DelDeps" title='DelDeps' data-ref="168DelDeps">DelDeps</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col0 ref" href="#170SuccSU" title='SuccSU' data-ref="170SuccSU">SuccSU</a></span>, <span class='refarg'><a class="local col9 ref" href="#169Succ" title='Succ' data-ref="169Succ">Succ</a></span>));</td></tr>
<tr><th id="1242">1242</th><td>    }</td></tr>
<tr><th id="1243">1243</th><td>    <b>else</b> {</td></tr>
<tr><th id="1244">1244</th><td>      <i>// Avoid scheduling the def-side copy before other successors. Otherwise</i></td></tr>
<tr><th id="1245">1245</th><td><i>      // we could introduce another physreg interference on the copy and</i></td></tr>
<tr><th id="1246">1246</th><td><i>      // continue inserting copies indefinitely.</i></td></tr>
<tr><th id="1247">1247</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(<a class="local col0 ref" href="#170SuccSU" title='SuccSU' data-ref="170SuccSU">SuccSU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col6 ref" href="#166CopyFromSU" title='CopyFromSU' data-ref="166CopyFromSU">CopyFromSU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Artificial" title='llvm::SDep::OrderKind::Artificial' data-ref="llvm::SDep::OrderKind::Artificial">Artificial</a>));</td></tr>
<tr><th id="1248">1248</th><td>    }</td></tr>
<tr><th id="1249">1249</th><td>  }</td></tr>
<tr><th id="1250">1250</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="172DelDep" title='DelDep' data-type='std::pair&lt;llvm::SUnit *, llvm::SDep&gt; &amp;' data-ref="172DelDep">DelDep</dfn> : <a class="local col8 ref" href="#168DelDeps" title='DelDeps' data-ref="168DelDeps">DelDeps</a>)</td></tr>
<tr><th id="1251">1251</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::RemovePred' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</a>(<a class="local col2 ref" href="#172DelDep" title='DelDep' data-ref="172DelDep">DelDep</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::SUnit *, llvm::SDep&gt;::first' data-ref="std::pair::first">first</a>, <a class="local col2 ref" href="#172DelDep" title='DelDep' data-ref="172DelDep">DelDep</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SUnit *, llvm::SDep&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col3 decl" id="173FromDep" title='FromDep' data-type='llvm::SDep' data-ref="173FromDep">FromDep</dfn><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">(</a><a class="local col1 ref" href="#161SU" title='SU' data-ref="161SU">SU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>, <a class="local col2 ref" href="#162Reg" title='Reg' data-ref="162Reg">Reg</a>);</td></tr>
<tr><th id="1254">1254</th><td>  <a class="local col3 ref" href="#173FromDep" title='FromDep' data-ref="173FromDep">FromDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="local col1 ref" href="#161SU" title='SU' data-ref="161SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>);</td></tr>
<tr><th id="1255">1255</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(<a class="local col6 ref" href="#166CopyFromSU" title='CopyFromSU' data-ref="166CopyFromSU">CopyFromSU</a>, <a class="local col3 ref" href="#173FromDep" title='FromDep' data-ref="173FromDep">FromDep</a>);</td></tr>
<tr><th id="1256">1256</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col4 decl" id="174ToDep" title='ToDep' data-type='llvm::SDep' data-ref="174ToDep">ToDep</dfn><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_4KindEj">(</a><a class="local col6 ref" href="#166CopyFromSU" title='CopyFromSU' data-ref="166CopyFromSU">CopyFromSU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::Kind::Data" title='llvm::SDep::Kind::Data' data-ref="llvm::SDep::Kind::Data">Data</a>, <var>0</var>);</td></tr>
<tr><th id="1257">1257</th><td>  <a class="local col4 ref" href="#174ToDep" title='ToDep' data-ref="174ToDep">ToDep</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep10setLatencyEj" title='llvm::SDep::setLatency' data-ref="_ZN4llvm4SDep10setLatencyEj">setLatency</a>(<a class="local col6 ref" href="#166CopyFromSU" title='CopyFromSU' data-ref="166CopyFromSU">CopyFromSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>);</td></tr>
<tr><th id="1258">1258</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(<a class="local col7 ref" href="#167CopyToSU" title='CopyToSU' data-ref="167CopyToSU">CopyToSU</a>, <a class="local col4 ref" href="#174ToDep" title='ToDep' data-ref="174ToDep">ToDep</a>);</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue10updateNodeEPKNS_5SUnitE" title='llvm::SchedulingPriorityQueue::updateNode' data-ref="_ZN4llvm23SchedulingPriorityQueue10updateNodeEPKNS_5SUnitE">updateNode</a>(<a class="local col1 ref" href="#161SU" title='SU' data-ref="161SU">SU</a>);</td></tr>
<tr><th id="1261">1261</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue7addNodeEPKNS_5SUnitE" title='llvm::SchedulingPriorityQueue::addNode' data-ref="_ZN4llvm23SchedulingPriorityQueue7addNodeEPKNS_5SUnitE">addNode</a>(<a class="local col6 ref" href="#166CopyFromSU" title='CopyFromSU' data-ref="166CopyFromSU">CopyFromSU</a>);</td></tr>
<tr><th id="1262">1262</th><td>  <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue7addNodeEPKNS_5SUnitE" title='llvm::SchedulingPriorityQueue::addNode' data-ref="_ZN4llvm23SchedulingPriorityQueue7addNodeEPKNS_5SUnitE">addNode</a>(<a class="local col7 ref" href="#167CopyToSU" title='CopyToSU' data-ref="167CopyToSU">CopyToSU</a>);</td></tr>
<tr><th id="1263">1263</th><td>  <a class="local col5 ref" href="#165Copies" title='Copies' data-ref="165Copies">Copies</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#166CopyFromSU" title='CopyFromSU' data-ref="166CopyFromSU">CopyFromSU</a>);</td></tr>
<tr><th id="1264">1264</th><td>  <a class="local col5 ref" href="#165Copies" title='Copies' data-ref="165Copies">Copies</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#167CopyToSU" title='CopyToSU' data-ref="167CopyToSU">CopyToSU</a>);</td></tr>
<tr><th id="1265">1265</th><td></td></tr>
<tr><th id="1266">1266</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#67" title='NumPRCopies' data-ref="NumPRCopies">NumPRCopies</a>;</td></tr>
<tr><th id="1267">1267</th><td>}</td></tr>
<tr><th id="1268">1268</th><td></td></tr>
<tr><th id="1269">1269</th><td><i class="doc" data-doc="_ZL21getPhysicalRegisterVTPN4llvm6SDNodeEjPKNS_15TargetInstrInfoE">/// getPhysicalRegisterVT - Returns the ValueType of the physical register</i></td></tr>
<tr><th id="1270">1270</th><td><i class="doc" data-doc="_ZL21getPhysicalRegisterVTPN4llvm6SDNodeEjPKNS_15TargetInstrInfoE">/// definition of the specified node.</i></td></tr>
<tr><th id="1271">1271</th><td><i class="doc" data-doc="_ZL21getPhysicalRegisterVTPN4llvm6SDNodeEjPKNS_15TargetInstrInfoE">/// FIXME: Move to SelectionDAG?</i></td></tr>
<tr><th id="1272">1272</th><td><em>static</em> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="tu decl def" id="_ZL21getPhysicalRegisterVTPN4llvm6SDNodeEjPKNS_15TargetInstrInfoE" title='getPhysicalRegisterVT' data-type='llvm::MVT getPhysicalRegisterVT(llvm::SDNode * N, unsigned int Reg, const llvm::TargetInstrInfo * TII)' data-ref="_ZL21getPhysicalRegisterVTPN4llvm6SDNodeEjPKNS_15TargetInstrInfoE">getPhysicalRegisterVT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="175N" title='N' data-type='llvm::SDNode *' data-ref="175N">N</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="176Reg" title='Reg' data-type='unsigned int' data-ref="176Reg">Reg</dfn>,</td></tr>
<tr><th id="1273">1273</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col7 decl" id="177TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="177TII">TII</dfn>) {</td></tr>
<tr><th id="1274">1274</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="178NumRes" title='NumRes' data-type='unsigned int' data-ref="178NumRes">NumRes</dfn>;</td></tr>
<tr><th id="1275">1275</th><td>  <b>if</b> (<a class="local col5 ref" href="#175N" title='N' data-ref="175N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>) {</td></tr>
<tr><th id="1276">1276</th><td>    <i>// CopyFromReg has: "chain, Val, glue" so operand 1 gives the type.</i></td></tr>
<tr><th id="1277">1277</th><td>    <a class="local col8 ref" href="#178NumRes" title='NumRes' data-ref="178NumRes">NumRes</a> = <var>1</var>;</td></tr>
<tr><th id="1278">1278</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1279">1279</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="179MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="179MCID">MCID</dfn> = <a class="local col7 ref" href="#177TII" title='TII' data-ref="177TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#175N" title='N' data-ref="175N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>());</td></tr>
<tr><th id="1280">1280</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MCID.ImplicitDefs &amp;&amp; &quot;Physical reg def must be in implicit def list!&quot;) ? void (0) : __assert_fail (&quot;MCID.ImplicitDefs &amp;&amp; \&quot;Physical reg def must be in implicit def list!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 1280, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#179MCID" title='MCID' data-ref="179MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::ImplicitDefs" title='llvm::MCInstrDesc::ImplicitDefs' data-ref="llvm::MCInstrDesc::ImplicitDefs">ImplicitDefs</a> &amp;&amp; <q>"Physical reg def must be in implicit def list!"</q>);</td></tr>
<tr><th id="1281">1281</th><td>    <a class="local col8 ref" href="#178NumRes" title='NumRes' data-ref="178NumRes">NumRes</a> = <a class="local col9 ref" href="#179MCID" title='MCID' data-ref="179MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="1282">1282</th><td>    <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col0 decl" id="180ImpDef" title='ImpDef' data-type='const MCPhysReg *' data-ref="180ImpDef">ImpDef</dfn> = <a class="local col9 ref" href="#179MCID" title='MCID' data-ref="179MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>(); *<a class="local col0 ref" href="#180ImpDef" title='ImpDef' data-ref="180ImpDef">ImpDef</a>; ++<a class="local col0 ref" href="#180ImpDef" title='ImpDef' data-ref="180ImpDef">ImpDef</a>) {</td></tr>
<tr><th id="1283">1283</th><td>      <b>if</b> (<a class="local col6 ref" href="#176Reg" title='Reg' data-ref="176Reg">Reg</a> == *<a class="local col0 ref" href="#180ImpDef" title='ImpDef' data-ref="180ImpDef">ImpDef</a>)</td></tr>
<tr><th id="1284">1284</th><td>        <b>break</b>;</td></tr>
<tr><th id="1285">1285</th><td>      ++<a class="local col8 ref" href="#178NumRes" title='NumRes' data-ref="178NumRes">NumRes</a>;</td></tr>
<tr><th id="1286">1286</th><td>    }</td></tr>
<tr><th id="1287">1287</th><td>  }</td></tr>
<tr><th id="1288">1288</th><td>  <b>return</b> <a class="local col5 ref" href="#175N" title='N' data-ref="175N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col8 ref" href="#178NumRes" title='NumRes' data-ref="178NumRes">NumRes</a>);</td></tr>
<tr><th id="1289">1289</th><td>}</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td><i class="doc" data-doc="_ZL18CheckForLiveRegDefPN4llvm5SUnitEjPS1_RNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE">/// CheckForLiveRegDef - Return true and update live register vector if the</i></td></tr>
<tr><th id="1292">1292</th><td><i class="doc" data-doc="_ZL18CheckForLiveRegDefPN4llvm5SUnitEjPS1_RNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE">/// specified register def of the specified SUnit clobbers any "live" registers.</i></td></tr>
<tr><th id="1293">1293</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL18CheckForLiveRegDefPN4llvm5SUnitEjPS1_RNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE" title='CheckForLiveRegDef' data-type='void CheckForLiveRegDef(llvm::SUnit * SU, unsigned int Reg, llvm::SUnit ** LiveRegDefs, SmallSet&lt;unsigned int, 4&gt; &amp; RegAdded, SmallVectorImpl&lt;unsigned int&gt; &amp; LRegs, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL18CheckForLiveRegDefPN4llvm5SUnitEjPS1_RNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE">CheckForLiveRegDef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="181SU" title='SU' data-type='llvm::SUnit *' data-ref="181SU">SU</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="182Reg" title='Reg' data-type='unsigned int' data-ref="182Reg">Reg</dfn>,</td></tr>
<tr><th id="1294">1294</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> **<dfn class="local col3 decl" id="183LiveRegDefs" title='LiveRegDefs' data-type='llvm::SUnit **' data-ref="183LiveRegDefs">LiveRegDefs</dfn>,</td></tr>
<tr><th id="1295">1295</th><td>                               <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; &amp;<dfn class="local col4 decl" id="184RegAdded" title='RegAdded' data-type='SmallSet&lt;unsigned int, 4&gt; &amp;' data-ref="184RegAdded">RegAdded</dfn>,</td></tr>
<tr><th id="1296">1296</th><td>                               <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="185LRegs" title='LRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="185LRegs">LRegs</dfn>,</td></tr>
<tr><th id="1297">1297</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="186TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="186TRI">TRI</dfn>) {</td></tr>
<tr><th id="1298">1298</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col7 decl" id="187AliasI" title='AliasI' data-type='llvm::MCRegAliasIterator' data-ref="187AliasI">AliasI</dfn><a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col2 ref" href="#182Reg" title='Reg' data-ref="182Reg">Reg</a>, <a class="local col6 ref" href="#186TRI" title='TRI' data-ref="186TRI">TRI</a>, <b>true</b>); <a class="local col7 ref" href="#187AliasI" title='AliasI' data-ref="187AliasI">AliasI</a>.<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col7 ref" href="#187AliasI" title='AliasI' data-ref="187AliasI">AliasI</a>) {</td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td>    <i>// Check if Ref is live.</i></td></tr>
<tr><th id="1301">1301</th><td>    <b>if</b> (!<a class="local col3 ref" href="#183LiveRegDefs" title='LiveRegDefs' data-ref="183LiveRegDefs">LiveRegDefs</a>[<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col7 ref" href="#187AliasI" title='AliasI' data-ref="187AliasI">AliasI</a>]) <b>continue</b>;</td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td>    <i>// Allow multiple uses of the same def.</i></td></tr>
<tr><th id="1304">1304</th><td>    <b>if</b> (<a class="local col3 ref" href="#183LiveRegDefs" title='LiveRegDefs' data-ref="183LiveRegDefs">LiveRegDefs</a>[<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col7 ref" href="#187AliasI" title='AliasI' data-ref="187AliasI">AliasI</a>] == <a class="local col1 ref" href="#181SU" title='SU' data-ref="181SU">SU</a>) <b>continue</b>;</td></tr>
<tr><th id="1305">1305</th><td></td></tr>
<tr><th id="1306">1306</th><td>    <i>// Add Reg to the set of interfering live regs.</i></td></tr>
<tr><th id="1307">1307</th><td>    <b>if</b> (<a class="local col4 ref" href="#184RegAdded" title='RegAdded' data-ref="184RegAdded">RegAdded</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col7 ref" href="#187AliasI" title='AliasI' data-ref="187AliasI">AliasI</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::NoneType, bool&gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="1308">1308</th><td>      <a class="local col5 ref" href="#185LRegs" title='LRegs' data-ref="185LRegs">LRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col7 ref" href="#187AliasI" title='AliasI' data-ref="187AliasI">AliasI</a>);</td></tr>
<tr><th id="1309">1309</th><td>    }</td></tr>
<tr><th id="1310">1310</th><td>  }</td></tr>
<tr><th id="1311">1311</th><td>}</td></tr>
<tr><th id="1312">1312</th><td></td></tr>
<tr><th id="1313">1313</th><td><i class="doc" data-doc="_ZL24CheckForLiveRegDefMaskedPN4llvm5SUnitEPKjNS_8ArrayRefIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEE">/// CheckForLiveRegDefMasked - Check for any live physregs that are clobbered</i></td></tr>
<tr><th id="1314">1314</th><td><i class="doc" data-doc="_ZL24CheckForLiveRegDefMaskedPN4llvm5SUnitEPKjNS_8ArrayRefIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEE">/// by RegMask, and add them to LRegs.</i></td></tr>
<tr><th id="1315">1315</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL24CheckForLiveRegDefMaskedPN4llvm5SUnitEPKjNS_8ArrayRefIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEE" title='CheckForLiveRegDefMasked' data-type='void CheckForLiveRegDefMasked(llvm::SUnit * SU, const uint32_t * RegMask, ArrayRef&lt;llvm::SUnit *&gt; LiveRegDefs, SmallSet&lt;unsigned int, 4&gt; &amp; RegAdded, SmallVectorImpl&lt;unsigned int&gt; &amp; LRegs)' data-ref="_ZL24CheckForLiveRegDefMaskedPN4llvm5SUnitEPKjNS_8ArrayRefIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEE">CheckForLiveRegDefMasked</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="188SU" title='SU' data-type='llvm::SUnit *' data-ref="188SU">SU</dfn>, <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col9 decl" id="189RegMask" title='RegMask' data-type='const uint32_t *' data-ref="189RegMask">RegMask</dfn>,</td></tr>
<tr><th id="1316">1316</th><td>                                     <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="local col0 decl" id="190LiveRegDefs" title='LiveRegDefs' data-type='ArrayRef&lt;llvm::SUnit *&gt;' data-ref="190LiveRegDefs">LiveRegDefs</dfn>,</td></tr>
<tr><th id="1317">1317</th><td>                                     <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; &amp;<dfn class="local col1 decl" id="191RegAdded" title='RegAdded' data-type='SmallSet&lt;unsigned int, 4&gt; &amp;' data-ref="191RegAdded">RegAdded</dfn>,</td></tr>
<tr><th id="1318">1318</th><td>                                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="192LRegs" title='LRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="192LRegs">LRegs</dfn>) {</td></tr>
<tr><th id="1319">1319</th><td>  <i>// Look at all live registers. Skip Reg0 and the special CallResource.</i></td></tr>
<tr><th id="1320">1320</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="193i" title='i' data-type='unsigned int' data-ref="193i">i</dfn> = <var>1</var>, <dfn class="local col4 decl" id="194e" title='e' data-type='unsigned int' data-ref="194e">e</dfn> = <a class="local col0 ref" href="#190LiveRegDefs" title='LiveRegDefs' data-ref="190LiveRegDefs">LiveRegDefs</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>()-<var>1</var>; <a class="local col3 ref" href="#193i" title='i' data-ref="193i">i</a> != <a class="local col4 ref" href="#194e" title='e' data-ref="194e">e</a>; ++<a class="local col3 ref" href="#193i" title='i' data-ref="193i">i</a>) {</td></tr>
<tr><th id="1321">1321</th><td>    <b>if</b> (!<a class="local col0 ref" href="#190LiveRegDefs" title='LiveRegDefs' data-ref="190LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#193i" title='i' data-ref="193i">i</a>]</a>) <b>continue</b>;</td></tr>
<tr><th id="1322">1322</th><td>    <b>if</b> (<a class="local col0 ref" href="#190LiveRegDefs" title='LiveRegDefs' data-ref="190LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<a class="local col3 ref" href="#193i" title='i' data-ref="193i">i</a>]</a> == <a class="local col8 ref" href="#188SU" title='SU' data-ref="188SU">SU</a>) <b>continue</b>;</td></tr>
<tr><th id="1323">1323</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj">clobbersPhysReg</a>(<a class="local col9 ref" href="#189RegMask" title='RegMask' data-ref="189RegMask">RegMask</a>, <a class="local col3 ref" href="#193i" title='i' data-ref="193i">i</a>)) <b>continue</b>;</td></tr>
<tr><th id="1324">1324</th><td>    <b>if</b> (<a class="local col1 ref" href="#191RegAdded" title='RegAdded' data-ref="191RegAdded">RegAdded</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col3 ref" href="#193i" title='i' data-ref="193i">i</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::NoneType, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="1325">1325</th><td>      <a class="local col2 ref" href="#192LRegs" title='LRegs' data-ref="192LRegs">LRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#193i" title='i' data-ref="193i">i</a>);</td></tr>
<tr><th id="1326">1326</th><td>  }</td></tr>
<tr><th id="1327">1327</th><td>}</td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td><i class="doc" data-doc="_ZL14getNodeRegMaskPKN4llvm6SDNodeE">/// getNodeRegMask - Returns the register mask attached to an SDNode, if any.</i></td></tr>
<tr><th id="1330">1330</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="tu decl def" id="_ZL14getNodeRegMaskPKN4llvm6SDNodeE" title='getNodeRegMask' data-type='const uint32_t * getNodeRegMask(const llvm::SDNode * N)' data-ref="_ZL14getNodeRegMaskPKN4llvm6SDNodeE">getNodeRegMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="195N" title='N' data-type='const llvm::SDNode *' data-ref="195N">N</dfn>) {</td></tr>
<tr><th id="1331">1331</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="196Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="196Op">Op</dfn> : <a class="local col5 ref" href="#195N" title='N' data-ref="195N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9op_valuesEv" title='llvm::SDNode::op_values' data-ref="_ZNK4llvm6SDNode9op_valuesEv">op_values</a>())</td></tr>
<tr><th id="1332">1332</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col7 decl" id="197RegOp" title='RegOp' data-type='const llvm::RegisterMaskSDNode *' data-ref="197RegOp"><a class="local col7 ref" href="#197RegOp" title='RegOp' data-ref="197RegOp">RegOp</a></dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterMaskSDNode" title='llvm::RegisterMaskSDNode' data-ref="llvm::RegisterMaskSDNode">RegisterMaskSDNode</a>&gt;(<a class="local col6 ref" href="#196Op" title='Op' data-ref="196Op">Op</a>.<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()))</td></tr>
<tr><th id="1333">1333</th><td>      <b>return</b> <a class="local col7 ref" href="#197RegOp" title='RegOp' data-ref="197RegOp">RegOp</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm18RegisterMaskSDNode10getRegMaskEv" title='llvm::RegisterMaskSDNode::getRegMask' data-ref="_ZNK4llvm18RegisterMaskSDNode10getRegMaskEv">getRegMask</a>();</td></tr>
<tr><th id="1334">1334</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1335">1335</th><td>}</td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE">/// DelayForLiveRegsBottomUp - Returns true if it is necessary to delay</i></td></tr>
<tr><th id="1338">1338</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE">/// scheduling of the given node to satisfy live physical register dependencies.</i></td></tr>
<tr><th id="1339">1339</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE">/// If the specific node is the last one that's available to schedule, do</i></td></tr>
<tr><th id="1340">1340</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE">/// whatever is necessary (i.e. backtracking or cloning) to make it possible.</i></td></tr>
<tr><th id="1341">1341</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::</td></tr>
<tr><th id="1342">1342</th><td><dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::ScheduleDAGRRList::DelayForLiveRegsBottomUp' data-type='bool (anonymous namespace)::ScheduleDAGRRList::DelayForLiveRegsBottomUp(llvm::SUnit * SU, SmallVectorImpl&lt;unsigned int&gt; &amp; LRegs)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE">DelayForLiveRegsBottomUp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="198SU" title='SU' data-type='llvm::SUnit *' data-ref="198SU">SU</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="199LRegs" title='LRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="199LRegs">LRegs</dfn>) {</td></tr>
<tr><th id="1343">1343</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs" title='(anonymous namespace)::ScheduleDAGRRList::NumLiveRegs' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::NumLiveRegs">NumLiveRegs</a> == <var>0</var>)</td></tr>
<tr><th id="1344">1344</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col0 decl" id="200RegAdded" title='RegAdded' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="200RegAdded">RegAdded</dfn>;</td></tr>
<tr><th id="1347">1347</th><td>  <i>// If this node would clobber any "live" register, then it's not ready.</i></td></tr>
<tr><th id="1348">1348</th><td><i>  //</i></td></tr>
<tr><th id="1349">1349</th><td><i>  // If SU is the currently live definition of the same register that it uses,</i></td></tr>
<tr><th id="1350">1350</th><td><i>  // then we are free to schedule it.</i></td></tr>
<tr><th id="1351">1351</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col1 decl" id="201Pred" title='Pred' data-type='llvm::SDep &amp;' data-ref="201Pred">Pred</dfn> : <a class="local col8 ref" href="#198SU" title='SU' data-ref="198SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="1352">1352</th><td>    <b>if</b> (<a class="local col1 ref" href="#201Pred" title='Pred' data-ref="201Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col1 ref" href="#201Pred" title='Pred' data-ref="201Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()]</a> != <a class="local col8 ref" href="#198SU" title='SU' data-ref="198SU">SU</a>)</td></tr>
<tr><th id="1353">1353</th><td>      <a class="tu ref" href="#_ZL18CheckForLiveRegDefPN4llvm5SUnitEjPS1_RNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE" title='CheckForLiveRegDef' data-use='c' data-ref="_ZL18CheckForLiveRegDefPN4llvm5SUnitEjPS1_RNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE">CheckForLiveRegDef</a>(<a class="local col1 ref" href="#201Pred" title='Pred' data-ref="201Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>(), <a class="local col1 ref" href="#201Pred" title='Pred' data-ref="201Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>(), <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_E3getEv" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::get' data-ref="_ZNKSt10unique_ptrIA_T_T0_E3getEv">get</a>(),</td></tr>
<tr><th id="1354">1354</th><td>                         <span class='refarg'><a class="local col0 ref" href="#200RegAdded" title='RegAdded' data-ref="200RegAdded">RegAdded</a></span>, <span class='refarg'><a class="local col9 ref" href="#199LRegs" title='LRegs' data-ref="199LRegs">LRegs</a></span>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>);</td></tr>
<tr><th id="1355">1355</th><td>  }</td></tr>
<tr><th id="1356">1356</th><td></td></tr>
<tr><th id="1357">1357</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="202Node" title='Node' data-type='llvm::SDNode *' data-ref="202Node">Node</dfn> = <a class="local col8 ref" href="#198SU" title='SU' data-ref="198SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(); <a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>; <a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a> = <a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>()) {</td></tr>
<tr><th id="1358">1358</th><td>    <b>if</b> (<a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM" title='llvm::ISD::NodeType::INLINEASM' data-ref="llvm::ISD::NodeType::INLINEASM">INLINEASM</a> ||</td></tr>
<tr><th id="1359">1359</th><td>        <a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::INLINEASM_BR" title='llvm::ISD::NodeType::INLINEASM_BR' data-ref="llvm::ISD::NodeType::INLINEASM_BR">INLINEASM_BR</a>) {</td></tr>
<tr><th id="1360">1360</th><td>      <i>// Inline asm can clobber physical defs.</i></td></tr>
<tr><th id="1361">1361</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="203NumOps" title='NumOps' data-type='unsigned int' data-ref="203NumOps">NumOps</dfn> = <a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1362">1362</th><td>      <b>if</b> (<a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#203NumOps" title='NumOps' data-ref="203NumOps">NumOps</a>-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue12getValueTypeEv" title='llvm::SDValue::getValueType' data-ref="_ZNK4llvm7SDValue12getValueTypeEv">getValueType</a>() <a class="ref" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a>)</td></tr>
<tr><th id="1363">1363</th><td>        --<a class="local col3 ref" href="#203NumOps" title='NumOps' data-ref="203NumOps">NumOps</a>;  <i>// Ignore the glue operand.</i></td></tr>
<tr><th id="1364">1364</th><td></td></tr>
<tr><th id="1365">1365</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="204i" title='i' data-type='unsigned int' data-ref="204i">i</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="enum" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm::Op_FirstOperand" title='llvm::InlineAsm::Op_FirstOperand' data-ref="llvm::InlineAsm::Op_FirstOperand">Op_FirstOperand</a>; <a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a> != <a class="local col3 ref" href="#203NumOps" title='NumOps' data-ref="203NumOps">NumOps</a>;) {</td></tr>
<tr><th id="1366">1366</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="205Flags" title='Flags' data-type='unsigned int' data-ref="205Flags">Flags</dfn> =</td></tr>
<tr><th id="1367">1367</th><td>          <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1368">1368</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="206NumVals" title='NumVals' data-type='unsigned int' data-ref="206NumVals">NumVals</dfn> = <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm22getNumOperandRegistersEj" title='llvm::InlineAsm::getNumOperandRegisters' data-ref="_ZN4llvm9InlineAsm22getNumOperandRegistersEj">getNumOperandRegisters</a>(<a class="local col5 ref" href="#205Flags" title='Flags' data-ref="205Flags">Flags</a>);</td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td>        ++<a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a>; <i>// Skip the ID value.</i></td></tr>
<tr><th id="1371">1371</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm12isRegDefKindEj" title='llvm::InlineAsm::isRegDefKind' data-ref="_ZN4llvm9InlineAsm12isRegDefKindEj">isRegDefKind</a>(<a class="local col5 ref" href="#205Flags" title='Flags' data-ref="205Flags">Flags</a>) ||</td></tr>
<tr><th id="1372">1372</th><td>            <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm24isRegDefEarlyClobberKindEj" title='llvm::InlineAsm::isRegDefEarlyClobberKind' data-ref="_ZN4llvm9InlineAsm24isRegDefEarlyClobberKindEj">isRegDefEarlyClobberKind</a>(<a class="local col5 ref" href="#205Flags" title='Flags' data-ref="205Flags">Flags</a>) ||</td></tr>
<tr><th id="1373">1373</th><td>            <a class="type" href="../../../include/llvm/IR/InlineAsm.h.html#llvm::InlineAsm" title='llvm::InlineAsm' data-ref="llvm::InlineAsm">InlineAsm</a>::<a class="ref" href="../../../include/llvm/IR/InlineAsm.h.html#_ZN4llvm9InlineAsm13isClobberKindEj" title='llvm::InlineAsm::isClobberKind' data-ref="_ZN4llvm9InlineAsm13isClobberKindEj">isClobberKind</a>(<a class="local col5 ref" href="#205Flags" title='Flags' data-ref="205Flags">Flags</a>)) {</td></tr>
<tr><th id="1374">1374</th><td>          <i>// Check for def of register or earlyclobber register.</i></td></tr>
<tr><th id="1375">1375</th><td>          <b>for</b> (; <a class="local col6 ref" href="#206NumVals" title='NumVals' data-ref="206NumVals">NumVals</a>; --<a class="local col6 ref" href="#206NumVals" title='NumVals' data-ref="206NumVals">NumVals</a>, ++<a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a>) {</td></tr>
<tr><th id="1376">1376</th><td>            <em>unsigned</em> <dfn class="local col7 decl" id="207Reg" title='Reg' data-type='unsigned int' data-ref="207Reg">Reg</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="1377">1377</th><td>            <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#207Reg" title='Reg' data-ref="207Reg">Reg</a>))</td></tr>
<tr><th id="1378">1378</th><td>              <a class="tu ref" href="#_ZL18CheckForLiveRegDefPN4llvm5SUnitEjPS1_RNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE" title='CheckForLiveRegDef' data-use='c' data-ref="_ZL18CheckForLiveRegDefPN4llvm5SUnitEjPS1_RNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE">CheckForLiveRegDef</a>(<a class="local col8 ref" href="#198SU" title='SU' data-ref="198SU">SU</a>, <a class="local col7 ref" href="#207Reg" title='Reg' data-ref="207Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_E3getEv" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::get' data-ref="_ZNKSt10unique_ptrIA_T_T0_E3getEv">get</a>(), <span class='refarg'><a class="local col0 ref" href="#200RegAdded" title='RegAdded' data-ref="200RegAdded">RegAdded</a></span>, <span class='refarg'><a class="local col9 ref" href="#199LRegs" title='LRegs' data-ref="199LRegs">LRegs</a></span>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>);</td></tr>
<tr><th id="1379">1379</th><td>          }</td></tr>
<tr><th id="1380">1380</th><td>        } <b>else</b></td></tr>
<tr><th id="1381">1381</th><td>          <a class="local col4 ref" href="#204i" title='i' data-ref="204i">i</a> += <a class="local col6 ref" href="#206NumVals" title='NumVals' data-ref="206NumVals">NumVals</a>;</td></tr>
<tr><th id="1382">1382</th><td>      }</td></tr>
<tr><th id="1383">1383</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1384">1384</th><td>    }</td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td>    <b>if</b> (!<a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="1387">1387</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1388">1388</th><td>    <i>// If we're in the middle of scheduling a call, don't begin scheduling</i></td></tr>
<tr><th id="1389">1389</th><td><i>    // another call. Also, don't allow any physical registers to be live across</i></td></tr>
<tr><th id="1390">1390</th><td><i>    // the call.</i></td></tr>
<tr><th id="1391">1391</th><td>    <b>if</b> (<a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() == <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</a>()) {</td></tr>
<tr><th id="1392">1392</th><td>      <i>// Check the special calling-sequence resource.</i></td></tr>
<tr><th id="1393">1393</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="208CallResource" title='CallResource' data-type='unsigned int' data-ref="208CallResource">CallResource</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>();</td></tr>
<tr><th id="1394">1394</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col8 ref" href="#208CallResource" title='CallResource' data-ref="208CallResource">CallResource</a>]</a>) {</td></tr>
<tr><th id="1395">1395</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="209Gen" title='Gen' data-type='llvm::SDNode *' data-ref="209Gen">Gen</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col8 ref" href="#208CallResource" title='CallResource' data-ref="208CallResource">CallResource</a>]</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="1396">1396</th><td>        <b>while</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="210Glued" title='Glued' data-type='llvm::SDNode *' data-ref="210Glued"><a class="local col0 ref" href="#210Glued" title='Glued' data-ref="210Glued">Glued</a></dfn> = <a class="local col9 ref" href="#209Gen" title='Gen' data-ref="209Gen">Gen</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>())</td></tr>
<tr><th id="1397">1397</th><td>          <a class="local col9 ref" href="#209Gen" title='Gen' data-ref="209Gen">Gen</a> = <a class="local col0 ref" href="#210Glued" title='Glued' data-ref="210Glued">Glued</a>;</td></tr>
<tr><th id="1398">1398</th><td>        <b>if</b> (!<a class="tu ref" href="#_ZL16IsChainDependentPN4llvm6SDNodeES1_jPKNS_15TargetInstrInfoE" title='IsChainDependent' data-use='c' data-ref="_ZL16IsChainDependentPN4llvm6SDNodeES1_jPKNS_15TargetInstrInfoE">IsChainDependent</a>(<a class="local col9 ref" href="#209Gen" title='Gen' data-ref="209Gen">Gen</a>, <a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>, <var>0</var>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>) &amp;&amp;</td></tr>
<tr><th id="1399">1399</th><td>            <a class="local col0 ref" href="#200RegAdded" title='RegAdded' data-ref="200RegAdded">RegAdded</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col8 ref" href="#208CallResource" title='CallResource' data-ref="208CallResource">CallResource</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::NoneType, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="1400">1400</th><td>          <a class="local col9 ref" href="#199LRegs" title='LRegs' data-ref="199LRegs">LRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col8 ref" href="#208CallResource" title='CallResource' data-ref="208CallResource">CallResource</a>);</td></tr>
<tr><th id="1401">1401</th><td>      }</td></tr>
<tr><th id="1402">1402</th><td>    }</td></tr>
<tr><th id="1403">1403</th><td>    <b>if</b> (<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col1 decl" id="211RegMask" title='RegMask' data-type='const uint32_t *' data-ref="211RegMask"><a class="local col1 ref" href="#211RegMask" title='RegMask' data-ref="211RegMask">RegMask</a></dfn> = <a class="tu ref" href="#_ZL14getNodeRegMaskPKN4llvm6SDNodeE" title='getNodeRegMask' data-use='c' data-ref="_ZL14getNodeRegMaskPKN4llvm6SDNodeE">getNodeRegMask</a>(<a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>))</td></tr>
<tr><th id="1404">1404</th><td>      <a class="tu ref" href="#_ZL24CheckForLiveRegDefMaskedPN4llvm5SUnitEPKjNS_8ArrayRefIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEE" title='CheckForLiveRegDefMasked' data-use='c' data-ref="_ZL24CheckForLiveRegDefMaskedPN4llvm5SUnitEPKjNS_8ArrayRefIS1_EERNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEE">CheckForLiveRegDefMasked</a>(<a class="local col8 ref" href="#198SU" title='SU' data-ref="198SU">SU</a>, <a class="local col1 ref" href="#211RegMask" title='RegMask' data-ref="211RegMask">RegMask</a>,</td></tr>
<tr><th id="1405">1405</th><td>                               <a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefEPKT_m" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefEPKT_m">makeArrayRef</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_E3getEv" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::get' data-ref="_ZNKSt10unique_ptrIA_T_T0_E3getEv">get</a>(), <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>()),</td></tr>
<tr><th id="1406">1406</th><td>                               <span class='refarg'><a class="local col0 ref" href="#200RegAdded" title='RegAdded' data-ref="200RegAdded">RegAdded</a></span>, <span class='refarg'><a class="local col9 ref" href="#199LRegs" title='LRegs' data-ref="199LRegs">LRegs</a></span>);</td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="212MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="212MCID">MCID</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>());</td></tr>
<tr><th id="1409">1409</th><td>    <b>if</b> (<a class="local col2 ref" href="#212MCID" title='MCID' data-ref="212MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14hasOptionalDefEv" title='llvm::MCInstrDesc::hasOptionalDef' data-ref="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv">hasOptionalDef</a>()) {</td></tr>
<tr><th id="1410">1410</th><td>      <i>// Most ARM instructions have an OptionalDef for CPSR, to model the S-bit.</i></td></tr>
<tr><th id="1411">1411</th><td><i>      // This operand can be either a def of CPSR, if the S bit is set; or a use</i></td></tr>
<tr><th id="1412">1412</th><td><i>      // of %noreg.  When the OptionalDef is set to a valid register, we need to</i></td></tr>
<tr><th id="1413">1413</th><td><i>      // handle it in the same way as an ImplicitDef.</i></td></tr>
<tr><th id="1414">1414</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="213i" title='i' data-type='unsigned int' data-ref="213i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#213i" title='i' data-ref="213i">i</a> &lt; <a class="local col2 ref" href="#212MCID" title='MCID' data-ref="212MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>(); ++<a class="local col3 ref" href="#213i" title='i' data-ref="213i">i</a>)</td></tr>
<tr><th id="1415">1415</th><td>        <b>if</b> (<a class="local col2 ref" href="#212MCID" title='MCID' data-ref="212MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col3 ref" href="#213i" title='i' data-ref="213i">i</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo13isOptionalDefEv" title='llvm::MCOperandInfo::isOptionalDef' data-ref="_ZNK4llvm13MCOperandInfo13isOptionalDefEv">isOptionalDef</a>()) {</td></tr>
<tr><th id="1416">1416</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="214OptionalDef" title='OptionalDef' data-type='const llvm::SDValue &amp;' data-ref="214OptionalDef">OptionalDef</dfn> = <a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#213i" title='i' data-ref="213i">i</a> - <a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>());</td></tr>
<tr><th id="1417">1417</th><td>          <em>unsigned</em> <dfn class="local col5 decl" id="215Reg" title='Reg' data-type='unsigned int' data-ref="215Reg">Reg</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col4 ref" href="#214OptionalDef" title='OptionalDef' data-ref="214OptionalDef">OptionalDef</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="1418">1418</th><td>          <a class="tu ref" href="#_ZL18CheckForLiveRegDefPN4llvm5SUnitEjPS1_RNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE" title='CheckForLiveRegDef' data-use='c' data-ref="_ZL18CheckForLiveRegDefPN4llvm5SUnitEjPS1_RNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE">CheckForLiveRegDef</a>(<a class="local col8 ref" href="#198SU" title='SU' data-ref="198SU">SU</a>, <a class="local col5 ref" href="#215Reg" title='Reg' data-ref="215Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_E3getEv" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::get' data-ref="_ZNKSt10unique_ptrIA_T_T0_E3getEv">get</a>(), <span class='refarg'><a class="local col0 ref" href="#200RegAdded" title='RegAdded' data-ref="200RegAdded">RegAdded</a></span>, <span class='refarg'><a class="local col9 ref" href="#199LRegs" title='LRegs' data-ref="199LRegs">LRegs</a></span>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>);</td></tr>
<tr><th id="1419">1419</th><td>        }</td></tr>
<tr><th id="1420">1420</th><td>    }</td></tr>
<tr><th id="1421">1421</th><td>    <b>if</b> (!<a class="local col2 ref" href="#212MCID" title='MCID' data-ref="212MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::ImplicitDefs" title='llvm::MCInstrDesc::ImplicitDefs' data-ref="llvm::MCInstrDesc::ImplicitDefs">ImplicitDefs</a>)</td></tr>
<tr><th id="1422">1422</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1423">1423</th><td>    <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col6 decl" id="216Reg" title='Reg' data-type='const MCPhysReg *' data-ref="216Reg">Reg</dfn> = <a class="local col2 ref" href="#212MCID" title='MCID' data-ref="212MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>(); *<a class="local col6 ref" href="#216Reg" title='Reg' data-ref="216Reg">Reg</a>; ++<a class="local col6 ref" href="#216Reg" title='Reg' data-ref="216Reg">Reg</a>)</td></tr>
<tr><th id="1424">1424</th><td>      <a class="tu ref" href="#_ZL18CheckForLiveRegDefPN4llvm5SUnitEjPS1_RNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE" title='CheckForLiveRegDef' data-use='c' data-ref="_ZL18CheckForLiveRegDefPN4llvm5SUnitEjPS1_RNS_8SmallSetIjLj4ESt4lessIjEEERNS_15SmallVectorImplIjEEPKNS_18TargetRegisterInfoE">CheckForLiveRegDef</a>(<a class="local col8 ref" href="#198SU" title='SU' data-ref="198SU">SU</a>, *<a class="local col6 ref" href="#216Reg" title='Reg' data-ref="216Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a>.<a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_E3getEv" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::get' data-ref="_ZNKSt10unique_ptrIA_T_T0_E3getEv">get</a>(), <span class='refarg'><a class="local col0 ref" href="#200RegAdded" title='RegAdded' data-ref="200RegAdded">RegAdded</a></span>, <span class='refarg'><a class="local col9 ref" href="#199LRegs" title='LRegs' data-ref="199LRegs">LRegs</a></span>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>);</td></tr>
<tr><th id="1425">1425</th><td>  }</td></tr>
<tr><th id="1426">1426</th><td></td></tr>
<tr><th id="1427">1427</th><td>  <b>return</b> !<a class="local col9 ref" href="#199LRegs" title='LRegs' data-ref="199LRegs">LRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>();</td></tr>
<tr><th id="1428">1428</th><td>}</td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList20releaseInterferencesEj" title='(anonymous namespace)::ScheduleDAGRRList::releaseInterferences' data-type='void (anonymous namespace)::ScheduleDAGRRList::releaseInterferences(unsigned int Reg = 0)' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList20releaseInterferencesEj">releaseInterferences</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="217Reg" title='Reg' data-type='unsigned int' data-ref="217Reg">Reg</dfn>) {</td></tr>
<tr><th id="1431">1431</th><td>  <i>// Add the nodes that aren't ready back onto the available list.</i></td></tr>
<tr><th id="1432">1432</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="218i" title='i' data-type='unsigned int' data-ref="218i">i</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Interferences" title='(anonymous namespace)::ScheduleDAGRRList::Interferences' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Interferences">Interferences</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col8 ref" href="#218i" title='i' data-ref="218i">i</a> &gt; <var>0</var>; --<a class="local col8 ref" href="#218i" title='i' data-ref="218i">i</a>) {</td></tr>
<tr><th id="1433">1433</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="219SU" title='SU' data-type='llvm::SUnit *' data-ref="219SU">SU</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Interferences" title='(anonymous namespace)::ScheduleDAGRRList::Interferences' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Interferences">Interferences</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#218i" title='i' data-ref="218i">i</a>-<var>1</var>]</a>;</td></tr>
<tr><th id="1434">1434</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::ScheduleDAGRRList::LRegsMapT" title='(anonymous namespace)::ScheduleDAGRRList::LRegsMapT' data-type='DenseMap&lt;llvm::SUnit *, SmallVector&lt;unsigned int, 4&gt; &gt;' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LRegsMapT">LRegsMapT</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::SUnit*,llvm::SmallVector{unsignedint,4},llvm::DenseMapInfo{llvm::SUnit*},llvm::detail::DenseMapPair{llvm::SUni2983506" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt; &gt;, llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::SUnit*,llvm::SmallVector{unsignedint,4},llvm::DenseMapInfo{llvm::SUnit*},llvm::detail::DenseMapPair{llvm::SUni2983506">iterator</a> <dfn class="local col0 decl" id="220LRegsPos" title='LRegsPos' data-type='LRegsMapT::iterator' data-ref="220LRegsPos">LRegsPos</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LRegsMap" title='(anonymous namespace)::ScheduleDAGRRList::LRegsMap' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LRegsMap">LRegsMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col9 ref" href="#219SU" title='SU' data-ref="219SU">SU</a>);</td></tr>
<tr><th id="1435">1435</th><td>    <b>if</b> (<a class="local col7 ref" href="#217Reg" title='Reg' data-ref="217Reg">Reg</a>) {</td></tr>
<tr><th id="1436">1436</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="221LRegs" title='LRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="221LRegs">LRegs</dfn> = <a class="local col0 ref" href="#220LRegsPos" title='LRegsPos' data-ref="220LRegsPos">LRegsPos</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="1437">1437</th><td>      <b>if</b> (!<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<span class='refarg'><a class="local col1 ref" href="#221LRegs" title='LRegs' data-ref="221LRegs">LRegs</a></span>, <a class="local col7 ref" href="#217Reg" title='Reg' data-ref="217Reg">Reg</a>))</td></tr>
<tr><th id="1438">1438</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1439">1439</th><td>    }</td></tr>
<tr><th id="1440">1440</th><td>    <a class="local col9 ref" href="#219SU" title='SU' data-ref="219SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isPending" title='llvm::SUnit::isPending' data-ref="llvm::SUnit::isPending">isPending</a> = <b>false</b>;</td></tr>
<tr><th id="1441">1441</th><td>    <i>// The interfering node may no longer be available due to backtracking.</i></td></tr>
<tr><th id="1442">1442</th><td><i>    // Furthermore, it may have been made available again, in which case it is</i></td></tr>
<tr><th id="1443">1443</th><td><i>    // now already in the AvailableQueue.</i></td></tr>
<tr><th id="1444">1444</th><td>    <b>if</b> (<a class="local col9 ref" href="#219SU" title='SU' data-ref="219SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> &amp;&amp; !<a class="local col9 ref" href="#219SU" title='SU' data-ref="219SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a>) {</td></tr>
<tr><th id="1445">1445</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;    Repushing SU #&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    Repushing SU #"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#219SU" title='SU' data-ref="219SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1446">1446</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::push' data-ref="_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE">push</a>(<a class="local col9 ref" href="#219SU" title='SU' data-ref="219SU">SU</a>);</td></tr>
<tr><th id="1447">1447</th><td>    }</td></tr>
<tr><th id="1448">1448</th><td>    <b>if</b> (<a class="local col8 ref" href="#218i" title='i' data-ref="218i">i</a> &lt; <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Interferences" title='(anonymous namespace)::ScheduleDAGRRList::Interferences' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Interferences">Interferences</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>())</td></tr>
<tr><th id="1449">1449</th><td>      <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Interferences" title='(anonymous namespace)::ScheduleDAGRRList::Interferences' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Interferences">Interferences</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#218i" title='i' data-ref="218i">i</a>-<var>1</var>]</a> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Interferences" title='(anonymous namespace)::ScheduleDAGRRList::Interferences' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Interferences">Interferences</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="1450">1450</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Interferences" title='(anonymous namespace)::ScheduleDAGRRList::Interferences' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Interferences">Interferences</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="1451">1451</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LRegsMap" title='(anonymous namespace)::ScheduleDAGRRList::LRegsMap' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LRegsMap">LRegsMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE">erase</a>(<a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#1178" title='llvm::DenseMapIterator&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;, false&gt;::DenseMapIterator' data-ref="_ZN4llvm16DenseMapIteratorIPNS_5SUnitENS_11SmallVectorIjLj4EEENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S4_EELb0EEC1ERKSA_"></a><a class="local col0 ref" href="#220LRegsPos" title='LRegsPos' data-ref="220LRegsPos">LRegsPos</a>);</td></tr>
<tr><th id="1452">1452</th><td>  }</td></tr>
<tr><th id="1453">1453</th><td>}</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList26PickNodeToScheduleBottomUpEv">/// Return a node that can be scheduled in this cycle. Requirements:</i></td></tr>
<tr><th id="1456">1456</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList26PickNodeToScheduleBottomUpEv">/// (1) Ready: latency has been satisfied</i></td></tr>
<tr><th id="1457">1457</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList26PickNodeToScheduleBottomUpEv">/// (2) No Hazards: resources are available</i></td></tr>
<tr><th id="1458">1458</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList26PickNodeToScheduleBottomUpEv">/// (3) No Interferences: may unschedule to break register interferences.</i></td></tr>
<tr><th id="1459">1459</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList26PickNodeToScheduleBottomUpEv" title='(anonymous namespace)::ScheduleDAGRRList::PickNodeToScheduleBottomUp' data-type='llvm::SUnit * (anonymous namespace)::ScheduleDAGRRList::PickNodeToScheduleBottomUp()' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList26PickNodeToScheduleBottomUpEv">PickNodeToScheduleBottomUp</dfn>() {</td></tr>
<tr><th id="1460">1460</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="222CurSU" title='CurSU' data-type='llvm::SUnit *' data-ref="222CurSU">CurSU</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm23SchedulingPriorityQueue5emptyEv" title='llvm::SchedulingPriorityQueue::empty' data-ref="_ZNK4llvm23SchedulingPriorityQueue5emptyEv">empty</a>() ? <b>nullptr</b> : <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue3popEv" title='llvm::SchedulingPriorityQueue::pop' data-ref="_ZN4llvm23SchedulingPriorityQueue3popEv">pop</a>();</td></tr>
<tr><th id="1461">1461</th><td>  <em>auto</em> <dfn class="local col3 decl" id="223FindAvailableNode" title='FindAvailableNode' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp:1461:28)' data-ref="223FindAvailableNode">FindAvailableNode</dfn> = [&amp;]() {</td></tr>
<tr><th id="1462">1462</th><td>    <b>while</b> (<a class="local col2 ref" href="#222CurSU" title='CurSU' data-ref="222CurSU">CurSU</a>) {</td></tr>
<tr><th id="1463">1463</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="224LRegs" title='LRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="224LRegs">LRegs</dfn>;</td></tr>
<tr><th id="1464">1464</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::ScheduleDAGRRList::DelayForLiveRegsBottomUp' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList24DelayForLiveRegsBottomUpEPN4llvm5SUnitERNS1_15SmallVectorImplIjEE">DelayForLiveRegsBottomUp</a>(<a class="local col2 ref" href="#222CurSU" title='CurSU' data-ref="222CurSU">CurSU</a>, <span class='refarg'><a class="local col4 ref" href="#224LRegs" title='LRegs' data-ref="224LRegs">LRegs</a></span>))</td></tr>
<tr><th id="1465">1465</th><td>        <b>break</b>;</td></tr>
<tr><th id="1466">1466</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;    Interfering reg &quot;; if (LRegs[0] == TRI-&gt;getNumRegs()) dbgs() &lt;&lt; &quot;CallResource&quot;; else dbgs() &lt;&lt; printReg(LRegs[0], TRI); dbgs() &lt;&lt; &quot; SU #&quot; &lt;&lt; CurSU-&gt;NodeNum &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    Interfering reg "</q>;</td></tr>
<tr><th id="1467">1467</th><td>                 <b>if</b> (<a class="local col4 ref" href="#224LRegs" title='LRegs' data-ref="224LRegs">LRegs</a>[<var>0</var>] == <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>()) <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"CallResource"</q>;</td></tr>
<tr><th id="1468">1468</th><td>                 <b>else</b> <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col4 ref" href="#224LRegs" title='LRegs' data-ref="224LRegs">LRegs</a>[<var>0</var>], <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>);</td></tr>
<tr><th id="1469">1469</th><td>                 <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" SU #"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#222CurSU" title='CurSU' data-ref="222CurSU">CurSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="1470">1470</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::ScheduleDAGRRList::LRegsMapT" title='(anonymous namespace)::ScheduleDAGRRList::LRegsMapT' data-type='DenseMap&lt;llvm::SUnit *, SmallVector&lt;unsigned int, 4&gt; &gt;' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LRegsMapT">LRegsMapT</a>::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::SUnit*,llvm::SmallVector{unsignedint,4},llvm::DenseMapInfo{llvm::SUnit*},llvm::detail::DenseMapPair{llvm::SUni2983506" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt; &gt;, llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::SUnit*,llvm::SmallVector{unsignedint,4},llvm::DenseMapInfo{llvm::SUnit*},llvm::detail::DenseMapPair{llvm::SUni2983506">iterator</a>, <em>bool</em>&gt; <dfn class="local col5 decl" id="225LRegsPair" title='LRegsPair' data-type='std::pair&lt;LRegsMapT::iterator, bool&gt;' data-ref="225LRegsPair">LRegsPair</dfn> =</td></tr>
<tr><th id="1471">1471</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LRegsMap" title='(anonymous namespace)::ScheduleDAGRRList::LRegsMap' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LRegsMap">LRegsMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col2 ref" href="#222CurSU" title='CurSU' data-ref="222CurSU">CurSU</a></span>, <span class='refarg'><a class="local col4 ref" href="#224LRegs" title='LRegs' data-ref="224LRegs">LRegs</a></span>));</td></tr>
<tr><th id="1472">1472</th><td>      <b>if</b> (<a class="local col5 ref" href="#225LRegsPair" title='LRegsPair' data-ref="225LRegsPair">LRegsPair</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>) {</td></tr>
<tr><th id="1473">1473</th><td>        <a class="local col2 ref" href="#222CurSU" title='CurSU' data-ref="222CurSU">CurSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isPending" title='llvm::SUnit::isPending' data-ref="llvm::SUnit::isPending">isPending</a> = <b>true</b>;  <i>// This SU is not in AvailableQueue right now.</i></td></tr>
<tr><th id="1474">1474</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Interferences" title='(anonymous namespace)::ScheduleDAGRRList::Interferences' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Interferences">Interferences</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#222CurSU" title='CurSU' data-ref="222CurSU">CurSU</a>);</td></tr>
<tr><th id="1475">1475</th><td>      }</td></tr>
<tr><th id="1476">1476</th><td>      <b>else</b> {</td></tr>
<tr><th id="1477">1477</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurSU-&gt;isPending &amp;&amp; &quot;Interferences are pending&quot;) ? void (0) : __assert_fail (&quot;CurSU-&gt;isPending &amp;&amp; \&quot;Interferences are pending\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 1477, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#222CurSU" title='CurSU' data-ref="222CurSU">CurSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isPending" title='llvm::SUnit::isPending' data-ref="llvm::SUnit::isPending">isPending</a> &amp;&amp; <q>"Interferences are pending"</q>);</td></tr>
<tr><th id="1478">1478</th><td>        <i>// Update the interference with current live regs.</i></td></tr>
<tr><th id="1479">1479</th><td>        <a class="local col5 ref" href="#225LRegsPair" title='LRegsPair' data-ref="225LRegsPair">LRegsPair</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::DenseMapIterator&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt;, llvm::DenseMapInfo&lt;llvm::SUnit *&gt;, llvm::detail::DenseMapPair&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;, false&gt;, bool&gt;::first' data-ref="std::pair::first">first</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::SUnit *, llvm::SmallVector&lt;unsigned int, 4&gt; &gt;::second' data-ref="std::pair::second">second</a> <a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectoraSERKNS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::operator=' data-ref="_ZN4llvm11SmallVectoraSERKNS_11SmallVectorIT_XT0_EEE">=</a> <a class="local col4 ref" href="#224LRegs" title='LRegs' data-ref="224LRegs">LRegs</a>;</td></tr>
<tr><th id="1480">1480</th><td>      }</td></tr>
<tr><th id="1481">1481</th><td>      <a class="local col2 ref" href="#222CurSU" title='CurSU' data-ref="222CurSU">CurSU</a> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue3popEv" title='llvm::SchedulingPriorityQueue::pop' data-ref="_ZN4llvm23SchedulingPriorityQueue3popEv">pop</a>();</td></tr>
<tr><th id="1482">1482</th><td>    }</td></tr>
<tr><th id="1483">1483</th><td>  };</td></tr>
<tr><th id="1484">1484</th><td>  <a class="local col3 ref" href="#223FindAvailableNode" title='FindAvailableNode' data-ref="223FindAvailableNode">FindAvailableNode</a>();</td></tr>
<tr><th id="1485">1485</th><td>  <b>if</b> (<a class="local col2 ref" href="#222CurSU" title='CurSU' data-ref="222CurSU">CurSU</a>)</td></tr>
<tr><th id="1486">1486</th><td>    <b>return</b> <a class="local col2 ref" href="#222CurSU" title='CurSU' data-ref="222CurSU">CurSU</a>;</td></tr>
<tr><th id="1487">1487</th><td></td></tr>
<tr><th id="1488">1488</th><td>  <i>// We query the topological order in the loop body, so make sure outstanding</i></td></tr>
<tr><th id="1489">1489</th><td><i>  // updates are applied before entering it (we only enter the loop if there</i></td></tr>
<tr><th id="1490">1490</th><td><i>  // are some interferences). If we make changes to the ordering, we exit</i></td></tr>
<tr><th id="1491">1491</th><td><i>  // the loop.</i></td></tr>
<tr><th id="1492">1492</th><td><i></i></td></tr>
<tr><th id="1493">1493</th><td><i>  // All candidates are delayed due to live physical reg dependencies.</i></td></tr>
<tr><th id="1494">1494</th><td><i>  // Try backtracking, code duplication, or inserting cross class copies</i></td></tr>
<tr><th id="1495">1495</th><td><i>  // to resolve it.</i></td></tr>
<tr><th id="1496">1496</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="226TrySU" title='TrySU' data-type='llvm::SUnit *' data-ref="226TrySU">TrySU</dfn> : <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Interferences" title='(anonymous namespace)::ScheduleDAGRRList::Interferences' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Interferences">Interferences</a>) {</td></tr>
<tr><th id="1497">1497</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="227LRegs" title='LRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="227LRegs">LRegs</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LRegsMap" title='(anonymous namespace)::ScheduleDAGRRList::LRegsMap' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LRegsMap">LRegsMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col6 ref" href="#226TrySU" title='TrySU' data-ref="226TrySU">TrySU</a>]</a>;</td></tr>
<tr><th id="1498">1498</th><td></td></tr>
<tr><th id="1499">1499</th><td>    <i>// Try unscheduling up to the point where it's safe to schedule</i></td></tr>
<tr><th id="1500">1500</th><td><i>    // this node.</i></td></tr>
<tr><th id="1501">1501</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="228BtSU" title='BtSU' data-type='llvm::SUnit *' data-ref="228BtSU">BtSU</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1502">1502</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="229LiveCycle" title='LiveCycle' data-type='unsigned int' data-ref="229LiveCycle">LiveCycle</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="1503">1503</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="230Reg" title='Reg' data-type='unsigned int' data-ref="230Reg">Reg</dfn> : <a class="local col7 ref" href="#227LRegs" title='LRegs' data-ref="227LRegs">LRegs</a>) {</td></tr>
<tr><th id="1504">1504</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col0 ref" href="#230Reg" title='Reg' data-ref="230Reg">Reg</a>]</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &lt; <a class="local col9 ref" href="#229LiveCycle" title='LiveCycle' data-ref="229LiveCycle">LiveCycle</a>) {</td></tr>
<tr><th id="1505">1505</th><td>        <a class="local col8 ref" href="#228BtSU" title='BtSU' data-ref="228BtSU">BtSU</a> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegGens' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegGens">LiveRegGens</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col0 ref" href="#230Reg" title='Reg' data-ref="230Reg">Reg</a>]</a>;</td></tr>
<tr><th id="1506">1506</th><td>        <a class="local col9 ref" href="#229LiveCycle" title='LiveCycle' data-ref="229LiveCycle">LiveCycle</a> = <a class="local col8 ref" href="#228BtSU" title='BtSU' data-ref="228BtSU">BtSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="1507">1507</th><td>      }</td></tr>
<tr><th id="1508">1508</th><td>    }</td></tr>
<tr><th id="1509">1509</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList15WillCreateCycleEPN4llvm5SUnitES3_" title='(anonymous namespace)::ScheduleDAGRRList::WillCreateCycle' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList15WillCreateCycleEPN4llvm5SUnitES3_">WillCreateCycle</a>(<a class="local col6 ref" href="#226TrySU" title='TrySU' data-ref="226TrySU">TrySU</a>, <a class="local col8 ref" href="#228BtSU" title='BtSU' data-ref="228BtSU">BtSU</a>))  {</td></tr>
<tr><th id="1510">1510</th><td>      <i>// BacktrackBottomUp mutates Interferences!</i></td></tr>
<tr><th id="1511">1511</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList17BacktrackBottomUpEPN4llvm5SUnitES3_" title='(anonymous namespace)::ScheduleDAGRRList::BacktrackBottomUp' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList17BacktrackBottomUpEPN4llvm5SUnitES3_">BacktrackBottomUp</a>(<a class="local col6 ref" href="#226TrySU" title='TrySU' data-ref="226TrySU">TrySU</a>, <a class="local col8 ref" href="#228BtSU" title='BtSU' data-ref="228BtSU">BtSU</a>);</td></tr>
<tr><th id="1512">1512</th><td></td></tr>
<tr><th id="1513">1513</th><td>      <i>// Force the current node to be scheduled before the node that</i></td></tr>
<tr><th id="1514">1514</th><td><i>      // requires the physical reg dep.</i></td></tr>
<tr><th id="1515">1515</th><td>      <b>if</b> (<a class="local col8 ref" href="#228BtSU" title='BtSU' data-ref="228BtSU">BtSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a>) {</td></tr>
<tr><th id="1516">1516</th><td>        <a class="local col8 ref" href="#228BtSU" title='BtSU' data-ref="228BtSU">BtSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> = <b>false</b>;</td></tr>
<tr><th id="1517">1517</th><td>        <b>if</b> (!<a class="local col8 ref" href="#228BtSU" title='BtSU' data-ref="228BtSU">BtSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isPending" title='llvm::SUnit::isPending' data-ref="llvm::SUnit::isPending">isPending</a>)</td></tr>
<tr><th id="1518">1518</th><td>          <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue6removeEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::remove' data-ref="_ZN4llvm23SchedulingPriorityQueue6removeEPNS_5SUnitE">remove</a>(<a class="local col8 ref" href="#228BtSU" title='BtSU' data-ref="228BtSU">BtSU</a>);</td></tr>
<tr><th id="1519">1519</th><td>      }</td></tr>
<tr><th id="1520">1520</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;ARTIFICIAL edge from SU(&quot; &lt;&lt; BtSU-&gt;NodeNum &lt;&lt; &quot;) to SU(&quot; &lt;&lt; TrySU-&gt;NodeNum &lt;&lt; &quot;)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ARTIFICIAL edge from SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#228BtSU" title='BtSU' data-ref="228BtSU">BtSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="1521">1521</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") to SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#226TrySU" title='TrySU' data-ref="226TrySU">TrySU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>);</td></tr>
<tr><th id="1522">1522</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(<a class="local col6 ref" href="#226TrySU" title='TrySU' data-ref="226TrySU">TrySU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col8 ref" href="#228BtSU" title='BtSU' data-ref="228BtSU">BtSU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Artificial" title='llvm::SDep::OrderKind::Artificial' data-ref="llvm::SDep::OrderKind::Artificial">Artificial</a>));</td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td>      <i>// If one or more successors has been unscheduled, then the current</i></td></tr>
<tr><th id="1525">1525</th><td><i>      // node is no longer available.</i></td></tr>
<tr><th id="1526">1526</th><td>      <b>if</b> (!<a class="local col6 ref" href="#226TrySU" title='TrySU' data-ref="226TrySU">TrySU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> || !<a class="local col6 ref" href="#226TrySU" title='TrySU' data-ref="226TrySU">TrySU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a>) {</td></tr>
<tr><th id="1527">1527</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;TrySU not available; choosing node from queue\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"TrySU not available; choosing node from queue\n"</q>);</td></tr>
<tr><th id="1528">1528</th><td>        <a class="local col2 ref" href="#222CurSU" title='CurSU' data-ref="222CurSU">CurSU</a> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue3popEv" title='llvm::SchedulingPriorityQueue::pop' data-ref="_ZN4llvm23SchedulingPriorityQueue3popEv">pop</a>();</td></tr>
<tr><th id="1529">1529</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1530">1530</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;TrySU available\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"TrySU available\n"</q>);</td></tr>
<tr><th id="1531">1531</th><td>        <i>// Available and in AvailableQueue</i></td></tr>
<tr><th id="1532">1532</th><td>        <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue6removeEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::remove' data-ref="_ZN4llvm23SchedulingPriorityQueue6removeEPNS_5SUnitE">remove</a>(<a class="local col6 ref" href="#226TrySU" title='TrySU' data-ref="226TrySU">TrySU</a>);</td></tr>
<tr><th id="1533">1533</th><td>        <a class="local col2 ref" href="#222CurSU" title='CurSU' data-ref="222CurSU">CurSU</a> = <a class="local col6 ref" href="#226TrySU" title='TrySU' data-ref="226TrySU">TrySU</a>;</td></tr>
<tr><th id="1534">1534</th><td>      }</td></tr>
<tr><th id="1535">1535</th><td>      <a class="local col3 ref" href="#223FindAvailableNode" title='FindAvailableNode' data-ref="223FindAvailableNode">FindAvailableNode</a>();</td></tr>
<tr><th id="1536">1536</th><td>      <i>// Interferences has been mutated. We must break.</i></td></tr>
<tr><th id="1537">1537</th><td>      <b>break</b>;</td></tr>
<tr><th id="1538">1538</th><td>    }</td></tr>
<tr><th id="1539">1539</th><td>  }</td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td>  <b>if</b> (!<a class="local col2 ref" href="#222CurSU" title='CurSU' data-ref="222CurSU">CurSU</a>) {</td></tr>
<tr><th id="1542">1542</th><td>    <i>// Can't backtrack. If it's too expensive to copy the value, then try</i></td></tr>
<tr><th id="1543">1543</th><td><i>    // duplicate the nodes that produces these "too expensive to copy"</i></td></tr>
<tr><th id="1544">1544</th><td><i>    // values to break the dependency. In case even that doesn't work,</i></td></tr>
<tr><th id="1545">1545</th><td><i>    // insert cross class copies.</i></td></tr>
<tr><th id="1546">1546</th><td><i>    // If it's not too expensive, i.e. cost != -1, issue copies.</i></td></tr>
<tr><th id="1547">1547</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="231TrySU" title='TrySU' data-type='llvm::SUnit *' data-ref="231TrySU">TrySU</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Interferences" title='(anonymous namespace)::ScheduleDAGRRList::Interferences' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Interferences">Interferences</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="1548">1548</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="232LRegs" title='LRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="232LRegs">LRegs</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LRegsMap" title='(anonymous namespace)::ScheduleDAGRRList::LRegsMap' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LRegsMap">LRegsMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#231TrySU" title='TrySU' data-ref="231TrySU">TrySU</a>]</a>;</td></tr>
<tr><th id="1549">1549</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LRegs.size() == 1 &amp;&amp; &quot;Can&apos;t handle this yet!&quot;) ? void (0) : __assert_fail (&quot;LRegs.size() == 1 &amp;&amp; \&quot;Can&apos;t handle this yet!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 1549, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#232LRegs" title='LRegs' data-ref="232LRegs">LRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Can't handle this yet!"</q>);</td></tr>
<tr><th id="1550">1550</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="233Reg" title='Reg' data-type='unsigned int' data-ref="233Reg">Reg</dfn> = <a class="local col2 ref" href="#232LRegs" title='LRegs' data-ref="232LRegs">LRegs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="1551">1551</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="234LRDef" title='LRDef' data-type='llvm::SUnit *' data-ref="234LRDef">LRDef</dfn> = <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col3 ref" href="#233Reg" title='Reg' data-ref="233Reg">Reg</a>]</a>;</td></tr>
<tr><th id="1552">1552</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="235VT" title='VT' data-type='llvm::MVT' data-ref="235VT">VT</dfn> = <a class="tu ref" href="#_ZL21getPhysicalRegisterVTPN4llvm6SDNodeEjPKNS_15TargetInstrInfoE" title='getPhysicalRegisterVT' data-use='c' data-ref="_ZL21getPhysicalRegisterVTPN4llvm6SDNodeEjPKNS_15TargetInstrInfoE">getPhysicalRegisterVT</a>(<a class="local col4 ref" href="#234LRDef" title='LRDef' data-ref="234LRDef">LRDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(), <a class="local col3 ref" href="#233Reg" title='Reg' data-ref="233Reg">Reg</a>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TII" title='llvm::ScheduleDAG::TII' data-ref="llvm::ScheduleDAG::TII">TII</a>);</td></tr>
<tr><th id="1553">1553</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="236RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="236RC">RC</dfn> =</td></tr>
<tr><th id="1554">1554</th><td>      <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE" title='llvm::TargetRegisterInfo::getMinimalPhysRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getMinimalPhysRegClassEjNS_3MVTE">getMinimalPhysRegClass</a>(<a class="local col3 ref" href="#233Reg" title='Reg' data-ref="233Reg">Reg</a>, <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#235VT" title='VT' data-ref="235VT">VT</a>);</td></tr>
<tr><th id="1555">1555</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="237DestRC" title='DestRC' data-type='const llvm::TargetRegisterClass *' data-ref="237DestRC">DestRC</dfn> = <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getCrossCopyRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE">getCrossCopyRegClass</a>(<a class="local col6 ref" href="#236RC" title='RC' data-ref="236RC">RC</a>);</td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td>    <i>// If cross copy register class is the same as RC, then it must be possible</i></td></tr>
<tr><th id="1558">1558</th><td><i>    // copy the value directly. Do not try duplicate the def.</i></td></tr>
<tr><th id="1559">1559</th><td><i>    // If cross copy register class is not the same as RC, then it's possible to</i></td></tr>
<tr><th id="1560">1560</th><td><i>    // copy the value but it require cross register class copies and it is</i></td></tr>
<tr><th id="1561">1561</th><td><i>    // expensive.</i></td></tr>
<tr><th id="1562">1562</th><td><i>    // If cross copy register class is null, then it's not possible to copy</i></td></tr>
<tr><th id="1563">1563</th><td><i>    // the value at all.</i></td></tr>
<tr><th id="1564">1564</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="238NewDef" title='NewDef' data-type='llvm::SUnit *' data-ref="238NewDef">NewDef</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1565">1565</th><td>    <b>if</b> (<a class="local col7 ref" href="#237DestRC" title='DestRC' data-ref="237DestRC">DestRC</a> != <a class="local col6 ref" href="#236RC" title='RC' data-ref="236RC">RC</a>) {</td></tr>
<tr><th id="1566">1566</th><td>      <a class="local col8 ref" href="#238NewDef" title='NewDef' data-ref="238NewDef">NewDef</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList21CopyAndMoveSuccessorsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::CopyAndMoveSuccessors' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList21CopyAndMoveSuccessorsEPN4llvm5SUnitE">CopyAndMoveSuccessors</a>(<a class="local col4 ref" href="#234LRDef" title='LRDef' data-ref="234LRDef">LRDef</a>);</td></tr>
<tr><th id="1567">1567</th><td>      <b>if</b> (!<a class="local col7 ref" href="#237DestRC" title='DestRC' data-ref="237DestRC">DestRC</a> &amp;&amp; !<a class="local col8 ref" href="#238NewDef" title='NewDef' data-ref="238NewDef">NewDef</a>)</td></tr>
<tr><th id="1568">1568</th><td>        <a class="ref" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Can't handle live physical register dependency!"</q>);</td></tr>
<tr><th id="1569">1569</th><td>    }</td></tr>
<tr><th id="1570">1570</th><td>    <b>if</b> (!<a class="local col8 ref" href="#238NewDef" title='NewDef' data-ref="238NewDef">NewDef</a>) {</td></tr>
<tr><th id="1571">1571</th><td>      <i>// Issue copies, these can be expensive cross register class copies.</i></td></tr>
<tr><th id="1572">1572</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="239Copies" title='Copies' data-type='SmallVector&lt;llvm::SUnit *, 2&gt;' data-ref="239Copies">Copies</dfn>;</td></tr>
<tr><th id="1573">1573</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList24InsertCopiesAndMoveSuccsEPN4llvm5SUnitEjPKNS1_19TargetRegisterClassES6_RNS1_15SmallVectorImplIS3_EE" title='(anonymous namespace)::ScheduleDAGRRList::InsertCopiesAndMoveSuccs' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList24InsertCopiesAndMoveSuccsEPN4llvm5SUnitEjPKNS1_19TargetRegisterClassES6_RNS1_15SmallVectorImplIS3_EE">InsertCopiesAndMoveSuccs</a>(<a class="local col4 ref" href="#234LRDef" title='LRDef' data-ref="234LRDef">LRDef</a>, <a class="local col3 ref" href="#233Reg" title='Reg' data-ref="233Reg">Reg</a>, <a class="local col7 ref" href="#237DestRC" title='DestRC' data-ref="237DestRC">DestRC</a>, <a class="local col6 ref" href="#236RC" title='RC' data-ref="236RC">RC</a>, <span class='refarg'><a class="local col9 ref" href="#239Copies" title='Copies' data-ref="239Copies">Copies</a></span>);</td></tr>
<tr><th id="1574">1574</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;    Adding an edge from SU #&quot; &lt;&lt; TrySU-&gt;NodeNum &lt;&lt; &quot; to SU #&quot; &lt;&lt; Copies.front()-&gt;NodeNum &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    Adding an edge from SU #"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#231TrySU" title='TrySU' data-ref="231TrySU">TrySU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="1575">1575</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to SU #"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#239Copies" title='Copies' data-ref="239Copies">Copies</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1576">1576</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(<a class="local col1 ref" href="#231TrySU" title='TrySU' data-ref="231TrySU">TrySU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col9 ref" href="#239Copies" title='Copies' data-ref="239Copies">Copies</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>(), <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Artificial" title='llvm::SDep::OrderKind::Artificial' data-ref="llvm::SDep::OrderKind::Artificial">Artificial</a>));</td></tr>
<tr><th id="1577">1577</th><td>      <a class="local col8 ref" href="#238NewDef" title='NewDef' data-ref="238NewDef">NewDef</a> = <a class="local col9 ref" href="#239Copies" title='Copies' data-ref="239Copies">Copies</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="1578">1578</th><td>    }</td></tr>
<tr><th id="1579">1579</th><td></td></tr>
<tr><th id="1580">1580</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;    Adding an edge from SU #&quot; &lt;&lt; NewDef-&gt;NodeNum &lt;&lt; &quot; to SU #&quot; &lt;&lt; TrySU-&gt;NodeNum &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    Adding an edge from SU #"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#238NewDef" title='NewDef' data-ref="238NewDef">NewDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="1581">1581</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to SU #"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#231TrySU" title='TrySU' data-ref="231TrySU">TrySU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="1582">1582</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs" title='(anonymous namespace)::ScheduleDAGRRList::LiveRegDefs' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::LiveRegDefs">LiveRegDefs</a><a class="ref" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrIA_T_T0_EixEm" title='std::unique_ptr&lt;type-parameter-0-0 [], type-parameter-0-1&gt;::operator[]' data-ref="_ZNKSt10unique_ptrIA_T_T0_EixEm">[<a class="local col3 ref" href="#233Reg" title='Reg' data-ref="233Reg">Reg</a>]</a> = <a class="local col8 ref" href="#238NewDef" title='NewDef' data-ref="238NewDef">NewDef</a>;</td></tr>
<tr><th id="1583">1583</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(<a class="local col8 ref" href="#238NewDef" title='NewDef' data-ref="238NewDef">NewDef</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col1 ref" href="#231TrySU" title='TrySU' data-ref="231TrySU">TrySU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Artificial" title='llvm::SDep::OrderKind::Artificial' data-ref="llvm::SDep::OrderKind::Artificial">Artificial</a>));</td></tr>
<tr><th id="1584">1584</th><td>    <a class="local col1 ref" href="#231TrySU" title='TrySU' data-ref="231TrySU">TrySU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> = <b>false</b>;</td></tr>
<tr><th id="1585">1585</th><td>    <a class="local col2 ref" href="#222CurSU" title='CurSU' data-ref="222CurSU">CurSU</a> = <a class="local col8 ref" href="#238NewDef" title='NewDef' data-ref="238NewDef">NewDef</a>;</td></tr>
<tr><th id="1586">1586</th><td>  }</td></tr>
<tr><th id="1587">1587</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CurSU &amp;&amp; &quot;Unable to resolve live physical register dependencies!&quot;) ? void (0) : __assert_fail (&quot;CurSU &amp;&amp; \&quot;Unable to resolve live physical register dependencies!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 1587, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#222CurSU" title='CurSU' data-ref="222CurSU">CurSU</a> &amp;&amp; <q>"Unable to resolve live physical register dependencies!"</q>);</td></tr>
<tr><th id="1588">1588</th><td>  <b>return</b> <a class="local col2 ref" href="#222CurSU" title='CurSU' data-ref="222CurSU">CurSU</a>;</td></tr>
<tr><th id="1589">1589</th><td>}</td></tr>
<tr><th id="1590">1590</th><td></td></tr>
<tr><th id="1591">1591</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList20ListScheduleBottomUpEv">/// ListScheduleBottomUp - The main loop of list scheduling for bottom-up</i></td></tr>
<tr><th id="1592">1592</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117ScheduleDAGRRList20ListScheduleBottomUpEv">/// schedulers.</i></td></tr>
<tr><th id="1593">1593</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_117ScheduleDAGRRList20ListScheduleBottomUpEv" title='(anonymous namespace)::ScheduleDAGRRList::ListScheduleBottomUp' data-type='void (anonymous namespace)::ScheduleDAGRRList::ListScheduleBottomUp()' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList20ListScheduleBottomUpEv">ListScheduleBottomUp</dfn>() {</td></tr>
<tr><th id="1594">1594</th><td>  <i>// Release any predecessors of the special Exit node.</i></td></tr>
<tr><th id="1595">1595</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::ReleasePredecessors' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList19ReleasePredecessorsEPN4llvm5SUnitE">ReleasePredecessors</a>(&amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>);</td></tr>
<tr><th id="1596">1596</th><td></td></tr>
<tr><th id="1597">1597</th><td>  <i>// Add root to Available queue.</i></td></tr>
<tr><th id="1598">1598</th><td>  <b>if</b> (!<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1599">1599</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="240RootSU" title='RootSU' data-type='llvm::SUnit *' data-ref="240RootSU">RootSU</dfn> = &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::DAG" title='llvm::ScheduleDAGSDNodes::DAG' data-ref="llvm::ScheduleDAGSDNodes::DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG7getRootEv" title='llvm::SelectionDAG::getRoot' data-ref="_ZNK4llvm12SelectionDAG7getRootEv">getRoot</a>().<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>()]</a>;</td></tr>
<tr><th id="1600">1600</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RootSU-&gt;Succs.empty() &amp;&amp; &quot;Graph root shouldn&apos;t have successors!&quot;) ? void (0) : __assert_fail (&quot;RootSU-&gt;Succs.empty() &amp;&amp; \&quot;Graph root shouldn&apos;t have successors!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 1600, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#240RootSU" title='RootSU' data-ref="240RootSU">RootSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <q>"Graph root shouldn't have successors!"</q>);</td></tr>
<tr><th id="1601">1601</th><td>    <a class="local col0 ref" href="#240RootSU" title='RootSU' data-ref="240RootSU">RootSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isAvailable" title='llvm::SUnit::isAvailable' data-ref="llvm::SUnit::isAvailable">isAvailable</a> = <b>true</b>;</td></tr>
<tr><th id="1602">1602</th><td>    <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE" title='llvm::SchedulingPriorityQueue::push' data-ref="_ZN4llvm23SchedulingPriorityQueue4pushEPNS_5SUnitE">push</a>(<a class="local col0 ref" href="#240RootSU" title='RootSU' data-ref="240RootSU">RootSU</a>);</td></tr>
<tr><th id="1603">1603</th><td>  }</td></tr>
<tr><th id="1604">1604</th><td></td></tr>
<tr><th id="1605">1605</th><td>  <i>// While Available queue is not empty, grab the node with the highest</i></td></tr>
<tr><th id="1606">1606</th><td><i>  // priority. If it is not ready put it back.  Schedule the node.</i></td></tr>
<tr><th id="1607">1607</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector7reserveEm" title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm">reserve</a>(<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::SUnits" title='llvm::ScheduleDAG::SUnits' data-ref="llvm::ScheduleDAG::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="1608">1608</th><td>  <b>while</b> (!<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm23SchedulingPriorityQueue5emptyEv" title='llvm::SchedulingPriorityQueue::empty' data-ref="_ZNK4llvm23SchedulingPriorityQueue5emptyEv">empty</a>() || !<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::Interferences" title='(anonymous namespace)::ScheduleDAGRRList::Interferences' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::Interferences">Interferences</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1609">1609</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;\nExamining Available:\n&quot;; AvailableQueue-&gt;dump(this); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nExamining Available:\n"</q>;</td></tr>
<tr><th id="1610">1610</th><td>               <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm23SchedulingPriorityQueue4dumpEPNS_11ScheduleDAGE" title='llvm::SchedulingPriorityQueue::dump' data-ref="_ZNK4llvm23SchedulingPriorityQueue4dumpEPNS_11ScheduleDAGE">dump</a>(<b>this</b>));</td></tr>
<tr><th id="1611">1611</th><td></td></tr>
<tr><th id="1612">1612</th><td>    <i>// Pick the best node to schedule taking all constraints into</i></td></tr>
<tr><th id="1613">1613</th><td><i>    // consideration.</i></td></tr>
<tr><th id="1614">1614</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="241SU" title='SU' data-type='llvm::SUnit *' data-ref="241SU">SU</dfn> = <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList26PickNodeToScheduleBottomUpEv" title='(anonymous namespace)::ScheduleDAGRRList::PickNodeToScheduleBottomUp' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList26PickNodeToScheduleBottomUpEv">PickNodeToScheduleBottomUp</a>();</td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList17AdvancePastStallsEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::AdvancePastStalls' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList17AdvancePastStallsEPN4llvm5SUnitE">AdvancePastStalls</a>(<a class="local col1 ref" href="#241SU" title='SU' data-ref="241SU">SU</a>);</td></tr>
<tr><th id="1617">1617</th><td></td></tr>
<tr><th id="1618">1618</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList20ScheduleNodeBottomUpEPN4llvm5SUnitE" title='(anonymous namespace)::ScheduleDAGRRList::ScheduleNodeBottomUp' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList20ScheduleNodeBottomUpEPN4llvm5SUnitE">ScheduleNodeBottomUp</a>(<a class="local col1 ref" href="#241SU" title='SU' data-ref="241SU">SU</a>);</td></tr>
<tr><th id="1619">1619</th><td></td></tr>
<tr><th id="1620">1620</th><td>    <b>while</b> (<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue" title='(anonymous namespace)::ScheduleDAGRRList::AvailableQueue' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::AvailableQueue">AvailableQueue</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm23SchedulingPriorityQueue5emptyEv" title='llvm::SchedulingPriorityQueue::empty' data-ref="_ZNK4llvm23SchedulingPriorityQueue5emptyEv">empty</a>() &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::PendingQueue" title='(anonymous namespace)::ScheduleDAGRRList::PendingQueue' data-use='m' data-ref="(anonymousnamespace)::ScheduleDAGRRList::PendingQueue">PendingQueue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1621">1621</th><td>      <i>// Advance the cycle to free resources. Skip ahead to the next ready SU.</i></td></tr>
<tr><th id="1622">1622</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MinAvailableCycle &lt; std::numeric_limits&lt;unsigned&gt;::max() &amp;&amp; &quot;MinAvailableCycle uninitialized&quot;) ? void (0) : __assert_fail (&quot;MinAvailableCycle &lt; std::numeric_limits&lt;unsigned&gt;::max() &amp;&amp; \&quot;MinAvailableCycle uninitialized\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 1623, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle" title='(anonymous namespace)::ScheduleDAGRRList::MinAvailableCycle' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle">MinAvailableCycle</a> &lt; std::<a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>() &amp;&amp;</td></tr>
<tr><th id="1623">1623</th><td>             <q>"MinAvailableCycle uninitialized"</q>);</td></tr>
<tr><th id="1624">1624</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList14AdvanceToCycleEj" title='(anonymous namespace)::ScheduleDAGRRList::AdvanceToCycle' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList14AdvanceToCycleEj">AdvanceToCycle</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt3maxRKT_S1_" title='std::max' data-ref="_ZSt3maxRKT_S1_">max</a>(<a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::CurCycle" title='(anonymous namespace)::ScheduleDAGRRList::CurCycle' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::CurCycle">CurCycle</a> + <var>1</var>, <a class="tu member" href="#(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle" title='(anonymous namespace)::ScheduleDAGRRList::MinAvailableCycle' data-use='r' data-ref="(anonymousnamespace)::ScheduleDAGRRList::MinAvailableCycle">MinAvailableCycle</a>));</td></tr>
<tr><th id="1625">1625</th><td>    }</td></tr>
<tr><th id="1626">1626</th><td>  }</td></tr>
<tr><th id="1627">1627</th><td></td></tr>
<tr><th id="1628">1628</th><td>  <i>// Reverse the order if it is bottom up.</i></td></tr>
<tr><th id="1629">1629</th><td>  <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_algo.h.html#_ZSt7reverseT_S_" title='std::reverse' data-ref="_ZSt7reverseT_S_">reverse</a>(<a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="member" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::Sequence" title='llvm::ScheduleDAGSDNodes::Sequence' data-ref="llvm::ScheduleDAGSDNodes::Sequence">Sequence</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>());</td></tr>
<tr><th id="1630">1630</th><td></td></tr>
<tr><th id="1631">1631</th><td><u>#<span data-ppcond="1631">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1632">1632</th><td>  <a class="member" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes23VerifyScheduledSequenceEb" title='llvm::ScheduleDAGSDNodes::VerifyScheduledSequence' data-ref="_ZN4llvm18ScheduleDAGSDNodes23VerifyScheduledSequenceEb">VerifyScheduledSequence</a>(<i>/*isBottomUp=*/</i><b>true</b>);</td></tr>
<tr><th id="1633">1633</th><td><u>#<span data-ppcond="1631">endif</span></u></td></tr>
<tr><th id="1634">1634</th><td>}</td></tr>
<tr><th id="1635">1635</th><td></td></tr>
<tr><th id="1636">1636</th><td><b>namespace</b> {</td></tr>
<tr><th id="1637">1637</th><td></td></tr>
<tr><th id="1638">1638</th><td><b>class</b> <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a>;</td></tr>
<tr><th id="1639">1639</th><td></td></tr>
<tr><th id="1640">1640</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::queue_sort" title='(anonymous namespace)::queue_sort' data-ref="(anonymousnamespace)::queue_sort">queue_sort</dfn> {</td></tr>
<tr><th id="1641">1641</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_110queue_sort7isReadyEPN4llvm5SUnitEj" title='(anonymous namespace)::queue_sort::isReady' data-type='bool (anonymous namespace)::queue_sort::isReady(llvm::SUnit * SU, unsigned int CurCycle) const' data-ref="_ZNK12_GLOBAL__N_110queue_sort7isReadyEPN4llvm5SUnitEj">isReady</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col2 decl" id="242SU" title='SU' data-type='llvm::SUnit *' data-ref="242SU">SU</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="243CurCycle" title='CurCycle' data-type='unsigned int' data-ref="243CurCycle">CurCycle</dfn>) <em>const</em> { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="1642">1642</th><td>};</td></tr>
<tr><th id="1643">1643</th><td></td></tr>
<tr><th id="1644">1644</th><td><u>#<span data-ppcond="1644">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1645">1645</th><td><b>template</b>&lt;<b>class</b> SF&gt;</td></tr>
<tr><th id="1646">1646</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::reverse_sort" title='(anonymous namespace)::reverse_sort' data-ref="(anonymousnamespace)::reverse_sort">reverse_sort</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::queue_sort" title='(anonymous namespace)::queue_sort' data-ref="(anonymousnamespace)::queue_sort">queue_sort</a> {</td></tr>
<tr><th id="1647">1647</th><td>  SF &amp;<dfn class="tu decl" id="(anonymousnamespace)::reverse_sort::SortFunc" title='(anonymous namespace)::reverse_sort::SortFunc' data-type='SF &amp;' data-ref="(anonymousnamespace)::reverse_sort::SortFunc">SortFunc</dfn>;</td></tr>
<tr><th id="1648">1648</th><td></td></tr>
<tr><th id="1649">1649</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_112reverse_sortC1ERT_" title='(anonymous namespace)::reverse_sort::reverse_sort&lt;SF&gt;' data-type='void (anonymous namespace)::reverse_sort::reverse_sort&lt;SF&gt;(SF &amp; sf)' data-ref="_ZN12_GLOBAL__N_112reverse_sortC1ERT_">reverse_sort</dfn>(SF &amp;<dfn class="local col4 decl" id="244sf" title='sf' data-type='SF &amp;' data-ref="244sf">sf</dfn>) : <a class="tu member" href="#(anonymousnamespace)::reverse_sort::SortFunc" title='(anonymous namespace)::reverse_sort::SortFunc' data-use='w' data-ref="(anonymousnamespace)::reverse_sort::SortFunc">SortFunc</a>(<a class="local col4 ref" href="#244sf" title='sf' data-ref="244sf">sf</a>) {}</td></tr>
<tr><th id="1650">1650</th><td></td></tr>
<tr><th id="1651">1651</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_112reverse_sortclEPN4llvm5SUnitES3_" title='(anonymous namespace)::reverse_sort::operator()' data-type='bool (anonymous namespace)::reverse_sort::operator()(llvm::SUnit * left, llvm::SUnit * right) const' data-ref="_ZNK12_GLOBAL__N_112reverse_sortclEPN4llvm5SUnitES3_"><b>operator</b>()</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col5 decl" id="245left" title='left' data-type='llvm::SUnit *' data-ref="245left">left</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col6 decl" id="246right" title='right' data-type='llvm::SUnit *' data-ref="246right">right</dfn>) <em>const</em> {</td></tr>
<tr><th id="1652">1652</th><td>    <i>// reverse left/right rather than simply !SortFunc(left, right)</i></td></tr>
<tr><th id="1653">1653</th><td><i>    // to expose different paths in the comparison logic.</i></td></tr>
<tr><th id="1654">1654</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::reverse_sort::SortFunc" title='(anonymous namespace)::reverse_sort::SortFunc' data-use='c' data-ref="(anonymousnamespace)::reverse_sort::SortFunc">SortFunc</a>(<a class="local col6 ref" href="#246right" title='right' data-ref="246right">right</a>, <a class="local col5 ref" href="#245left" title='left' data-ref="245left">left</a>);</td></tr>
<tr><th id="1655">1655</th><td>  }</td></tr>
<tr><th id="1656">1656</th><td>};</td></tr>
<tr><th id="1657">1657</th><td><u>#<span data-ppcond="1644">endif</span> // NDEBUG</u></td></tr>
<tr><th id="1658">1658</th><td></td></tr>
<tr><th id="1659">1659</th><td><i class="doc" data-doc="(anonymousnamespace)::bu_ls_rr_sort">/// bu_ls_rr_sort - Priority function for bottom up register pressure</i></td></tr>
<tr><th id="1660">1660</th><td><i class="doc" data-doc="(anonymousnamespace)::bu_ls_rr_sort">// reduction scheduler.</i></td></tr>
<tr><th id="1661">1661</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::bu_ls_rr_sort" title='(anonymous namespace)::bu_ls_rr_sort' data-ref="(anonymousnamespace)::bu_ls_rr_sort">bu_ls_rr_sort</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::queue_sort" title='(anonymous namespace)::queue_sort' data-ref="(anonymousnamespace)::queue_sort">queue_sort</a> {</td></tr>
<tr><th id="1662">1662</th><td>  <b>enum</b> {</td></tr>
<tr><th id="1663">1663</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::bu_ls_rr_sort::IsBottomUp" title='(anonymous namespace)::bu_ls_rr_sort::IsBottomUp' data-type='1' data-ref="(anonymousnamespace)::bu_ls_rr_sort::IsBottomUp">IsBottomUp</dfn> = <b>true</b>,</td></tr>
<tr><th id="1664">1664</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::bu_ls_rr_sort::HasReadyFilter" title='(anonymous namespace)::bu_ls_rr_sort::HasReadyFilter' data-type='0' data-ref="(anonymousnamespace)::bu_ls_rr_sort::HasReadyFilter">HasReadyFilter</dfn> = <b>false</b></td></tr>
<tr><th id="1665">1665</th><td>  };</td></tr>
<tr><th id="1666">1666</th><td></td></tr>
<tr><th id="1667">1667</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a> *<dfn class="tu decl" id="(anonymousnamespace)::bu_ls_rr_sort::SPQ" title='(anonymous namespace)::bu_ls_rr_sort::SPQ' data-type='(anonymous namespace)::RegReductionPQBase *' data-ref="(anonymousnamespace)::bu_ls_rr_sort::SPQ">SPQ</dfn>;</td></tr>
<tr><th id="1668">1668</th><td></td></tr>
<tr><th id="1669">1669</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_113bu_ls_rr_sortC1EPNS_18RegReductionPQBaseE" title='(anonymous namespace)::bu_ls_rr_sort::bu_ls_rr_sort' data-type='void (anonymous namespace)::bu_ls_rr_sort::bu_ls_rr_sort((anonymous namespace)::RegReductionPQBase * spq)' data-ref="_ZN12_GLOBAL__N_113bu_ls_rr_sortC1EPNS_18RegReductionPQBaseE">bu_ls_rr_sort</dfn>(<a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a> *<dfn class="local col7 decl" id="247spq" title='spq' data-type='(anonymous namespace)::RegReductionPQBase *' data-ref="247spq">spq</dfn>) : <a class="tu member" href="#(anonymousnamespace)::bu_ls_rr_sort::SPQ" title='(anonymous namespace)::bu_ls_rr_sort::SPQ' data-use='w' data-ref="(anonymousnamespace)::bu_ls_rr_sort::SPQ">SPQ</a>(<a class="local col7 ref" href="#247spq" title='spq' data-ref="247spq">spq</a>) {}</td></tr>
<tr><th id="1670">1670</th><td></td></tr>
<tr><th id="1671">1671</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_113bu_ls_rr_sortclEPN4llvm5SUnitES3_" title='(anonymous namespace)::bu_ls_rr_sort::operator()' data-type='bool (anonymous namespace)::bu_ls_rr_sort::operator()(llvm::SUnit * left, llvm::SUnit * right) const' data-ref="_ZNK12_GLOBAL__N_113bu_ls_rr_sortclEPN4llvm5SUnitES3_"><b>operator</b>()</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col8 decl" id="248left" title='left' data-type='llvm::SUnit *' data-ref="248left">left</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col9 decl" id="249right" title='right' data-type='llvm::SUnit *' data-ref="249right">right</dfn>) <em>const</em>;</td></tr>
<tr><th id="1672">1672</th><td>};</td></tr>
<tr><th id="1673">1673</th><td></td></tr>
<tr><th id="1674">1674</th><td><i  data-doc="(anonymousnamespace)::src_ls_rr_sort">// src_ls_rr_sort - Priority function for source order scheduler.</i></td></tr>
<tr><th id="1675">1675</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::src_ls_rr_sort" title='(anonymous namespace)::src_ls_rr_sort' data-ref="(anonymousnamespace)::src_ls_rr_sort">src_ls_rr_sort</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::queue_sort" title='(anonymous namespace)::queue_sort' data-ref="(anonymousnamespace)::queue_sort">queue_sort</a> {</td></tr>
<tr><th id="1676">1676</th><td>  <b>enum</b> {</td></tr>
<tr><th id="1677">1677</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::src_ls_rr_sort::IsBottomUp" title='(anonymous namespace)::src_ls_rr_sort::IsBottomUp' data-type='1' data-ref="(anonymousnamespace)::src_ls_rr_sort::IsBottomUp">IsBottomUp</dfn> = <b>true</b>,</td></tr>
<tr><th id="1678">1678</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::src_ls_rr_sort::HasReadyFilter" title='(anonymous namespace)::src_ls_rr_sort::HasReadyFilter' data-type='0' data-ref="(anonymousnamespace)::src_ls_rr_sort::HasReadyFilter">HasReadyFilter</dfn> = <b>false</b></td></tr>
<tr><th id="1679">1679</th><td>  };</td></tr>
<tr><th id="1680">1680</th><td></td></tr>
<tr><th id="1681">1681</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a> *<dfn class="tu decl" id="(anonymousnamespace)::src_ls_rr_sort::SPQ" title='(anonymous namespace)::src_ls_rr_sort::SPQ' data-type='(anonymous namespace)::RegReductionPQBase *' data-ref="(anonymousnamespace)::src_ls_rr_sort::SPQ">SPQ</dfn>;</td></tr>
<tr><th id="1682">1682</th><td></td></tr>
<tr><th id="1683">1683</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114src_ls_rr_sortC1EPNS_18RegReductionPQBaseE" title='(anonymous namespace)::src_ls_rr_sort::src_ls_rr_sort' data-type='void (anonymous namespace)::src_ls_rr_sort::src_ls_rr_sort((anonymous namespace)::RegReductionPQBase * spq)' data-ref="_ZN12_GLOBAL__N_114src_ls_rr_sortC1EPNS_18RegReductionPQBaseE">src_ls_rr_sort</dfn>(<a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a> *<dfn class="local col0 decl" id="250spq" title='spq' data-type='(anonymous namespace)::RegReductionPQBase *' data-ref="250spq">spq</dfn>) : <a class="tu member" href="#(anonymousnamespace)::src_ls_rr_sort::SPQ" title='(anonymous namespace)::src_ls_rr_sort::SPQ' data-use='w' data-ref="(anonymousnamespace)::src_ls_rr_sort::SPQ">SPQ</a>(<a class="local col0 ref" href="#250spq" title='spq' data-ref="250spq">spq</a>) {}</td></tr>
<tr><th id="1684">1684</th><td></td></tr>
<tr><th id="1685">1685</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_114src_ls_rr_sortclEPN4llvm5SUnitES3_" title='(anonymous namespace)::src_ls_rr_sort::operator()' data-type='bool (anonymous namespace)::src_ls_rr_sort::operator()(llvm::SUnit * left, llvm::SUnit * right) const' data-ref="_ZNK12_GLOBAL__N_114src_ls_rr_sortclEPN4llvm5SUnitES3_"><b>operator</b>()</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col1 decl" id="251left" title='left' data-type='llvm::SUnit *' data-ref="251left">left</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col2 decl" id="252right" title='right' data-type='llvm::SUnit *' data-ref="252right">right</dfn>) <em>const</em>;</td></tr>
<tr><th id="1686">1686</th><td>};</td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td><i  data-doc="(anonymousnamespace)::hybrid_ls_rr_sort">// hybrid_ls_rr_sort - Priority function for hybrid scheduler.</i></td></tr>
<tr><th id="1689">1689</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::hybrid_ls_rr_sort" title='(anonymous namespace)::hybrid_ls_rr_sort' data-ref="(anonymousnamespace)::hybrid_ls_rr_sort">hybrid_ls_rr_sort</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::queue_sort" title='(anonymous namespace)::queue_sort' data-ref="(anonymousnamespace)::queue_sort">queue_sort</a> {</td></tr>
<tr><th id="1690">1690</th><td>  <b>enum</b> {</td></tr>
<tr><th id="1691">1691</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::hybrid_ls_rr_sort::IsBottomUp" title='(anonymous namespace)::hybrid_ls_rr_sort::IsBottomUp' data-type='1' data-ref="(anonymousnamespace)::hybrid_ls_rr_sort::IsBottomUp">IsBottomUp</dfn> = <b>true</b>,</td></tr>
<tr><th id="1692">1692</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::hybrid_ls_rr_sort::HasReadyFilter" title='(anonymous namespace)::hybrid_ls_rr_sort::HasReadyFilter' data-type='0' data-ref="(anonymousnamespace)::hybrid_ls_rr_sort::HasReadyFilter">HasReadyFilter</dfn> = <b>false</b></td></tr>
<tr><th id="1693">1693</th><td>  };</td></tr>
<tr><th id="1694">1694</th><td></td></tr>
<tr><th id="1695">1695</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a> *<dfn class="tu decl" id="(anonymousnamespace)::hybrid_ls_rr_sort::SPQ" title='(anonymous namespace)::hybrid_ls_rr_sort::SPQ' data-type='(anonymous namespace)::RegReductionPQBase *' data-ref="(anonymousnamespace)::hybrid_ls_rr_sort::SPQ">SPQ</dfn>;</td></tr>
<tr><th id="1696">1696</th><td></td></tr>
<tr><th id="1697">1697</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117hybrid_ls_rr_sortC1EPNS_18RegReductionPQBaseE" title='(anonymous namespace)::hybrid_ls_rr_sort::hybrid_ls_rr_sort' data-type='void (anonymous namespace)::hybrid_ls_rr_sort::hybrid_ls_rr_sort((anonymous namespace)::RegReductionPQBase * spq)' data-ref="_ZN12_GLOBAL__N_117hybrid_ls_rr_sortC1EPNS_18RegReductionPQBaseE">hybrid_ls_rr_sort</dfn>(<a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a> *<dfn class="local col3 decl" id="253spq" title='spq' data-type='(anonymous namespace)::RegReductionPQBase *' data-ref="253spq">spq</dfn>) : <a class="tu member" href="#(anonymousnamespace)::hybrid_ls_rr_sort::SPQ" title='(anonymous namespace)::hybrid_ls_rr_sort::SPQ' data-use='w' data-ref="(anonymousnamespace)::hybrid_ls_rr_sort::SPQ">SPQ</a>(<a class="local col3 ref" href="#253spq" title='spq' data-ref="253spq">spq</a>) {}</td></tr>
<tr><th id="1698">1698</th><td></td></tr>
<tr><th id="1699">1699</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_117hybrid_ls_rr_sort7isReadyEPN4llvm5SUnitEj" title='(anonymous namespace)::hybrid_ls_rr_sort::isReady' data-type='bool (anonymous namespace)::hybrid_ls_rr_sort::isReady(llvm::SUnit * SU, unsigned int CurCycle) const' data-ref="_ZNK12_GLOBAL__N_117hybrid_ls_rr_sort7isReadyEPN4llvm5SUnitEj">isReady</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="254SU" title='SU' data-type='llvm::SUnit *' data-ref="254SU">SU</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="255CurCycle" title='CurCycle' data-type='unsigned int' data-ref="255CurCycle">CurCycle</dfn>) <em>const</em>;</td></tr>
<tr><th id="1700">1700</th><td></td></tr>
<tr><th id="1701">1701</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_117hybrid_ls_rr_sortclEPN4llvm5SUnitES3_" title='(anonymous namespace)::hybrid_ls_rr_sort::operator()' data-type='bool (anonymous namespace)::hybrid_ls_rr_sort::operator()(llvm::SUnit * left, llvm::SUnit * right) const' data-ref="_ZNK12_GLOBAL__N_117hybrid_ls_rr_sortclEPN4llvm5SUnitES3_"><b>operator</b>()</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col6 decl" id="256left" title='left' data-type='llvm::SUnit *' data-ref="256left">left</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col7 decl" id="257right" title='right' data-type='llvm::SUnit *' data-ref="257right">right</dfn>) <em>const</em>;</td></tr>
<tr><th id="1702">1702</th><td>};</td></tr>
<tr><th id="1703">1703</th><td></td></tr>
<tr><th id="1704">1704</th><td><i  data-doc="(anonymousnamespace)::ilp_ls_rr_sort">// ilp_ls_rr_sort - Priority function for ILP (instruction level parallelism)</i></td></tr>
<tr><th id="1705">1705</th><td><i  data-doc="(anonymousnamespace)::ilp_ls_rr_sort">// scheduler.</i></td></tr>
<tr><th id="1706">1706</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::ilp_ls_rr_sort" title='(anonymous namespace)::ilp_ls_rr_sort' data-ref="(anonymousnamespace)::ilp_ls_rr_sort">ilp_ls_rr_sort</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::queue_sort" title='(anonymous namespace)::queue_sort' data-ref="(anonymousnamespace)::queue_sort">queue_sort</a> {</td></tr>
<tr><th id="1707">1707</th><td>  <b>enum</b> {</td></tr>
<tr><th id="1708">1708</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::ilp_ls_rr_sort::IsBottomUp" title='(anonymous namespace)::ilp_ls_rr_sort::IsBottomUp' data-type='1' data-ref="(anonymousnamespace)::ilp_ls_rr_sort::IsBottomUp">IsBottomUp</dfn> = <b>true</b>,</td></tr>
<tr><th id="1709">1709</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::ilp_ls_rr_sort::HasReadyFilter" title='(anonymous namespace)::ilp_ls_rr_sort::HasReadyFilter' data-type='0' data-ref="(anonymousnamespace)::ilp_ls_rr_sort::HasReadyFilter">HasReadyFilter</dfn> = <b>false</b></td></tr>
<tr><th id="1710">1710</th><td>  };</td></tr>
<tr><th id="1711">1711</th><td></td></tr>
<tr><th id="1712">1712</th><td>  <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a> *<dfn class="tu decl" id="(anonymousnamespace)::ilp_ls_rr_sort::SPQ" title='(anonymous namespace)::ilp_ls_rr_sort::SPQ' data-type='(anonymous namespace)::RegReductionPQBase *' data-ref="(anonymousnamespace)::ilp_ls_rr_sort::SPQ">SPQ</dfn>;</td></tr>
<tr><th id="1713">1713</th><td></td></tr>
<tr><th id="1714">1714</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_114ilp_ls_rr_sortC1EPNS_18RegReductionPQBaseE" title='(anonymous namespace)::ilp_ls_rr_sort::ilp_ls_rr_sort' data-type='void (anonymous namespace)::ilp_ls_rr_sort::ilp_ls_rr_sort((anonymous namespace)::RegReductionPQBase * spq)' data-ref="_ZN12_GLOBAL__N_114ilp_ls_rr_sortC1EPNS_18RegReductionPQBaseE">ilp_ls_rr_sort</dfn>(<a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a> *<dfn class="local col8 decl" id="258spq" title='spq' data-type='(anonymous namespace)::RegReductionPQBase *' data-ref="258spq">spq</dfn>) : <a class="tu member" href="#(anonymousnamespace)::ilp_ls_rr_sort::SPQ" title='(anonymous namespace)::ilp_ls_rr_sort::SPQ' data-use='w' data-ref="(anonymousnamespace)::ilp_ls_rr_sort::SPQ">SPQ</a>(<a class="local col8 ref" href="#258spq" title='spq' data-ref="258spq">spq</a>) {}</td></tr>
<tr><th id="1715">1715</th><td></td></tr>
<tr><th id="1716">1716</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_114ilp_ls_rr_sort7isReadyEPN4llvm5SUnitEj" title='(anonymous namespace)::ilp_ls_rr_sort::isReady' data-type='bool (anonymous namespace)::ilp_ls_rr_sort::isReady(llvm::SUnit * SU, unsigned int CurCycle) const' data-ref="_ZNK12_GLOBAL__N_114ilp_ls_rr_sort7isReadyEPN4llvm5SUnitEj">isReady</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="259SU" title='SU' data-type='llvm::SUnit *' data-ref="259SU">SU</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="260CurCycle" title='CurCycle' data-type='unsigned int' data-ref="260CurCycle">CurCycle</dfn>) <em>const</em>;</td></tr>
<tr><th id="1717">1717</th><td></td></tr>
<tr><th id="1718">1718</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_114ilp_ls_rr_sortclEPN4llvm5SUnitES3_" title='(anonymous namespace)::ilp_ls_rr_sort::operator()' data-type='bool (anonymous namespace)::ilp_ls_rr_sort::operator()(llvm::SUnit * left, llvm::SUnit * right) const' data-ref="_ZNK12_GLOBAL__N_114ilp_ls_rr_sortclEPN4llvm5SUnitES3_"><b>operator</b>()</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col1 decl" id="261left" title='left' data-type='llvm::SUnit *' data-ref="261left">left</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="local col2 decl" id="262right" title='right' data-type='llvm::SUnit *' data-ref="262right">right</dfn>) <em>const</em>;</td></tr>
<tr><th id="1719">1719</th><td>};</td></tr>
<tr><th id="1720">1720</th><td></td></tr>
<tr><th id="1721">1721</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SchedulingPriorityQueue" title='llvm::SchedulingPriorityQueue' data-ref="llvm::SchedulingPriorityQueue">SchedulingPriorityQueue</a> {</td></tr>
<tr><th id="1722">1722</th><td><b>protected</b>:</td></tr>
<tr><th id="1723">1723</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegReductionPQBase::Queue" title='(anonymous namespace)::RegReductionPQBase::Queue' data-type='std::vector&lt;SUnit *&gt;' data-ref="(anonymousnamespace)::RegReductionPQBase::Queue">Queue</dfn>;</td></tr>
<tr><th id="1724">1724</th><td>  <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::RegReductionPQBase::CurQueueId" title='(anonymous namespace)::RegReductionPQBase::CurQueueId' data-type='unsigned int' data-ref="(anonymousnamespace)::RegReductionPQBase::CurQueueId">CurQueueId</dfn> = <var>0</var>;</td></tr>
<tr><th id="1725">1725</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::RegReductionPQBase::TracksRegPressure" title='(anonymous namespace)::RegReductionPQBase::TracksRegPressure' data-type='bool' data-ref="(anonymousnamespace)::RegReductionPQBase::TracksRegPressure">TracksRegPressure</dfn>;</td></tr>
<tr><th id="1726">1726</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::RegReductionPQBase::SrcOrder" title='(anonymous namespace)::RegReductionPQBase::SrcOrder' data-type='bool' data-ref="(anonymousnamespace)::RegReductionPQBase::SrcOrder">SrcOrder</dfn>;</td></tr>
<tr><th id="1727">1727</th><td></td></tr>
<tr><th id="1728">1728</th><td>  <i  data-doc="(anonymousnamespace)::RegReductionPQBase::SUnits">// SUnits - The SUnits for the current graph.</i></td></tr>
<tr><th id="1729">1729</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt; *<dfn class="tu decl" id="(anonymousnamespace)::RegReductionPQBase::SUnits" title='(anonymous namespace)::RegReductionPQBase::SUnits' data-type='std::vector&lt;SUnit&gt; *' data-ref="(anonymousnamespace)::RegReductionPQBase::SUnits">SUnits</dfn>;</td></tr>
<tr><th id="1730">1730</th><td></td></tr>
<tr><th id="1731">1731</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RegReductionPQBase::MF" title='(anonymous namespace)::RegReductionPQBase::MF' data-type='llvm::MachineFunction &amp;' data-ref="(anonymousnamespace)::RegReductionPQBase::MF">MF</dfn>;</td></tr>
<tr><th id="1732">1732</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::RegReductionPQBase::TII" title='(anonymous namespace)::RegReductionPQBase::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::RegReductionPQBase::TII">TII</dfn>;</td></tr>
<tr><th id="1733">1733</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::RegReductionPQBase::TRI" title='(anonymous namespace)::RegReductionPQBase::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::RegReductionPQBase::TRI">TRI</dfn>;</td></tr>
<tr><th id="1734">1734</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="tu decl" id="(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-type='const llvm::TargetLowering *' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</dfn>;</td></tr>
<tr><th id="1735">1735</th><td>  <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a> *<dfn class="tu decl" id="(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-type='(anonymous namespace)::ScheduleDAGRRList *' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1736">1736</th><td></td></tr>
<tr><th id="1737">1737</th><td>  <i  data-doc="(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers">// SethiUllmanNumbers - The SethiUllman number for each node.</i></td></tr>
<tr><th id="1738">1738</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers" title='(anonymous namespace)::RegReductionPQBase::SethiUllmanNumbers' data-type='std::vector&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers">SethiUllmanNumbers</dfn>;</td></tr>
<tr><th id="1739">1739</th><td></td></tr>
<tr><th id="1740">1740</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RegReductionPQBase::RegPressure">/// RegPressure - Tracking current reg pressure per register class.</i></td></tr>
<tr><th id="1741">1741</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-type='std::vector&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</dfn>;</td></tr>
<tr><th id="1742">1742</th><td></td></tr>
<tr><th id="1743">1743</th><td>  <i class="doc" data-doc="(anonymousnamespace)::RegReductionPQBase::RegLimit">/// RegLimit - Tracking the number of allocatable registers per register</i></td></tr>
<tr><th id="1744">1744</th><td><i class="doc" data-doc="(anonymousnamespace)::RegReductionPQBase::RegLimit">  /// class.</i></td></tr>
<tr><th id="1745">1745</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RegReductionPQBase::RegLimit" title='(anonymous namespace)::RegReductionPQBase::RegLimit' data-type='std::vector&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::RegReductionPQBase::RegLimit">RegLimit</dfn>;</td></tr>
<tr><th id="1746">1746</th><td></td></tr>
<tr><th id="1747">1747</th><td><b>public</b>:</td></tr>
<tr><th id="1748">1748</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118RegReductionPQBaseC1ERN4llvm15MachineFunctionEbbbPKNS1_15TargetInstrInfoEPKNS1_18TargetRegisterInfoEPKNS1_14TargetLoweringE" title='(anonymous namespace)::RegReductionPQBase::RegReductionPQBase' data-type='void (anonymous namespace)::RegReductionPQBase::RegReductionPQBase(llvm::MachineFunction &amp; mf, bool hasReadyFilter, bool tracksrp, bool srcorder, const llvm::TargetInstrInfo * tii, const llvm::TargetRegisterInfo * tri, const llvm::TargetLowering * tli)' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBaseC1ERN4llvm15MachineFunctionEbbbPKNS1_15TargetInstrInfoEPKNS1_18TargetRegisterInfoEPKNS1_14TargetLoweringE">RegReductionPQBase</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="263mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="263mf">mf</dfn>,</td></tr>
<tr><th id="1749">1749</th><td>                     <em>bool</em> <dfn class="local col4 decl" id="264hasReadyFilter" title='hasReadyFilter' data-type='bool' data-ref="264hasReadyFilter">hasReadyFilter</dfn>,</td></tr>
<tr><th id="1750">1750</th><td>                     <em>bool</em> <dfn class="local col5 decl" id="265tracksrp" title='tracksrp' data-type='bool' data-ref="265tracksrp">tracksrp</dfn>,</td></tr>
<tr><th id="1751">1751</th><td>                     <em>bool</em> <dfn class="local col6 decl" id="266srcorder" title='srcorder' data-type='bool' data-ref="266srcorder">srcorder</dfn>,</td></tr>
<tr><th id="1752">1752</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col7 decl" id="267tii" title='tii' data-type='const llvm::TargetInstrInfo *' data-ref="267tii">tii</dfn>,</td></tr>
<tr><th id="1753">1753</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="268tri" title='tri' data-type='const llvm::TargetRegisterInfo *' data-ref="268tri">tri</dfn>,</td></tr>
<tr><th id="1754">1754</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="local col9 decl" id="269tli" title='tli' data-type='const llvm::TargetLowering *' data-ref="269tli">tli</dfn>)</td></tr>
<tr><th id="1755">1755</th><td>    : <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SchedulingPriorityQueue" title='llvm::SchedulingPriorityQueue' data-ref="llvm::SchedulingPriorityQueue">SchedulingPriorityQueue</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm23SchedulingPriorityQueueC1Eb" title='llvm::SchedulingPriorityQueue::SchedulingPriorityQueue' data-ref="_ZN4llvm23SchedulingPriorityQueueC1Eb">(</a><a class="local col4 ref" href="#264hasReadyFilter" title='hasReadyFilter' data-ref="264hasReadyFilter">hasReadyFilter</a>), <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TracksRegPressure" title='(anonymous namespace)::RegReductionPQBase::TracksRegPressure' data-use='w' data-ref="(anonymousnamespace)::RegReductionPQBase::TracksRegPressure">TracksRegPressure</a>(<a class="local col5 ref" href="#265tracksrp" title='tracksrp' data-ref="265tracksrp">tracksrp</a>),</td></tr>
<tr><th id="1756">1756</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SrcOrder" title='(anonymous namespace)::RegReductionPQBase::SrcOrder' data-use='w' data-ref="(anonymousnamespace)::RegReductionPQBase::SrcOrder">SrcOrder</a>(<a class="local col6 ref" href="#266srcorder" title='srcorder' data-ref="266srcorder">srcorder</a>), <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::MF" title='(anonymous namespace)::RegReductionPQBase::MF' data-use='w' data-ref="(anonymousnamespace)::RegReductionPQBase::MF">MF</a>(<a class="local col3 ref" href="#263mf" title='mf' data-ref="263mf">mf</a>), <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TII" title='(anonymous namespace)::RegReductionPQBase::TII' data-use='w' data-ref="(anonymousnamespace)::RegReductionPQBase::TII">TII</a>(<a class="local col7 ref" href="#267tii" title='tii' data-ref="267tii">tii</a>), <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TRI" title='(anonymous namespace)::RegReductionPQBase::TRI' data-use='w' data-ref="(anonymousnamespace)::RegReductionPQBase::TRI">TRI</a>(<a class="local col8 ref" href="#268tri" title='tri' data-ref="268tri">tri</a>), <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='w' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>(<a class="local col9 ref" href="#269tli" title='tli' data-ref="269tli">tli</a>) {</td></tr>
<tr><th id="1757">1757</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TracksRegPressure" title='(anonymous namespace)::RegReductionPQBase::TracksRegPressure' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TracksRegPressure">TracksRegPressure</a>) {</td></tr>
<tr><th id="1758">1758</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="270NumRC" title='NumRC' data-type='unsigned int' data-ref="270NumRC">NumRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TRI" title='(anonymous namespace)::RegReductionPQBase::TRI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv" title='llvm::TargetRegisterInfo::getNumRegClasses' data-ref="_ZNK4llvm18TargetRegisterInfo16getNumRegClassesEv">getNumRegClasses</a>();</td></tr>
<tr><th id="1759">1759</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegLimit" title='(anonymous namespace)::RegReductionPQBase::RegLimit' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegLimit">RegLimit</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="local col0 ref" href="#270NumRC" title='NumRC' data-ref="270NumRC">NumRC</a>);</td></tr>
<tr><th id="1760">1760</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEm" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEm">resize</a>(<a class="local col0 ref" href="#270NumRC" title='NumRC' data-ref="270NumRC">NumRC</a>);</td></tr>
<tr><th id="1761">1761</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt4fillT_S_RKT0_" title='std::fill' data-ref="_ZSt4fillT_S_RKT0_">fill</a>(<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegLimit" title='(anonymous namespace)::RegReductionPQBase::RegLimit' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegLimit">RegLimit</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegLimit" title='(anonymous namespace)::RegReductionPQBase::RegLimit' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegLimit">RegLimit</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <var>0</var>);</td></tr>
<tr><th id="1762">1762</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt4fillT_S_RKT0_" title='std::fill' data-ref="_ZSt4fillT_S_RKT0_">fill</a>(<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <var>0</var>);</td></tr>
<tr><th id="1763">1763</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="271RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="271RC">RC</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TRI" title='(anonymous namespace)::RegReductionPQBase::TRI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo10regclassesEv" title='llvm::TargetRegisterInfo::regclasses' data-ref="_ZNK4llvm18TargetRegisterInfo10regclassesEv">regclasses</a>())</td></tr>
<tr><th id="1764">1764</th><td>        <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegLimit" title='(anonymous namespace)::RegReductionPQBase::RegLimit' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegLimit">RegLimit</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col1 ref" href="#271RC" title='RC' data-ref="271RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>()]</a> = <a class="local col8 ref" href="#268tri" title='tri' data-ref="268tri">tri</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::getRegPressureLimit' data-ref="_ZNK4llvm18TargetRegisterInfo19getRegPressureLimitEPKNS_19TargetRegisterClassERNS_15MachineFunctionE">getRegPressureLimit</a>(<a class="local col1 ref" href="#271RC" title='RC' data-ref="271RC">RC</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::MF" title='(anonymous namespace)::RegReductionPQBase::MF' data-use='a' data-ref="(anonymousnamespace)::RegReductionPQBase::MF">MF</a></span>);</td></tr>
<tr><th id="1765">1765</th><td>    }</td></tr>
<tr><th id="1766">1766</th><td>  }</td></tr>
<tr><th id="1767">1767</th><td></td></tr>
<tr><th id="1768">1768</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118RegReductionPQBase14setScheduleDAGEPNS_17ScheduleDAGRRListE" title='(anonymous namespace)::RegReductionPQBase::setScheduleDAG' data-type='void (anonymous namespace)::RegReductionPQBase::setScheduleDAG((anonymous namespace)::ScheduleDAGRRList * scheduleDag)' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase14setScheduleDAGEPNS_17ScheduleDAGRRListE">setScheduleDAG</dfn>(<a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a> *<dfn class="local col2 decl" id="272scheduleDag" title='scheduleDag' data-type='(anonymous namespace)::ScheduleDAGRRList *' data-ref="272scheduleDag">scheduleDag</dfn>) {</td></tr>
<tr><th id="1769">1769</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-use='w' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a> = <a class="local col2 ref" href="#272scheduleDag" title='scheduleDag' data-ref="272scheduleDag">scheduleDag</a>;</td></tr>
<tr><th id="1770">1770</th><td>  }</td></tr>
<tr><th id="1771">1771</th><td></td></tr>
<tr><th id="1772">1772</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>* <dfn class="tu decl def" id="_ZN12_GLOBAL__N_118RegReductionPQBase12getHazardRecEv" title='(anonymous namespace)::RegReductionPQBase::getHazardRec' data-type='llvm::ScheduleHazardRecognizer * (anonymous namespace)::RegReductionPQBase::getHazardRec()' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase12getHazardRecEv">getHazardRec</dfn>() {</td></tr>
<tr><th id="1773">1773</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList12getHazardRecEv" title='(anonymous namespace)::ScheduleDAGRRList::getHazardRec' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList12getHazardRecEv">getHazardRec</a>();</td></tr>
<tr><th id="1774">1774</th><td>  }</td></tr>
<tr><th id="1775">1775</th><td></td></tr>
<tr><th id="1776">1776</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_118RegReductionPQBase9initNodesERSt6vectorIN4llvm5SUnitESaIS3_EE" title='(anonymous namespace)::RegReductionPQBase::initNodes' data-type='void (anonymous namespace)::RegReductionPQBase::initNodes(std::vector&lt;SUnit&gt; &amp; sunits)' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase9initNodesERSt6vectorIN4llvm5SUnitESaIS3_EE">initNodes</a>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt; &amp;<dfn class="local col3 decl" id="273sunits" title='sunits' data-type='std::vector&lt;SUnit&gt; &amp;' data-ref="273sunits">sunits</dfn>) override;</td></tr>
<tr><th id="1777">1777</th><td></td></tr>
<tr><th id="1778">1778</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_118RegReductionPQBase7addNodeEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::addNode' data-type='void (anonymous namespace)::RegReductionPQBase::addNode(const llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase7addNodeEPKN4llvm5SUnitE">addNode</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="274SU" title='SU' data-type='const llvm::SUnit *' data-ref="274SU">SU</dfn>) override;</td></tr>
<tr><th id="1779">1779</th><td></td></tr>
<tr><th id="1780">1780</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_118RegReductionPQBase10updateNodeEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::updateNode' data-type='void (anonymous namespace)::RegReductionPQBase::updateNode(const llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase10updateNodeEPKN4llvm5SUnitE">updateNode</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="275SU" title='SU' data-type='const llvm::SUnit *' data-ref="275SU">SU</dfn>) override;</td></tr>
<tr><th id="1781">1781</th><td></td></tr>
<tr><th id="1782">1782</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118RegReductionPQBase12releaseStateEv" title='(anonymous namespace)::RegReductionPQBase::releaseState' data-type='void (anonymous namespace)::RegReductionPQBase::releaseState()' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase12releaseStateEv">releaseState</dfn>() override {</td></tr>
<tr><th id="1783">1783</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SUnits" title='(anonymous namespace)::RegReductionPQBase::SUnits' data-use='w' data-ref="(anonymousnamespace)::RegReductionPQBase::SUnits">SUnits</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1784">1784</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers" title='(anonymous namespace)::RegReductionPQBase::SethiUllmanNumbers' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers">SethiUllmanNumbers</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="1785">1785</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/algorithmfwd.h.html#_ZSt4fillT_S_RKT0_" title='std::fill' data-ref="_ZSt4fillT_S_RKT0_">fill</a>(<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(), <var>0</var>);</td></tr>
<tr><th id="1786">1786</th><td>  }</td></tr>
<tr><th id="1787">1787</th><td></td></tr>
<tr><th id="1788">1788</th><td>  <em>unsigned</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodePriorityEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::getNodePriority' data-type='unsigned int (anonymous namespace)::RegReductionPQBase::getNodePriority(const llvm::SUnit * SU) const' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodePriorityEPKN4llvm5SUnitE">getNodePriority</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="276SU" title='SU' data-type='const llvm::SUnit *' data-ref="276SU">SU</dfn>) <em>const</em>;</td></tr>
<tr><th id="1789">1789</th><td></td></tr>
<tr><th id="1790">1790</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodeOrderingEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::getNodeOrdering' data-type='unsigned int (anonymous namespace)::RegReductionPQBase::getNodeOrdering(const llvm::SUnit * SU) const' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodeOrderingEPKN4llvm5SUnitE">getNodeOrdering</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="277SU" title='SU' data-type='const llvm::SUnit *' data-ref="277SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="1791">1791</th><td>    <b>if</b> (!<a class="local col7 ref" href="#277SU" title='SU' data-ref="277SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()) <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1792">1792</th><td></td></tr>
<tr><th id="1793">1793</th><td>    <b>return</b> <a class="local col7 ref" href="#277SU" title='SU' data-ref="277SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getIROrderEv" title='llvm::SDNode::getIROrder' data-ref="_ZNK4llvm6SDNode10getIROrderEv">getIROrder</a>();</td></tr>
<tr><th id="1794">1794</th><td>  }</td></tr>
<tr><th id="1795">1795</th><td></td></tr>
<tr><th id="1796">1796</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118RegReductionPQBase5emptyEv" title='(anonymous namespace)::RegReductionPQBase::empty' data-type='bool (anonymous namespace)::RegReductionPQBase::empty() const' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase5emptyEv">empty</dfn>() <em>const</em> override { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::Queue" title='(anonymous namespace)::RegReductionPQBase::Queue' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>(); }</td></tr>
<tr><th id="1797">1797</th><td></td></tr>
<tr><th id="1798">1798</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118RegReductionPQBase4pushEPN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::push' data-type='void (anonymous namespace)::RegReductionPQBase::push(llvm::SUnit * U)' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase4pushEPN4llvm5SUnitE">push</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="278U" title='U' data-type='llvm::SUnit *' data-ref="278U">U</dfn>) override {</td></tr>
<tr><th id="1799">1799</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!U-&gt;NodeQueueId &amp;&amp; &quot;Node in the queue already&quot;) ? void (0) : __assert_fail (&quot;!U-&gt;NodeQueueId &amp;&amp; \&quot;Node in the queue already\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 1799, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col8 ref" href="#278U" title='U' data-ref="278U">U</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a> &amp;&amp; <q>"Node in the queue already"</q>);</td></tr>
<tr><th id="1800">1800</th><td>    <a class="local col8 ref" href="#278U" title='U' data-ref="278U">U</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a> = ++<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::CurQueueId" title='(anonymous namespace)::RegReductionPQBase::CurQueueId' data-use='w' data-ref="(anonymousnamespace)::RegReductionPQBase::CurQueueId">CurQueueId</a>;</td></tr>
<tr><th id="1801">1801</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::Queue" title='(anonymous namespace)::RegReductionPQBase::Queue' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col8 ref" href="#278U" title='U' data-ref="278U">U</a>);</td></tr>
<tr><th id="1802">1802</th><td>  }</td></tr>
<tr><th id="1803">1803</th><td></td></tr>
<tr><th id="1804">1804</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118RegReductionPQBase6removeEPN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::remove' data-type='void (anonymous namespace)::RegReductionPQBase::remove(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase6removeEPN4llvm5SUnitE">remove</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="279SU" title='SU' data-type='llvm::SUnit *' data-ref="279SU">SU</dfn>) override {</td></tr>
<tr><th id="1805">1805</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Queue.empty() &amp;&amp; &quot;Queue is empty!&quot;) ? void (0) : __assert_fail (&quot;!Queue.empty() &amp;&amp; \&quot;Queue is empty!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 1805, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::Queue" title='(anonymous namespace)::RegReductionPQBase::Queue' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>() &amp;&amp; <q>"Queue is empty!"</q>);</td></tr>
<tr><th id="1806">1806</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SU-&gt;NodeQueueId != 0 &amp;&amp; &quot;Not in queue!&quot;) ? void (0) : __assert_fail (&quot;SU-&gt;NodeQueueId != 0 &amp;&amp; \&quot;Not in queue!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 1806, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#279SU" title='SU' data-ref="279SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a> != <var>0</var> &amp;&amp; <q>"Not in queue!"</q>);</td></tr>
<tr><th id="1807">1807</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator" title='std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;SUnit *, allocator&lt;SUnit *&gt; &gt; &gt;' data-ref="std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator">iterator</a> <dfn class="local col0 decl" id="280I" title='I' data-type='std::vector&lt;SUnit *&gt;::iterator' data-ref="280I">I</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4findEOT_RKT0_" title='llvm::find' data-ref="_ZN4llvm4findEOT_RKT0_">find</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::Queue" title='(anonymous namespace)::RegReductionPQBase::Queue' data-use='a' data-ref="(anonymousnamespace)::RegReductionPQBase::Queue">Queue</a></span>, <a class="local col9 ref" href="#279SU" title='SU' data-ref="279SU">SU</a>);</td></tr>
<tr><th id="1808">1808</th><td>    <b>if</b> (<a class="local col0 ref" href="#280I" title='I' data-ref="280I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::Queue" title='(anonymous namespace)::RegReductionPQBase::Queue' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()))</td></tr>
<tr><th id="1809">1809</th><td>      <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#280I" title='I' data-ref="280I">I</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::Queue" title='(anonymous namespace)::RegReductionPQBase::Queue' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>()</span>);</td></tr>
<tr><th id="1810">1810</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::Queue" title='(anonymous namespace)::RegReductionPQBase::Queue' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="1811">1811</th><td>    <a class="local col9 ref" href="#279SU" title='SU' data-ref="279SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a> = <var>0</var>;</td></tr>
<tr><th id="1812">1812</th><td>  }</td></tr>
<tr><th id="1813">1813</th><td></td></tr>
<tr><th id="1814">1814</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_118RegReductionPQBase17tracksRegPressureEv" title='(anonymous namespace)::RegReductionPQBase::tracksRegPressure' data-type='bool (anonymous namespace)::RegReductionPQBase::tracksRegPressure() const' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase17tracksRegPressureEv">tracksRegPressure</dfn>() <em>const</em> override { <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TracksRegPressure" title='(anonymous namespace)::RegReductionPQBase::TracksRegPressure' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TracksRegPressure">TracksRegPressure</a>; }</td></tr>
<tr><th id="1815">1815</th><td></td></tr>
<tr><th id="1816">1816</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase15dumpRegPressureEv" title='(anonymous namespace)::RegReductionPQBase::dumpRegPressure' data-type='void (anonymous namespace)::RegReductionPQBase::dumpRegPressure() const' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15dumpRegPressureEv">dumpRegPressure</a>() <em>const</em>;</td></tr>
<tr><th id="1817">1817</th><td></td></tr>
<tr><th id="1818">1818</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase15HighRegPressureEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::HighRegPressure' data-type='bool (anonymous namespace)::RegReductionPQBase::HighRegPressure(const llvm::SUnit * SU) const' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15HighRegPressureEPKN4llvm5SUnitE">HighRegPressure</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="281SU" title='SU' data-type='const llvm::SUnit *' data-ref="281SU">SU</dfn>) <em>const</em>;</td></tr>
<tr><th id="1819">1819</th><td></td></tr>
<tr><th id="1820">1820</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase20MayReduceRegPressureEPN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::MayReduceRegPressure' data-type='bool (anonymous namespace)::RegReductionPQBase::MayReduceRegPressure(llvm::SUnit * SU) const' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase20MayReduceRegPressureEPN4llvm5SUnitE">MayReduceRegPressure</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="282SU" title='SU' data-type='llvm::SUnit *' data-ref="282SU">SU</dfn>) <em>const</em>;</td></tr>
<tr><th id="1821">1821</th><td></td></tr>
<tr><th id="1822">1822</th><td>  <em>int</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj" title='(anonymous namespace)::RegReductionPQBase::RegPressureDiff' data-type='int (anonymous namespace)::RegReductionPQBase::RegPressureDiff(llvm::SUnit * SU, unsigned int &amp; LiveUses) const' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj">RegPressureDiff</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="283SU" title='SU' data-type='llvm::SUnit *' data-ref="283SU">SU</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="284LiveUses" title='LiveUses' data-type='unsigned int &amp;' data-ref="284LiveUses">LiveUses</dfn>) <em>const</em>;</td></tr>
<tr><th id="1823">1823</th><td></td></tr>
<tr><th id="1824">1824</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_118RegReductionPQBase13scheduledNodeEPN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::scheduledNode' data-type='void (anonymous namespace)::RegReductionPQBase::scheduledNode(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase13scheduledNodeEPN4llvm5SUnitE">scheduledNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="285SU" title='SU' data-type='llvm::SUnit *' data-ref="285SU">SU</dfn>) override;</td></tr>
<tr><th id="1825">1825</th><td></td></tr>
<tr><th id="1826">1826</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_118RegReductionPQBase15unscheduledNodeEPN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::unscheduledNode' data-type='void (anonymous namespace)::RegReductionPQBase::unscheduledNode(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase15unscheduledNodeEPN4llvm5SUnitE">unscheduledNode</a>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="286SU" title='SU' data-type='llvm::SUnit *' data-ref="286SU">SU</dfn>) override;</td></tr>
<tr><th id="1827">1827</th><td></td></tr>
<tr><th id="1828">1828</th><td><b>protected</b>:</td></tr>
<tr><th id="1829">1829</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118RegReductionPQBase10canClobberEPKN4llvm5SUnitES4_" title='(anonymous namespace)::RegReductionPQBase::canClobber' data-type='bool (anonymous namespace)::RegReductionPQBase::canClobber(const llvm::SUnit * SU, const llvm::SUnit * Op)' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase10canClobberEPKN4llvm5SUnitES4_">canClobber</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="287SU" title='SU' data-type='const llvm::SUnit *' data-ref="287SU">SU</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="288Op" title='Op' data-type='const llvm::SUnit *' data-ref="288Op">Op</dfn>);</td></tr>
<tr><th id="1830">1830</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv" title='(anonymous namespace)::RegReductionPQBase::AddPseudoTwoAddrDeps' data-type='void (anonymous namespace)::RegReductionPQBase::AddPseudoTwoAddrDeps()' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv">AddPseudoTwoAddrDeps</a>();</td></tr>
<tr><th id="1831">1831</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv" title='(anonymous namespace)::RegReductionPQBase::PrescheduleNodesWithMultipleUses' data-type='void (anonymous namespace)::RegReductionPQBase::PrescheduleNodesWithMultipleUses()' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">PrescheduleNodesWithMultipleUses</a>();</td></tr>
<tr><th id="1832">1832</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_118RegReductionPQBase27CalculateSethiUllmanNumbersEv" title='(anonymous namespace)::RegReductionPQBase::CalculateSethiUllmanNumbers' data-type='void (anonymous namespace)::RegReductionPQBase::CalculateSethiUllmanNumbers()' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase27CalculateSethiUllmanNumbersEv">CalculateSethiUllmanNumbers</a>();</td></tr>
<tr><th id="1833">1833</th><td>};</td></tr>
<tr><th id="1834">1834</th><td></td></tr>
<tr><th id="1835">1835</th><td><b>template</b>&lt;<b>class</b> SF&gt;</td></tr>
<tr><th id="1836">1836</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L16popFromQueueImplERSt6vectorIPN4llvm5SUnitESaIS3_EERT_" title='(anonymous namespace)::popFromQueueImpl' data-type='llvm::SUnit * (anonymous namespace)::popFromQueueImpl(std::vector&lt;SUnit *&gt; &amp; Q, SF &amp; Picker)' data-ref="_ZN12_GLOBAL__N_1L16popFromQueueImplERSt6vectorIPN4llvm5SUnitESaIS3_EERT_">popFromQueueImpl</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col9 decl" id="289Q" title='Q' data-type='std::vector&lt;SUnit *&gt; &amp;' data-ref="289Q">Q</dfn>, SF &amp;<dfn class="local col0 decl" id="290Picker" title='Picker' data-type='SF &amp;' data-ref="290Picker">Picker</dfn>) {</td></tr>
<tr><th id="1837">1837</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt;::<a class="typedef" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator" title='std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt;::iterator' data-type='__gnu_cxx::__normal_iterator&lt;pointer, vector&lt;SUnit *, allocator&lt;SUnit *&gt; &gt; &gt;' data-ref="std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}::iterator">iterator</a> <dfn class="local col1 decl" id="291Best" title='Best' data-type='std::vector&lt;SUnit *&gt;::iterator' data-ref="291Best">Best</dfn> = <a class="local col9 ref" href="#289Q" title='Q' data-ref="289Q">Q</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>();</td></tr>
<tr><th id="1838">1838</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="292I" title='I' data-type='__gnu_cxx::__normal_iterator&lt;llvm::SUnit **, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;' data-ref="292I">I</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="local col9 ref" href="#289Q" title='Q' data-ref="289Q">Q</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5beginEv" title='std::vector::begin' data-ref="_ZNSt6vector5beginEv">begin</a>()), <dfn class="local col3 decl" id="293E" title='E' data-type='__gnu_cxx::__normal_iterator&lt;llvm::SUnit **, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;' data-ref="293E">E</dfn> = <a class="local col9 ref" href="#289Q" title='Q' data-ref="289Q">Q</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>(); <a class="local col2 ref" href="#292I" title='I' data-ref="292I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col3 ref" href="#293E" title='E' data-ref="293E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col2 ref" href="#292I" title='I' data-ref="292I">I</a>)</td></tr>
<tr><th id="1839">1839</th><td>    <b>if</b> (<a class="local col0 ref" href="#290Picker" title='Picker' data-ref="290Picker">Picker</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#291Best" title='Best' data-ref="291Best">Best</a>, <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col2 ref" href="#292I" title='I' data-ref="292I">I</a>))</td></tr>
<tr><th id="1840">1840</th><td>      <a class="local col1 ref" href="#291Best" title='Best' data-ref="291Best">Best</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::SUnit **, std::vector&lt;llvm::SUnit *, std::allocator&lt;llvm::SUnit *&gt; &gt; &gt;::operator=' data-ref="__gnu_cxx::__normal_iterator{llvm::SUnit**,std::vector{llvm::SUnit*,std::allocator{llvm::SUnit*}}}::operator=">=</a> <a class="local col2 ref" href="#292I" title='I' data-ref="292I">I</a>;</td></tr>
<tr><th id="1841">1841</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="294V" title='V' data-type='llvm::SUnit *' data-ref="294V">V</dfn> = <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#291Best" title='Best' data-ref="291Best">Best</a>;</td></tr>
<tr><th id="1842">1842</th><td>  <b>if</b> (<a class="local col1 ref" href="#291Best" title='Best' data-ref="291Best">Best</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="local col9 ref" href="#289Q" title='Q' data-ref="289Q">Q</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>()))</td></tr>
<tr><th id="1843">1843</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#291Best" title='Best' data-ref="291Best">Best</a></span>, <span class='refarg'><a class="local col9 ref" href="#289Q" title='Q' data-ref="289Q">Q</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>()</span>);</td></tr>
<tr><th id="1844">1844</th><td>  <a class="local col9 ref" href="#289Q" title='Q' data-ref="289Q">Q</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="1845">1845</th><td>  <b>return</b> <a class="local col4 ref" href="#294V" title='V' data-ref="294V">V</a>;</td></tr>
<tr><th id="1846">1846</th><td>}</td></tr>
<tr><th id="1847">1847</th><td></td></tr>
<tr><th id="1848">1848</th><td><b>template</b>&lt;<b>class</b> SF&gt;</td></tr>
<tr><th id="1849">1849</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="tu decl def" id="_ZN12_GLOBAL__N_112popFromQueueERSt6vectorIPN4llvm5SUnitESaIS3_EERT_PNS1_11ScheduleDAGE" title='(anonymous namespace)::popFromQueue' data-type='llvm::SUnit * (anonymous namespace)::popFromQueue(std::vector&lt;SUnit *&gt; &amp; Q, SF &amp; Picker, llvm::ScheduleDAG * DAG)' data-ref="_ZN12_GLOBAL__N_112popFromQueueERSt6vectorIPN4llvm5SUnitESaIS3_EERT_PNS1_11ScheduleDAGE">popFromQueue</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; &amp;<dfn class="local col5 decl" id="295Q" title='Q' data-type='std::vector&lt;SUnit *&gt; &amp;' data-ref="295Q">Q</dfn>, SF &amp;<dfn class="local col6 decl" id="296Picker" title='Picker' data-type='SF &amp;' data-ref="296Picker">Picker</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col7 decl" id="297DAG" title='DAG' data-type='llvm::ScheduleDAG *' data-ref="297DAG">DAG</dfn>) {</td></tr>
<tr><th id="1850">1850</th><td><u>#<span data-ppcond="1850">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1851">1851</th><td>  <b>if</b> (<a class="local col7 ref" href="#297DAG" title='DAG' data-ref="297DAG">DAG</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::StressSched" title='llvm::ScheduleDAG::StressSched' data-ref="llvm::ScheduleDAG::StressSched">StressSched</a>) {</td></tr>
<tr><th id="1852">1852</th><td>    <a class="tu type" href="#(anonymousnamespace)::reverse_sort" title='(anonymous namespace)::reverse_sort' data-ref="(anonymousnamespace)::reverse_sort">reverse_sort</a>&lt;SF&gt; <dfn class="local col8 decl" id="298RPicker" title='RPicker' data-type='reverse_sort&lt;SF&gt;' data-ref="298RPicker">RPicker</dfn>(<a class="local col6 ref" href="#296Picker" title='Picker' data-ref="296Picker">Picker</a>);</td></tr>
<tr><th id="1853">1853</th><td>    <b>return</b> popFromQueueImpl(<a class="local col5 ref" href="#295Q" title='Q' data-ref="295Q">Q</a>, <a class="local col8 ref" href="#298RPicker" title='RPicker' data-ref="298RPicker">RPicker</a>);</td></tr>
<tr><th id="1854">1854</th><td>  }</td></tr>
<tr><th id="1855">1855</th><td><u>#<span data-ppcond="1850">endif</span></u></td></tr>
<tr><th id="1856">1856</th><td>  (<em>void</em>)<a class="local col7 ref" href="#297DAG" title='DAG' data-ref="297DAG">DAG</a>;</td></tr>
<tr><th id="1857">1857</th><td>  <b>return</b> popFromQueueImpl(<a class="local col5 ref" href="#295Q" title='Q' data-ref="295Q">Q</a>, <a class="local col6 ref" href="#296Picker" title='Picker' data-ref="296Picker">Picker</a>);</td></tr>
<tr><th id="1858">1858</th><td>}</td></tr>
<tr><th id="1859">1859</th><td></td></tr>
<tr><th id="1860">1860</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1861">1861</th><td><i>//                RegReductionPriorityQueue Definition</i></td></tr>
<tr><th id="1862">1862</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1863">1863</th><td><i>//</i></td></tr>
<tr><th id="1864">1864</th><td><i>// This is a SchedulingPriorityQueue that schedules using Sethi Ullman numbers</i></td></tr>
<tr><th id="1865">1865</th><td><i>// to reduce register pressure.</i></td></tr>
<tr><th id="1866">1866</th><td><i>//</i></td></tr>
<tr><th id="1867">1867</th><td><b>template</b>&lt;<b>class</b> SF&gt;</td></tr>
<tr><th id="1868">1868</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RegReductionPriorityQueue" title='(anonymous namespace)::RegReductionPriorityQueue' data-ref="(anonymousnamespace)::RegReductionPriorityQueue">RegReductionPriorityQueue</dfn> : <b>public</b> <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a> {</td></tr>
<tr><th id="1869">1869</th><td>  SF <dfn class="tu decl" id="(anonymousnamespace)::RegReductionPriorityQueue::Picker" title='(anonymous namespace)::RegReductionPriorityQueue::Picker' data-type='SF' data-ref="(anonymousnamespace)::RegReductionPriorityQueue::Picker">Picker</dfn>;</td></tr>
<tr><th id="1870">1870</th><td></td></tr>
<tr><th id="1871">1871</th><td><b>public</b>:</td></tr>
<tr><th id="1872">1872</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_125RegReductionPriorityQueueC1ERN4llvm15MachineFunctionEbbPKNS1_15TargetInstrInfoEPKNS1_18TargetRegisterInfoEPKNS1_14TargetLoweringE" title='(anonymous namespace)::RegReductionPriorityQueue::RegReductionPriorityQueue&lt;SF&gt;' data-type='void (anonymous namespace)::RegReductionPriorityQueue::RegReductionPriorityQueue&lt;SF&gt;(llvm::MachineFunction &amp; mf, bool tracksrp, bool srcorder, const llvm::TargetInstrInfo * tii, const llvm::TargetRegisterInfo * tri, const llvm::TargetLowering * tli)' data-ref="_ZN12_GLOBAL__N_125RegReductionPriorityQueueC1ERN4llvm15MachineFunctionEbbPKNS1_15TargetInstrInfoEPKNS1_18TargetRegisterInfoEPKNS1_14TargetLoweringE">RegReductionPriorityQueue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="299mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="299mf">mf</dfn>,</td></tr>
<tr><th id="1873">1873</th><td>                            <em>bool</em> <dfn class="local col0 decl" id="300tracksrp" title='tracksrp' data-type='bool' data-ref="300tracksrp">tracksrp</dfn>,</td></tr>
<tr><th id="1874">1874</th><td>                            <em>bool</em> <dfn class="local col1 decl" id="301srcorder" title='srcorder' data-type='bool' data-ref="301srcorder">srcorder</dfn>,</td></tr>
<tr><th id="1875">1875</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col2 decl" id="302tii" title='tii' data-type='const llvm::TargetInstrInfo *' data-ref="302tii">tii</dfn>,</td></tr>
<tr><th id="1876">1876</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="303tri" title='tri' data-type='const llvm::TargetRegisterInfo *' data-ref="303tri">tri</dfn>,</td></tr>
<tr><th id="1877">1877</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="local col4 decl" id="304tli" title='tli' data-type='const llvm::TargetLowering *' data-ref="304tli">tli</dfn>)</td></tr>
<tr><th id="1878">1878</th><td>    : <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a>(<a class="local col9 ref" href="#299mf" title='mf' data-ref="299mf">mf</a>, SF::HasReadyFilter, <a class="local col0 ref" href="#300tracksrp" title='tracksrp' data-ref="300tracksrp">tracksrp</a>, <a class="local col1 ref" href="#301srcorder" title='srcorder' data-ref="301srcorder">srcorder</a>,</td></tr>
<tr><th id="1879">1879</th><td>                         <a class="local col2 ref" href="#302tii" title='tii' data-ref="302tii">tii</a>, <a class="local col3 ref" href="#303tri" title='tri' data-ref="303tri">tri</a>, <a class="local col4 ref" href="#304tli" title='tli' data-ref="304tli">tli</a>),</td></tr>
<tr><th id="1880">1880</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegReductionPriorityQueue::Picker" title='(anonymous namespace)::RegReductionPriorityQueue::Picker' data-use='w' data-ref="(anonymousnamespace)::RegReductionPriorityQueue::Picker">Picker</a>(<b>this</b>) {}</td></tr>
<tr><th id="1881">1881</th><td></td></tr>
<tr><th id="1882">1882</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_125RegReductionPriorityQueue10isBottomUpEv" title='(anonymous namespace)::RegReductionPriorityQueue::isBottomUp' data-type='bool (anonymous namespace)::RegReductionPriorityQueue::isBottomUp() const' data-ref="_ZNK12_GLOBAL__N_125RegReductionPriorityQueue10isBottomUpEv">isBottomUp</dfn>() <em>const</em> override { <b>return</b> SF::IsBottomUp; }</td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_125RegReductionPriorityQueue7isReadyEPN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPriorityQueue::isReady' data-type='bool (anonymous namespace)::RegReductionPriorityQueue::isReady(llvm::SUnit * U) const' data-ref="_ZNK12_GLOBAL__N_125RegReductionPriorityQueue7isReadyEPN4llvm5SUnitE">isReady</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="305U" title='U' data-type='llvm::SUnit *' data-ref="305U">U</dfn>) <em>const</em> override {</td></tr>
<tr><th id="1885">1885</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegReductionPriorityQueue::Picker" title='(anonymous namespace)::RegReductionPriorityQueue::Picker' data-use='r' data-ref="(anonymousnamespace)::RegReductionPriorityQueue::Picker">Picker</a>.HasReadyFilter &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::RegReductionPriorityQueue::Picker" title='(anonymous namespace)::RegReductionPriorityQueue::Picker' data-use='c' data-ref="(anonymousnamespace)::RegReductionPriorityQueue::Picker">Picker</a>.isReady(<a class="local col5 ref" href="#305U" title='U' data-ref="305U">U</a>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm23SchedulingPriorityQueue11getCurCycleEv" title='llvm::SchedulingPriorityQueue::getCurCycle' data-ref="_ZNK4llvm23SchedulingPriorityQueue11getCurCycleEv">getCurCycle</a>());</td></tr>
<tr><th id="1886">1886</th><td>  }</td></tr>
<tr><th id="1887">1887</th><td></td></tr>
<tr><th id="1888">1888</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_125RegReductionPriorityQueue3popEv" title='(anonymous namespace)::RegReductionPriorityQueue::pop' data-type='llvm::SUnit * (anonymous namespace)::RegReductionPriorityQueue::pop()' data-ref="_ZN12_GLOBAL__N_125RegReductionPriorityQueue3popEv">pop</dfn>() override {</td></tr>
<tr><th id="1889">1889</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::Queue" title='(anonymous namespace)::RegReductionPQBase::Queue' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::Queue">Queue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1890">1890</th><td></td></tr>
<tr><th id="1891">1891</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="306V" title='V' data-type='llvm::SUnit *' data-ref="306V">V</dfn> = popFromQueue(<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::Queue" title='(anonymous namespace)::RegReductionPQBase::Queue' data-ref="(anonymousnamespace)::RegReductionPQBase::Queue">Queue</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPriorityQueue::Picker" title='(anonymous namespace)::RegReductionPriorityQueue::Picker' data-ref="(anonymousnamespace)::RegReductionPriorityQueue::Picker">Picker</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a>);</td></tr>
<tr><th id="1892">1892</th><td>    <a class="local col6 ref" href="#306V" title='V' data-ref="306V">V</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a> = <var>0</var>;</td></tr>
<tr><th id="1893">1893</th><td>    <b>return</b> <a class="local col6 ref" href="#306V" title='V' data-ref="306V">V</a>;</td></tr>
<tr><th id="1894">1894</th><td>  }</td></tr>
<tr><th id="1895">1895</th><td></td></tr>
<tr><th id="1896">1896</th><td><u>#<span data-ppcond="1896">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="1897">1897</th><td>  <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_125RegReductionPriorityQueue4dumpEPN4llvm11ScheduleDAGE" title='(anonymous namespace)::RegReductionPriorityQueue::dump' data-type='void (anonymous namespace)::RegReductionPriorityQueue::dump(llvm::ScheduleDAG * DAG) const' data-ref="_ZNK12_GLOBAL__N_125RegReductionPriorityQueue4dumpEPN4llvm11ScheduleDAGE">dump</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG">ScheduleDAG</a> *<dfn class="local col7 decl" id="307DAG" title='DAG' data-type='llvm::ScheduleDAG *' data-ref="307DAG">DAG</dfn>) <em>const</em> override {</td></tr>
<tr><th id="1898">1898</th><td>    <i>// Emulate pop() without clobbering NodeQueueIds.</i></td></tr>
<tr><th id="1899">1899</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *&gt; <dfn class="local col8 decl" id="308DumpQueue" title='DumpQueue' data-type='std::vector&lt;SUnit *&gt;' data-ref="308DumpQueue">DumpQueue</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::Queue" title='(anonymous namespace)::RegReductionPQBase::Queue' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::Queue">Queue</a>;</td></tr>
<tr><th id="1900">1900</th><td>    SF <dfn class="local col9 decl" id="309DumpPicker" title='DumpPicker' data-type='SF' data-ref="309DumpPicker">DumpPicker</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPriorityQueue::Picker" title='(anonymous namespace)::RegReductionPriorityQueue::Picker' data-use='r' data-ref="(anonymousnamespace)::RegReductionPriorityQueue::Picker">Picker</a>;</td></tr>
<tr><th id="1901">1901</th><td>    <b>while</b> (!<a class="local col8 ref" href="#308DumpQueue" title='DumpQueue' data-ref="308DumpQueue">DumpQueue</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1902">1902</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="310SU" title='SU' data-type='llvm::SUnit *' data-ref="310SU">SU</dfn> = popFromQueue(<a class="local col8 ref" href="#308DumpQueue" title='DumpQueue' data-ref="308DumpQueue">DumpQueue</a>, <a class="local col9 ref" href="#309DumpPicker" title='DumpPicker' data-ref="309DumpPicker">DumpPicker</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a>);</td></tr>
<tr><th id="1903">1903</th><td>      <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Height "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#310SU" title='SU' data-ref="310SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q>;</td></tr>
<tr><th id="1904">1904</th><td>      <a class="local col7 ref" href="#307DAG" title='DAG' data-ref="307DAG">DAG</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm11ScheduleDAG8dumpNodeERKNS_5SUnitE" title='llvm::ScheduleDAG::dumpNode' data-ref="_ZNK4llvm11ScheduleDAG8dumpNodeERKNS_5SUnitE">dumpNode</a>(*<a class="local col0 ref" href="#310SU" title='SU' data-ref="310SU">SU</a>);</td></tr>
<tr><th id="1905">1905</th><td>    }</td></tr>
<tr><th id="1906">1906</th><td>  }</td></tr>
<tr><th id="1907">1907</th><td><u>#<span data-ppcond="1896">endif</span></u></td></tr>
<tr><th id="1908">1908</th><td>};</td></tr>
<tr><th id="1909">1909</th><td></td></tr>
<tr><th id="1910">1910</th><td><b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::BURegReductionPriorityQueue" title='(anonymous namespace)::BURegReductionPriorityQueue' data-type='RegReductionPriorityQueue&lt;(anonymous namespace)::bu_ls_rr_sort&gt;' data-ref="(anonymousnamespace)::BURegReductionPriorityQueue">BURegReductionPriorityQueue</dfn> = <a class="tu type" href="#(anonymousnamespace)::RegReductionPriorityQueue" title='(anonymous namespace)::RegReductionPriorityQueue' data-ref="(anonymousnamespace)::RegReductionPriorityQueue">RegReductionPriorityQueue</a>&lt;<a class="tu type" href="#(anonymousnamespace)::bu_ls_rr_sort" title='(anonymous namespace)::bu_ls_rr_sort' data-ref="(anonymousnamespace)::bu_ls_rr_sort">bu_ls_rr_sort</a>&gt;;</td></tr>
<tr><th id="1911">1911</th><td><b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::SrcRegReductionPriorityQueue" title='(anonymous namespace)::SrcRegReductionPriorityQueue' data-type='RegReductionPriorityQueue&lt;(anonymous namespace)::src_ls_rr_sort&gt;' data-ref="(anonymousnamespace)::SrcRegReductionPriorityQueue">SrcRegReductionPriorityQueue</dfn> = <a class="tu type" href="#(anonymousnamespace)::RegReductionPriorityQueue" title='(anonymous namespace)::RegReductionPriorityQueue' data-ref="(anonymousnamespace)::RegReductionPriorityQueue">RegReductionPriorityQueue</a>&lt;<a class="tu type" href="#(anonymousnamespace)::src_ls_rr_sort" title='(anonymous namespace)::src_ls_rr_sort' data-ref="(anonymousnamespace)::src_ls_rr_sort">src_ls_rr_sort</a>&gt;;</td></tr>
<tr><th id="1912">1912</th><td><b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::HybridBURRPriorityQueue" title='(anonymous namespace)::HybridBURRPriorityQueue' data-type='RegReductionPriorityQueue&lt;(anonymous namespace)::hybrid_ls_rr_sort&gt;' data-ref="(anonymousnamespace)::HybridBURRPriorityQueue">HybridBURRPriorityQueue</dfn> = <a class="tu type" href="#(anonymousnamespace)::RegReductionPriorityQueue" title='(anonymous namespace)::RegReductionPriorityQueue' data-ref="(anonymousnamespace)::RegReductionPriorityQueue">RegReductionPriorityQueue</a>&lt;<a class="tu type" href="#(anonymousnamespace)::hybrid_ls_rr_sort" title='(anonymous namespace)::hybrid_ls_rr_sort' data-ref="(anonymousnamespace)::hybrid_ls_rr_sort">hybrid_ls_rr_sort</a>&gt;;</td></tr>
<tr><th id="1913">1913</th><td><b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::ILPBURRPriorityQueue" title='(anonymous namespace)::ILPBURRPriorityQueue' data-type='RegReductionPriorityQueue&lt;(anonymous namespace)::ilp_ls_rr_sort&gt;' data-ref="(anonymousnamespace)::ILPBURRPriorityQueue">ILPBURRPriorityQueue</dfn> = <a class="tu type" href="#(anonymousnamespace)::RegReductionPriorityQueue" title='(anonymous namespace)::RegReductionPriorityQueue' data-ref="(anonymousnamespace)::RegReductionPriorityQueue">RegReductionPriorityQueue</a>&lt;<a class="tu type" href="#(anonymousnamespace)::ilp_ls_rr_sort" title='(anonymous namespace)::ilp_ls_rr_sort' data-ref="(anonymousnamespace)::ilp_ls_rr_sort">ilp_ls_rr_sort</a>&gt;;</td></tr>
<tr><th id="1914">1914</th><td></td></tr>
<tr><th id="1915">1915</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1916">1916</th><td></td></tr>
<tr><th id="1917">1917</th><td><i  data-doc="_ZL17checkSpecialNodesPKN4llvm5SUnitES2_">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1918">1918</th><td><i  data-doc="_ZL17checkSpecialNodesPKN4llvm5SUnitES2_">//           Static Node Priority for Register Pressure Reduction</i></td></tr>
<tr><th id="1919">1919</th><td><i  data-doc="_ZL17checkSpecialNodesPKN4llvm5SUnitES2_">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1920">1920</th><td><i  data-doc="_ZL17checkSpecialNodesPKN4llvm5SUnitES2_"></i></td></tr>
<tr><th id="1921">1921</th><td><i  data-doc="_ZL17checkSpecialNodesPKN4llvm5SUnitES2_">// Check for special nodes that bypass scheduling heuristics.</i></td></tr>
<tr><th id="1922">1922</th><td><i  data-doc="_ZL17checkSpecialNodesPKN4llvm5SUnitES2_">// Currently this pushes TokenFactor nodes down, but may be used for other</i></td></tr>
<tr><th id="1923">1923</th><td><i  data-doc="_ZL17checkSpecialNodesPKN4llvm5SUnitES2_">// pseudo-ops as well.</i></td></tr>
<tr><th id="1924">1924</th><td><i  data-doc="_ZL17checkSpecialNodesPKN4llvm5SUnitES2_">//</i></td></tr>
<tr><th id="1925">1925</th><td><i  data-doc="_ZL17checkSpecialNodesPKN4llvm5SUnitES2_">// Return -1 to schedule right above left, 1 for left above right.</i></td></tr>
<tr><th id="1926">1926</th><td><i  data-doc="_ZL17checkSpecialNodesPKN4llvm5SUnitES2_">// Return 0 if no bias exists.</i></td></tr>
<tr><th id="1927">1927</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL17checkSpecialNodesPKN4llvm5SUnitES2_" title='checkSpecialNodes' data-type='int checkSpecialNodes(const llvm::SUnit * left, const llvm::SUnit * right)' data-ref="_ZL17checkSpecialNodesPKN4llvm5SUnitES2_">checkSpecialNodes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="311left" title='left' data-type='const llvm::SUnit *' data-ref="311left">left</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="312right" title='right' data-type='const llvm::SUnit *' data-ref="312right">right</dfn>) {</td></tr>
<tr><th id="1928">1928</th><td>  <em>bool</em> <dfn class="local col3 decl" id="313LSchedLow" title='LSchedLow' data-type='bool' data-ref="313LSchedLow">LSchedLow</dfn> = <a class="local col1 ref" href="#311left" title='left' data-ref="311left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleLow" title='llvm::SUnit::isScheduleLow' data-ref="llvm::SUnit::isScheduleLow">isScheduleLow</a>;</td></tr>
<tr><th id="1929">1929</th><td>  <em>bool</em> <dfn class="local col4 decl" id="314RSchedLow" title='RSchedLow' data-type='bool' data-ref="314RSchedLow">RSchedLow</dfn> = <a class="local col2 ref" href="#312right" title='right' data-ref="312right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isScheduleLow" title='llvm::SUnit::isScheduleLow' data-ref="llvm::SUnit::isScheduleLow">isScheduleLow</a>;</td></tr>
<tr><th id="1930">1930</th><td>  <b>if</b> (<a class="local col3 ref" href="#313LSchedLow" title='LSchedLow' data-ref="313LSchedLow">LSchedLow</a> != <a class="local col4 ref" href="#314RSchedLow" title='RSchedLow' data-ref="314RSchedLow">RSchedLow</a>)</td></tr>
<tr><th id="1931">1931</th><td>    <b>return</b> <a class="local col3 ref" href="#313LSchedLow" title='LSchedLow' data-ref="313LSchedLow">LSchedLow</a> &lt; <a class="local col4 ref" href="#314RSchedLow" title='RSchedLow' data-ref="314RSchedLow">RSchedLow</a> ? <var>1</var> : -<var>1</var>;</td></tr>
<tr><th id="1932">1932</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1933">1933</th><td>}</td></tr>
<tr><th id="1934">1934</th><td></td></tr>
<tr><th id="1935">1935</th><td><i class="doc" data-doc="_ZL25CalcNodeSethiUllmanNumberPKN4llvm5SUnitERSt6vectorIjSaIjEE">/// CalcNodeSethiUllmanNumber - Compute Sethi Ullman number.</i></td></tr>
<tr><th id="1936">1936</th><td><i class="doc" data-doc="_ZL25CalcNodeSethiUllmanNumberPKN4llvm5SUnitERSt6vectorIjSaIjEE">/// Smaller number is the higher priority.</i></td></tr>
<tr><th id="1937">1937</th><td><em>static</em> <em>unsigned</em></td></tr>
<tr><th id="1938">1938</th><td><dfn class="tu decl def" id="_ZL25CalcNodeSethiUllmanNumberPKN4llvm5SUnitERSt6vectorIjSaIjEE" title='CalcNodeSethiUllmanNumber' data-type='unsigned int CalcNodeSethiUllmanNumber(const llvm::SUnit * SU, std::vector&lt;unsigned int&gt; &amp; SUNumbers)' data-ref="_ZL25CalcNodeSethiUllmanNumberPKN4llvm5SUnitERSt6vectorIjSaIjEE">CalcNodeSethiUllmanNumber</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="315SU" title='SU' data-type='const llvm::SUnit *' data-ref="315SU">SU</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="316SUNumbers" title='SUNumbers' data-type='std::vector&lt;unsigned int&gt; &amp;' data-ref="316SUNumbers">SUNumbers</dfn>) {</td></tr>
<tr><th id="1939">1939</th><td>  <b>if</b> (<a class="local col6 ref" href="#316SUNumbers" title='SUNumbers' data-ref="316SUNumbers">SUNumbers</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#315SU" title='SU' data-ref="315SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> != <var>0</var>)</td></tr>
<tr><th id="1940">1940</th><td>    <b>return</b> <a class="local col6 ref" href="#316SUNumbers" title='SUNumbers' data-ref="316SUNumbers">SUNumbers</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#315SU" title='SU' data-ref="315SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="1941">1941</th><td></td></tr>
<tr><th id="1942">1942</th><td>  <i>// Use WorkList to avoid stack overflow on excessively large IRs.</i></td></tr>
<tr><th id="1943">1943</th><td>  <b>struct</b> <dfn class="local col7 type" id="317WorkState" title='WorkState' data-ref="317WorkState">WorkState</dfn> {</td></tr>
<tr><th id="1944">1944</th><td>    WorkState(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="318SU" title='SU' data-type='const llvm::SUnit *' data-ref="318SU">SU</dfn>) : <a class="local col9 member" href="#319SU" title='SU' data-ref="319SU">SU</a>(<a class="local col8 ref" href="#318SU" title='SU' data-ref="318SU">SU</a>) {}</td></tr>
<tr><th id="1945">1945</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="319SU" title='SU' data-type='const llvm::SUnit *' data-ref="319SU">SU</dfn>;</td></tr>
<tr><th id="1946">1946</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="320PredsProcessed" title='PredsProcessed' data-type='unsigned int' data-ref="320PredsProcessed">PredsProcessed</dfn> = <var>0</var>;</td></tr>
<tr><th id="1947">1947</th><td>  };</td></tr>
<tr><th id="1948">1948</th><td></td></tr>
<tr><th id="1949">1949</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="local col7 type" href="#317WorkState" title='WorkState' data-ref="317WorkState">WorkState</a>, <var>16</var>&gt; <a class="tu ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="321WorkList" title='WorkList' data-type='SmallVector&lt;WorkState, 16&gt;' data-ref="321WorkList">WorkList</dfn>;</td></tr>
<tr><th id="1950">1950</th><td>  <a class="local col1 ref" href="#321WorkList" title='WorkList' data-ref="321WorkList">WorkList</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col5 ref" href="#315SU" title='SU' data-ref="315SU">SU</a>);</td></tr>
<tr><th id="1951">1951</th><td>  <b>while</b> (!<a class="local col1 ref" href="#321WorkList" title='WorkList' data-ref="321WorkList">WorkList</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="1952">1952</th><td>    <em>auto</em> &amp;<dfn class="local col2 decl" id="322Temp" title='Temp' data-type='WorkState &amp;' data-ref="322Temp">Temp</dfn> = <a class="local col1 ref" href="#321WorkList" title='WorkList' data-ref="321WorkList">WorkList</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>();</td></tr>
<tr><th id="1953">1953</th><td>    <em>auto</em> *<dfn class="local col3 decl" id="323TempSU" title='TempSU' data-type='const llvm::SUnit *' data-ref="323TempSU">TempSU</dfn> = <a class="local col2 ref" href="#322Temp" title='Temp' data-ref="322Temp">Temp</a>.<a class="local col9 ref" href="#319SU" title='SU' data-ref="319SU">SU</a>;</td></tr>
<tr><th id="1954">1954</th><td>    <em>bool</em> <dfn class="local col4 decl" id="324AllPredsKnown" title='AllPredsKnown' data-type='bool' data-ref="324AllPredsKnown">AllPredsKnown</dfn> = <b>true</b>;</td></tr>
<tr><th id="1955">1955</th><td>    <i>// Try to find a non-evaluated pred and push it into the processing stack.</i></td></tr>
<tr><th id="1956">1956</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="325P" title='P' data-type='unsigned int' data-ref="325P">P</dfn> = <a class="local col2 ref" href="#322Temp" title='Temp' data-ref="322Temp">Temp</a>.<a class="local col0 ref" href="#320PredsProcessed" title='PredsProcessed' data-ref="320PredsProcessed">PredsProcessed</a>; <a class="local col5 ref" href="#325P" title='P' data-ref="325P">P</a> &lt; <a class="local col3 ref" href="#323TempSU" title='TempSU' data-ref="323TempSU">TempSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col5 ref" href="#325P" title='P' data-ref="325P">P</a>) {</td></tr>
<tr><th id="1957">1957</th><td>      <em>auto</em> &amp;<dfn class="local col6 decl" id="326Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="326Pred">Pred</dfn> = <a class="local col3 ref" href="#323TempSU" title='TempSU' data-ref="323TempSU">TempSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#325P" title='P' data-ref="325P">P</a>]</a>;</td></tr>
<tr><th id="1958">1958</th><td>      <b>if</b> (<a class="local col6 ref" href="#326Pred" title='Pred' data-ref="326Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>()) <b>continue</b>;  <i>// ignore chain preds</i></td></tr>
<tr><th id="1959">1959</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="327PredSU" title='PredSU' data-type='llvm::SUnit *' data-ref="327PredSU">PredSU</dfn> = <a class="local col6 ref" href="#326Pred" title='Pred' data-ref="326Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1960">1960</th><td>      <b>if</b> (<a class="local col6 ref" href="#316SUNumbers" title='SUNumbers' data-ref="316SUNumbers">SUNumbers</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#327PredSU" title='PredSU' data-ref="327PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> == <var>0</var>) {</td></tr>
<tr><th id="1961">1961</th><td><u>#<span data-ppcond="1961">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1962">1962</th><td>        <i>// In debug mode, check that we don't have such element in the stack.</i></td></tr>
<tr><th id="1963">1963</th><td>        <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="328It" title='It' data-type='WorkState' data-ref="328It">It</dfn> : <a class="local col1 ref" href="#321WorkList" title='WorkList' data-ref="321WorkList">WorkList</a>)</td></tr>
<tr><th id="1964">1964</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (It.SU != PredSU &amp;&amp; &quot;Trying to push an element twice?&quot;) ? void (0) : __assert_fail (&quot;It.SU != PredSU &amp;&amp; \&quot;Trying to push an element twice?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 1964, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#328It" title='It' data-ref="328It">It</a>.<a class="local col9 ref" href="#319SU" title='SU' data-ref="319SU">SU</a> != <a class="local col7 ref" href="#327PredSU" title='PredSU' data-ref="327PredSU">PredSU</a> &amp;&amp; <q>"Trying to push an element twice?"</q>);</td></tr>
<tr><th id="1965">1965</th><td><u>#<span data-ppcond="1961">endif</span></u></td></tr>
<tr><th id="1966">1966</th><td>        <i>// Next time start processing this one starting from the next pred.</i></td></tr>
<tr><th id="1967">1967</th><td>        <a class="local col2 ref" href="#322Temp" title='Temp' data-ref="322Temp">Temp</a>.<a class="local col0 ref" href="#320PredsProcessed" title='PredsProcessed' data-ref="320PredsProcessed">PredsProcessed</a> = <a class="local col5 ref" href="#325P" title='P' data-ref="325P">P</a> + <var>1</var>;</td></tr>
<tr><th id="1968">1968</th><td>        <a class="local col1 ref" href="#321WorkList" title='WorkList' data-ref="321WorkList">WorkList</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col7 ref" href="#327PredSU" title='PredSU' data-ref="327PredSU">PredSU</a>);</td></tr>
<tr><th id="1969">1969</th><td>        <a class="local col4 ref" href="#324AllPredsKnown" title='AllPredsKnown' data-ref="324AllPredsKnown">AllPredsKnown</a> = <b>false</b>;</td></tr>
<tr><th id="1970">1970</th><td>        <b>break</b>;</td></tr>
<tr><th id="1971">1971</th><td>      }</td></tr>
<tr><th id="1972">1972</th><td>    }</td></tr>
<tr><th id="1973">1973</th><td></td></tr>
<tr><th id="1974">1974</th><td>    <b>if</b> (!<a class="local col4 ref" href="#324AllPredsKnown" title='AllPredsKnown' data-ref="324AllPredsKnown">AllPredsKnown</a>)</td></tr>
<tr><th id="1975">1975</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1976">1976</th><td></td></tr>
<tr><th id="1977">1977</th><td>    <i>// Once all preds are known, we can calculate the answer for this one.</i></td></tr>
<tr><th id="1978">1978</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="329SethiUllmanNumber" title='SethiUllmanNumber' data-type='unsigned int' data-ref="329SethiUllmanNumber">SethiUllmanNumber</dfn> = <var>0</var>;</td></tr>
<tr><th id="1979">1979</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="330Extra" title='Extra' data-type='unsigned int' data-ref="330Extra">Extra</dfn> = <var>0</var>;</td></tr>
<tr><th id="1980">1980</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col1 decl" id="331Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="331Pred">Pred</dfn> : <a class="local col3 ref" href="#323TempSU" title='TempSU' data-ref="323TempSU">TempSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="1981">1981</th><td>      <b>if</b> (<a class="local col1 ref" href="#331Pred" title='Pred' data-ref="331Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>()) <b>continue</b>;  <i>// ignore chain preds</i></td></tr>
<tr><th id="1982">1982</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="332PredSU" title='PredSU' data-type='llvm::SUnit *' data-ref="332PredSU">PredSU</dfn> = <a class="local col1 ref" href="#331Pred" title='Pred' data-ref="331Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="1983">1983</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="333PredSethiUllman" title='PredSethiUllman' data-type='unsigned int' data-ref="333PredSethiUllman">PredSethiUllman</dfn> = <a class="local col6 ref" href="#316SUNumbers" title='SUNumbers' data-ref="316SUNumbers">SUNumbers</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col2 ref" href="#332PredSU" title='PredSU' data-ref="332PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="1984">1984</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PredSethiUllman &gt; 0 &amp;&amp; &quot;We should have evaluated this pred!&quot;) ? void (0) : __assert_fail (&quot;PredSethiUllman &gt; 0 &amp;&amp; \&quot;We should have evaluated this pred!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 1984, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#333PredSethiUllman" title='PredSethiUllman' data-ref="333PredSethiUllman">PredSethiUllman</a> &gt; <var>0</var> &amp;&amp; <q>"We should have evaluated this pred!"</q>);</td></tr>
<tr><th id="1985">1985</th><td>      <b>if</b> (<a class="local col3 ref" href="#333PredSethiUllman" title='PredSethiUllman' data-ref="333PredSethiUllman">PredSethiUllman</a> &gt; <a class="local col9 ref" href="#329SethiUllmanNumber" title='SethiUllmanNumber' data-ref="329SethiUllmanNumber">SethiUllmanNumber</a>) {</td></tr>
<tr><th id="1986">1986</th><td>        <a class="local col9 ref" href="#329SethiUllmanNumber" title='SethiUllmanNumber' data-ref="329SethiUllmanNumber">SethiUllmanNumber</a> = <a class="local col3 ref" href="#333PredSethiUllman" title='PredSethiUllman' data-ref="333PredSethiUllman">PredSethiUllman</a>;</td></tr>
<tr><th id="1987">1987</th><td>        <a class="local col0 ref" href="#330Extra" title='Extra' data-ref="330Extra">Extra</a> = <var>0</var>;</td></tr>
<tr><th id="1988">1988</th><td>      } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#333PredSethiUllman" title='PredSethiUllman' data-ref="333PredSethiUllman">PredSethiUllman</a> == <a class="local col9 ref" href="#329SethiUllmanNumber" title='SethiUllmanNumber' data-ref="329SethiUllmanNumber">SethiUllmanNumber</a>)</td></tr>
<tr><th id="1989">1989</th><td>        ++<a class="local col0 ref" href="#330Extra" title='Extra' data-ref="330Extra">Extra</a>;</td></tr>
<tr><th id="1990">1990</th><td>    }</td></tr>
<tr><th id="1991">1991</th><td></td></tr>
<tr><th id="1992">1992</th><td>    <a class="local col9 ref" href="#329SethiUllmanNumber" title='SethiUllmanNumber' data-ref="329SethiUllmanNumber">SethiUllmanNumber</a> += <a class="local col0 ref" href="#330Extra" title='Extra' data-ref="330Extra">Extra</a>;</td></tr>
<tr><th id="1993">1993</th><td>    <b>if</b> (<a class="local col9 ref" href="#329SethiUllmanNumber" title='SethiUllmanNumber' data-ref="329SethiUllmanNumber">SethiUllmanNumber</a> == <var>0</var>)</td></tr>
<tr><th id="1994">1994</th><td>      <a class="local col9 ref" href="#329SethiUllmanNumber" title='SethiUllmanNumber' data-ref="329SethiUllmanNumber">SethiUllmanNumber</a> = <var>1</var>;</td></tr>
<tr><th id="1995">1995</th><td>    <a class="local col6 ref" href="#316SUNumbers" title='SUNumbers' data-ref="316SUNumbers">SUNumbers</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#323TempSU" title='TempSU' data-ref="323TempSU">TempSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <a class="local col9 ref" href="#329SethiUllmanNumber" title='SethiUllmanNumber' data-ref="329SethiUllmanNumber">SethiUllmanNumber</a>;</td></tr>
<tr><th id="1996">1996</th><td>    <a class="local col1 ref" href="#321WorkList" title='WorkList' data-ref="321WorkList">WorkList</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="1997">1997</th><td>  }</td></tr>
<tr><th id="1998">1998</th><td></td></tr>
<tr><th id="1999">1999</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SUNumbers[SU-&gt;NodeNum] &gt; 0 &amp;&amp; &quot;SethiUllman should never be zero!&quot;) ? void (0) : __assert_fail (&quot;SUNumbers[SU-&gt;NodeNum] &gt; 0 &amp;&amp; \&quot;SethiUllman should never be zero!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 1999, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#316SUNumbers" title='SUNumbers' data-ref="316SUNumbers">SUNumbers</a>[<a class="local col5 ref" href="#315SU" title='SU' data-ref="315SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>] &gt; <var>0</var> &amp;&amp; <q>"SethiUllman should never be zero!"</q>);</td></tr>
<tr><th id="2000">2000</th><td>  <b>return</b> <a class="local col6 ref" href="#316SUNumbers" title='SUNumbers' data-ref="316SUNumbers">SUNumbers</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col5 ref" href="#315SU" title='SU' data-ref="315SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="2001">2001</th><td>}</td></tr>
<tr><th id="2002">2002</th><td></td></tr>
<tr><th id="2003">2003</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase27CalculateSethiUllmanNumbersEv">/// CalculateSethiUllmanNumbers - Calculate Sethi-Ullman numbers of all</i></td></tr>
<tr><th id="2004">2004</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase27CalculateSethiUllmanNumbersEv">/// scheduling units.</i></td></tr>
<tr><th id="2005">2005</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118RegReductionPQBase27CalculateSethiUllmanNumbersEv" title='(anonymous namespace)::RegReductionPQBase::CalculateSethiUllmanNumbers' data-type='void (anonymous namespace)::RegReductionPQBase::CalculateSethiUllmanNumbers()' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase27CalculateSethiUllmanNumbersEv">CalculateSethiUllmanNumbers</dfn>() {</td></tr>
<tr><th id="2006">2006</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers" title='(anonymous namespace)::RegReductionPQBase::SethiUllmanNumbers' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers">SethiUllmanNumbers</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6assignEmRKT_" title='std::vector::assign' data-ref="_ZNSt6vector6assignEmRKT_">assign</a>(<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SUnits" title='(anonymous namespace)::RegReductionPQBase::SUnits' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::SUnits">SUnits</a>-&gt;<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(), <var>0</var>);</td></tr>
<tr><th id="2007">2007</th><td></td></tr>
<tr><th id="2008">2008</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col4 decl" id="334SU" title='SU' data-type='const llvm::SUnit &amp;' data-ref="334SU">SU</dfn> : *<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SUnits" title='(anonymous namespace)::RegReductionPQBase::SUnits' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::SUnits">SUnits</a>)</td></tr>
<tr><th id="2009">2009</th><td>    <a class="tu ref" href="#_ZL25CalcNodeSethiUllmanNumberPKN4llvm5SUnitERSt6vectorIjSaIjEE" title='CalcNodeSethiUllmanNumber' data-use='c' data-ref="_ZL25CalcNodeSethiUllmanNumberPKN4llvm5SUnitERSt6vectorIjSaIjEE">CalcNodeSethiUllmanNumber</a>(&amp;<a class="local col4 ref" href="#334SU" title='SU' data-ref="334SU">SU</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers" title='(anonymous namespace)::RegReductionPQBase::SethiUllmanNumbers' data-use='a' data-ref="(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers">SethiUllmanNumbers</a></span>);</td></tr>
<tr><th id="2010">2010</th><td>}</td></tr>
<tr><th id="2011">2011</th><td></td></tr>
<tr><th id="2012">2012</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118RegReductionPQBase7addNodeEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::addNode' data-type='void (anonymous namespace)::RegReductionPQBase::addNode(const llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase7addNodeEPKN4llvm5SUnitE">addNode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="335SU" title='SU' data-type='const llvm::SUnit *' data-ref="335SU">SU</dfn>) {</td></tr>
<tr><th id="2013">2013</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="336SUSize" title='SUSize' data-type='unsigned int' data-ref="336SUSize">SUSize</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers" title='(anonymous namespace)::RegReductionPQBase::SethiUllmanNumbers' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers">SethiUllmanNumbers</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="2014">2014</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SUnits" title='(anonymous namespace)::RegReductionPQBase::SUnits' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::SUnits">SUnits</a>-&gt;<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() &gt; <a class="local col6 ref" href="#336SUSize" title='SUSize' data-ref="336SUSize">SUSize</a>)</td></tr>
<tr><th id="2015">2015</th><td>    <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers" title='(anonymous namespace)::RegReductionPQBase::SethiUllmanNumbers' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers">SethiUllmanNumbers</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector6resizeEmRKT_" title='std::vector::resize' data-ref="_ZNSt6vector6resizeEmRKT_">resize</a>(<a class="local col6 ref" href="#336SUSize" title='SUSize' data-ref="336SUSize">SUSize</a>*<var>2</var>, <var>0</var>);</td></tr>
<tr><th id="2016">2016</th><td>  <a class="tu ref" href="#_ZL25CalcNodeSethiUllmanNumberPKN4llvm5SUnitERSt6vectorIjSaIjEE" title='CalcNodeSethiUllmanNumber' data-use='c' data-ref="_ZL25CalcNodeSethiUllmanNumberPKN4llvm5SUnitERSt6vectorIjSaIjEE">CalcNodeSethiUllmanNumber</a>(<a class="local col5 ref" href="#335SU" title='SU' data-ref="335SU">SU</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers" title='(anonymous namespace)::RegReductionPQBase::SethiUllmanNumbers' data-use='a' data-ref="(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers">SethiUllmanNumbers</a></span>);</td></tr>
<tr><th id="2017">2017</th><td>}</td></tr>
<tr><th id="2018">2018</th><td></td></tr>
<tr><th id="2019">2019</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118RegReductionPQBase10updateNodeEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::updateNode' data-type='void (anonymous namespace)::RegReductionPQBase::updateNode(const llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase10updateNodeEPKN4llvm5SUnitE">updateNode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="337SU" title='SU' data-type='const llvm::SUnit *' data-ref="337SU">SU</dfn>) {</td></tr>
<tr><th id="2020">2020</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers" title='(anonymous namespace)::RegReductionPQBase::SethiUllmanNumbers' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers">SethiUllmanNumbers</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#337SU" title='SU' data-ref="337SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a> = <var>0</var>;</td></tr>
<tr><th id="2021">2021</th><td>  <a class="tu ref" href="#_ZL25CalcNodeSethiUllmanNumberPKN4llvm5SUnitERSt6vectorIjSaIjEE" title='CalcNodeSethiUllmanNumber' data-use='c' data-ref="_ZL25CalcNodeSethiUllmanNumberPKN4llvm5SUnitERSt6vectorIjSaIjEE">CalcNodeSethiUllmanNumber</a>(<a class="local col7 ref" href="#337SU" title='SU' data-ref="337SU">SU</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers" title='(anonymous namespace)::RegReductionPQBase::SethiUllmanNumbers' data-use='a' data-ref="(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers">SethiUllmanNumbers</a></span>);</td></tr>
<tr><th id="2022">2022</th><td>}</td></tr>
<tr><th id="2023">2023</th><td></td></tr>
<tr><th id="2024">2024</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodePriorityEPKN4llvm5SUnitE">// Lower priority means schedule further down. For bottom-up scheduling, lower</i></td></tr>
<tr><th id="2025">2025</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodePriorityEPKN4llvm5SUnitE">// priority SUs are scheduled before higher priority SUs.</i></td></tr>
<tr><th id="2026">2026</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodePriorityEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::getNodePriority' data-type='unsigned int (anonymous namespace)::RegReductionPQBase::getNodePriority(const llvm::SUnit * SU) const' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodePriorityEPKN4llvm5SUnitE">getNodePriority</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="338SU" title='SU' data-type='const llvm::SUnit *' data-ref="338SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="2027">2027</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SU-&gt;NodeNum &lt; SethiUllmanNumbers.size()) ? void (0) : __assert_fail (&quot;SU-&gt;NodeNum &lt; SethiUllmanNumbers.size()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 2027, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#338SU" title='SU' data-ref="338SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> &lt; <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers" title='(anonymous namespace)::RegReductionPQBase::SethiUllmanNumbers' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers">SethiUllmanNumbers</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>());</td></tr>
<tr><th id="2028">2028</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="339Opc" title='Opc' data-type='unsigned int' data-ref="339Opc">Opc</dfn> = <a class="local col8 ref" href="#338SU" title='SU' data-ref="338SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>() ? <a class="local col8 ref" href="#338SU" title='SU' data-ref="338SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() : <var>0</var>;</td></tr>
<tr><th id="2029">2029</th><td>  <b>if</b> (<a class="local col9 ref" href="#339Opc" title='Opc' data-ref="339Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TokenFactor" title='llvm::ISD::NodeType::TokenFactor' data-ref="llvm::ISD::NodeType::TokenFactor">TokenFactor</a> || <a class="local col9 ref" href="#339Opc" title='Opc' data-ref="339Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a>)</td></tr>
<tr><th id="2030">2030</th><td>    <i>// CopyToReg should be close to its uses to facilitate coalescing and</i></td></tr>
<tr><th id="2031">2031</th><td><i>    // avoid spilling.</i></td></tr>
<tr><th id="2032">2032</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2033">2033</th><td>  <b>if</b> (<a class="local col9 ref" href="#339Opc" title='Opc' data-ref="339Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a> ||</td></tr>
<tr><th id="2034">2034</th><td>      <a class="local col9 ref" href="#339Opc" title='Opc' data-ref="339Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a> ||</td></tr>
<tr><th id="2035">2035</th><td>      <a class="local col9 ref" href="#339Opc" title='Opc' data-ref="339Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>)</td></tr>
<tr><th id="2036">2036</th><td>    <i>// EXTRACT_SUBREG, INSERT_SUBREG, and SUBREG_TO_REG nodes should be</i></td></tr>
<tr><th id="2037">2037</th><td><i>    // close to their uses to facilitate coalescing.</i></td></tr>
<tr><th id="2038">2038</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2039">2039</th><td>  <b>if</b> (<a class="local col8 ref" href="#338SU" title='SU' data-ref="338SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccs" title='llvm::SUnit::NumSuccs' data-ref="llvm::SUnit::NumSuccs">NumSuccs</a> == <var>0</var> &amp;&amp; <a class="local col8 ref" href="#338SU" title='SU' data-ref="338SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPreds" title='llvm::SUnit::NumPreds' data-ref="llvm::SUnit::NumPreds">NumPreds</a> != <var>0</var>)</td></tr>
<tr><th id="2040">2040</th><td>    <i>// If SU does not have a register use, i.e. it doesn't produce a value</i></td></tr>
<tr><th id="2041">2041</th><td><i>    // that would be consumed (e.g. store), then it terminates a chain of</i></td></tr>
<tr><th id="2042">2042</th><td><i>    // computation.  Give it a large SethiUllman number so it will be</i></td></tr>
<tr><th id="2043">2043</th><td><i>    // scheduled right before its predecessors that it doesn't lengthen</i></td></tr>
<tr><th id="2044">2044</th><td><i>    // their live ranges.</i></td></tr>
<tr><th id="2045">2045</th><td>    <b>return</b> <var>0xffff</var>;</td></tr>
<tr><th id="2046">2046</th><td>  <b>if</b> (<a class="local col8 ref" href="#338SU" title='SU' data-ref="338SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPreds" title='llvm::SUnit::NumPreds' data-ref="llvm::SUnit::NumPreds">NumPreds</a> == <var>0</var> &amp;&amp; <a class="local col8 ref" href="#338SU" title='SU' data-ref="338SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccs" title='llvm::SUnit::NumSuccs' data-ref="llvm::SUnit::NumSuccs">NumSuccs</a> != <var>0</var>)</td></tr>
<tr><th id="2047">2047</th><td>    <i>// If SU does not have a register def, schedule it close to its uses</i></td></tr>
<tr><th id="2048">2048</th><td><i>    // because it does not lengthen any live ranges.</i></td></tr>
<tr><th id="2049">2049</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2050">2050</th><td><u>#<span data-ppcond="2050">if</span> 1</u></td></tr>
<tr><th id="2051">2051</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers" title='(anonymous namespace)::RegReductionPQBase::SethiUllmanNumbers' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::SethiUllmanNumbers">SethiUllmanNumbers</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col8 ref" href="#338SU" title='SU' data-ref="338SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a>]</a>;</td></tr>
<tr><th id="2052">2052</th><td><u>#<span data-ppcond="2050">else</span></u></td></tr>
<tr><th id="2053">2053</th><td>  <em>unsigned</em> Priority = SethiUllmanNumbers[SU-&gt;NodeNum];</td></tr>
<tr><th id="2054">2054</th><td>  <b>if</b> (SU-&gt;isCallOp) {</td></tr>
<tr><th id="2055">2055</th><td>    <i>// FIXME: This assumes all of the defs are used as call operands.</i></td></tr>
<tr><th id="2056">2056</th><td>    <em>int</em> NP = (<em>int</em>)Priority - SU-&gt;getNode()-&gt;getNumValues();</td></tr>
<tr><th id="2057">2057</th><td>    <b>return</b> (NP &gt; <var>0</var>) ? NP : <var>0</var>;</td></tr>
<tr><th id="2058">2058</th><td>  }</td></tr>
<tr><th id="2059">2059</th><td>  <b>return</b> Priority;</td></tr>
<tr><th id="2060">2060</th><td><u>#<span data-ppcond="2050">endif</span></u></td></tr>
<tr><th id="2061">2061</th><td>}</td></tr>
<tr><th id="2062">2062</th><td></td></tr>
<tr><th id="2063">2063</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2064">2064</th><td><i>//                     Register Pressure Tracking</i></td></tr>
<tr><th id="2065">2065</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2066">2066</th><td></td></tr>
<tr><th id="2067">2067</th><td><u>#<span data-ppcond="2067">if</span> !defined(<span class="macro" data-ref="_M/NDEBUG">NDEBUG</span>) || defined(<span class="macro" data-ref="_M/LLVM_ENABLE_DUMP">LLVM_ENABLE_DUMP</span>)</u></td></tr>
<tr><th id="2068">2068</th><td><a class="macro" href="../../../include/llvm/Support/Compiler.h.html#473" title="__attribute__((noinline)) __attribute__((__used__))" data-ref="_M/LLVM_DUMP_METHOD">LLVM_DUMP_METHOD</a> <em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118RegReductionPQBase15dumpRegPressureEv" title='(anonymous namespace)::RegReductionPQBase::dumpRegPressure' data-type='void (anonymous namespace)::RegReductionPQBase::dumpRegPressure() const' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15dumpRegPressureEv">dumpRegPressure</dfn>() <em>const</em> {</td></tr>
<tr><th id="2069">2069</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="340RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="340RC">RC</dfn> : <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TRI" title='(anonymous namespace)::RegReductionPQBase::TRI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo10regclassesEv" title='llvm::TargetRegisterInfo::regclasses' data-ref="_ZNK4llvm18TargetRegisterInfo10regclassesEv">regclasses</a>()) {</td></tr>
<tr><th id="2070">2070</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="341Id" title='Id' data-type='unsigned int' data-ref="341Id">Id</dfn> = <a class="local col0 ref" href="#340RC" title='RC' data-ref="340RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="2071">2071</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="342RP" title='RP' data-type='unsigned int' data-ref="342RP">RP</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col1 ref" href="#341Id" title='Id' data-ref="341Id">Id</a>]</a>;</td></tr>
<tr><th id="2072">2072</th><td>    <b>if</b> (!<a class="local col2 ref" href="#342RP" title='RP' data-ref="342RP">RP</a>) <b>continue</b>;</td></tr>
<tr><th id="2073">2073</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; TRI-&gt;getRegClassName(RC) &lt;&lt; &quot;: &quot; &lt;&lt; RP &lt;&lt; &quot; / &quot; &lt;&lt; RegLimit[Id] &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TRI" title='(anonymous namespace)::RegReductionPQBase::TRI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassName' data-ref="_ZNK4llvm18TargetRegisterInfo15getRegClassNameEPKNS_19TargetRegisterClassE">getRegClassName</a>(<a class="local col0 ref" href="#340RC" title='RC' data-ref="340RC">RC</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col2 ref" href="#342RP" title='RP' data-ref="342RP">RP</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" / "</q></td></tr>
<tr><th id="2074">2074</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegLimit" title='(anonymous namespace)::RegReductionPQBase::RegLimit' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegLimit">RegLimit</a>[<a class="local col1 ref" href="#341Id" title='Id' data-ref="341Id">Id</a>] <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2075">2075</th><td>  }</td></tr>
<tr><th id="2076">2076</th><td>}</td></tr>
<tr><th id="2077">2077</th><td><u>#<span data-ppcond="2067">endif</span></u></td></tr>
<tr><th id="2078">2078</th><td></td></tr>
<tr><th id="2079">2079</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118RegReductionPQBase15HighRegPressureEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::HighRegPressure' data-type='bool (anonymous namespace)::RegReductionPQBase::HighRegPressure(const llvm::SUnit * SU) const' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15HighRegPressureEPKN4llvm5SUnitE">HighRegPressure</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="343SU" title='SU' data-type='const llvm::SUnit *' data-ref="343SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="2080">2080</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>)</td></tr>
<tr><th id="2081">2081</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2082">2082</th><td></td></tr>
<tr><th id="2083">2083</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col4 decl" id="344Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="344Pred">Pred</dfn> : <a class="local col3 ref" href="#343SU" title='SU' data-ref="343SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="2084">2084</th><td>    <b>if</b> (<a class="local col4 ref" href="#344Pred" title='Pred' data-ref="344Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>())</td></tr>
<tr><th id="2085">2085</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2086">2086</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="345PredSU" title='PredSU' data-type='llvm::SUnit *' data-ref="345PredSU">PredSU</dfn> = <a class="local col4 ref" href="#344Pred" title='Pred' data-ref="344Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="2087">2087</th><td>    <i>// NumRegDefsLeft is zero when enough uses of this node have been scheduled</i></td></tr>
<tr><th id="2088">2088</th><td><i>    // to cover the number of registers defined (they are all live).</i></td></tr>
<tr><th id="2089">2089</th><td>    <b>if</b> (<a class="local col5 ref" href="#345PredSU" title='PredSU' data-ref="345PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a> == <var>0</var>) {</td></tr>
<tr><th id="2090">2090</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2091">2091</th><td>    }</td></tr>
<tr><th id="2092">2092</th><td>    <b>for</b> (<a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter" title='llvm::ScheduleDAGSDNodes::RegDefIter' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter">RegDefIter</a> <dfn class="local col6 decl" id="346RegDefPos" title='RegDefPos' data-type='ScheduleDAGSDNodes::RegDefIter' data-ref="346RegDefPos">RegDefPos</dfn><a class="ref" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes10RegDefIterC1EPKNS_5SUnitEPKS0_" title='llvm::ScheduleDAGSDNodes::RegDefIter::RegDefIter' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIterC1EPKNS_5SUnitEPKS0_">(</a><a class="local col5 ref" href="#345PredSU" title='PredSU' data-ref="345PredSU">PredSU</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a>);</td></tr>
<tr><th id="2093">2093</th><td>         <a class="local col6 ref" href="#346RegDefPos" title='RegDefPos' data-ref="346RegDefPos">RegDefPos</a>.<a class="ref" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7IsValidEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::IsValid' data-ref="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7IsValidEv">IsValid</a>(); <a class="local col6 ref" href="#346RegDefPos" title='RegDefPos' data-ref="346RegDefPos">RegDefPos</a>.<a class="ref" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes10RegDefIter7AdvanceEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::Advance' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIter7AdvanceEv">Advance</a>()) {</td></tr>
<tr><th id="2094">2094</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="347RCId" title='RCId' data-type='unsigned int' data-ref="347RCId">RCId</dfn>, <dfn class="local col8 decl" id="348Cost" title='Cost' data-type='unsigned int' data-ref="348Cost">Cost</dfn>;</td></tr>
<tr><th id="2095">2095</th><td>      <a class="tu ref" href="#_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE" title='GetCostForDef' data-use='c' data-ref="_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE">GetCostForDef</a>(<a class="local col6 ref" href="#346RegDefPos" title='RegDefPos' data-ref="346RegDefPos">RegDefPos</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TII" title='(anonymous namespace)::RegReductionPQBase::TII' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TRI" title='(anonymous namespace)::RegReductionPQBase::TRI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TRI">TRI</a>, <span class='refarg'><a class="local col7 ref" href="#347RCId" title='RCId' data-ref="347RCId">RCId</a></span>, <span class='refarg'><a class="local col8 ref" href="#348Cost" title='Cost' data-ref="348Cost">Cost</a></span>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::MF" title='(anonymous namespace)::RegReductionPQBase::MF' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::MF">MF</a>);</td></tr>
<tr><th id="2096">2096</th><td></td></tr>
<tr><th id="2097">2097</th><td>      <b>if</b> ((<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col7 ref" href="#347RCId" title='RCId' data-ref="347RCId">RCId</a>]</a> + <a class="local col8 ref" href="#348Cost" title='Cost' data-ref="348Cost">Cost</a>) &gt;= <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegLimit" title='(anonymous namespace)::RegReductionPQBase::RegLimit' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegLimit">RegLimit</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col7 ref" href="#347RCId" title='RCId' data-ref="347RCId">RCId</a>]</a>)</td></tr>
<tr><th id="2098">2098</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2099">2099</th><td>    }</td></tr>
<tr><th id="2100">2100</th><td>  }</td></tr>
<tr><th id="2101">2101</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2102">2102</th><td>}</td></tr>
<tr><th id="2103">2103</th><td></td></tr>
<tr><th id="2104">2104</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118RegReductionPQBase20MayReduceRegPressureEPN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::MayReduceRegPressure' data-type='bool (anonymous namespace)::RegReductionPQBase::MayReduceRegPressure(llvm::SUnit * SU) const' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase20MayReduceRegPressureEPN4llvm5SUnitE">MayReduceRegPressure</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="349SU" title='SU' data-type='llvm::SUnit *' data-ref="349SU">SU</dfn>) <em>const</em> {</td></tr>
<tr><th id="2105">2105</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="350N" title='N' data-type='const llvm::SDNode *' data-ref="350N">N</dfn> = <a class="local col9 ref" href="#349SU" title='SU' data-ref="349SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="2106">2106</th><td></td></tr>
<tr><th id="2107">2107</th><td>  <b>if</b> (!<a class="local col0 ref" href="#350N" title='N' data-ref="350N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() || !<a class="local col9 ref" href="#349SU" title='SU' data-ref="349SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccs" title='llvm::SUnit::NumSuccs' data-ref="llvm::SUnit::NumSuccs">NumSuccs</a>)</td></tr>
<tr><th id="2108">2108</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2109">2109</th><td></td></tr>
<tr><th id="2110">2110</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="351NumDefs" title='NumDefs' data-type='unsigned int' data-ref="351NumDefs">NumDefs</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TII" title='(anonymous namespace)::RegReductionPQBase::TII' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#350N" title='N' data-ref="350N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="2111">2111</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="352i" title='i' data-type='unsigned int' data-ref="352i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#352i" title='i' data-ref="352i">i</a> != <a class="local col1 ref" href="#351NumDefs" title='NumDefs' data-ref="351NumDefs">NumDefs</a>; ++<a class="local col2 ref" href="#352i" title='i' data-ref="352i">i</a>) {</td></tr>
<tr><th id="2112">2112</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="353VT" title='VT' data-type='llvm::MVT' data-ref="353VT">VT</dfn> = <a class="local col0 ref" href="#350N" title='N' data-ref="350N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col2 ref" href="#352i" title='i' data-ref="352i">i</a>);</td></tr>
<tr><th id="2113">2113</th><td>    <b>if</b> (!<a class="local col0 ref" href="#350N" title='N' data-ref="350N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16hasAnyUseOfValueEj" title='llvm::SDNode::hasAnyUseOfValue' data-ref="_ZNK4llvm6SDNode16hasAnyUseOfValueEj">hasAnyUseOfValue</a>(<a class="local col2 ref" href="#352i" title='i' data-ref="352i">i</a>))</td></tr>
<tr><th id="2114">2114</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2115">2115</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="354RCId" title='RCId' data-type='unsigned int' data-ref="354RCId">RCId</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE" title='llvm::TargetLoweringBase::getRepRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE">getRepRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#353VT" title='VT' data-ref="353VT">VT</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="2116">2116</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col4 ref" href="#354RCId" title='RCId' data-ref="354RCId">RCId</a>]</a> &gt;= <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegLimit" title='(anonymous namespace)::RegReductionPQBase::RegLimit' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegLimit">RegLimit</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col4 ref" href="#354RCId" title='RCId' data-ref="354RCId">RCId</a>]</a>)</td></tr>
<tr><th id="2117">2117</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2118">2118</th><td>  }</td></tr>
<tr><th id="2119">2119</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2120">2120</th><td>}</td></tr>
<tr><th id="2121">2121</th><td></td></tr>
<tr><th id="2122">2122</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj">// Compute the register pressure contribution by this instruction by count up</i></td></tr>
<tr><th id="2123">2123</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj">// for uses that are not live and down for defs. Only count register classes</i></td></tr>
<tr><th id="2124">2124</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj">// that are already under high pressure. As a side effect, compute the number of</i></td></tr>
<tr><th id="2125">2125</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj">// uses of registers that are already live.</i></td></tr>
<tr><th id="2126">2126</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj">//</i></td></tr>
<tr><th id="2127">2127</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj">// FIXME: This encompasses the logic in HighRegPressure and MayReduceRegPressure</i></td></tr>
<tr><th id="2128">2128</th><td><i  data-doc="_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj">// so could probably be factored.</i></td></tr>
<tr><th id="2129">2129</th><td><em>int</em> <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj" title='(anonymous namespace)::RegReductionPQBase::RegPressureDiff' data-type='int (anonymous namespace)::RegReductionPQBase::RegPressureDiff(llvm::SUnit * SU, unsigned int &amp; LiveUses) const' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj">RegPressureDiff</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="355SU" title='SU' data-type='llvm::SUnit *' data-ref="355SU">SU</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="356LiveUses" title='LiveUses' data-type='unsigned int &amp;' data-ref="356LiveUses">LiveUses</dfn>) <em>const</em> {</td></tr>
<tr><th id="2130">2130</th><td>  <a class="local col6 ref" href="#356LiveUses" title='LiveUses' data-ref="356LiveUses">LiveUses</a> = <var>0</var>;</td></tr>
<tr><th id="2131">2131</th><td>  <em>int</em> <dfn class="local col7 decl" id="357PDiff" title='PDiff' data-type='int' data-ref="357PDiff">PDiff</dfn> = <var>0</var>;</td></tr>
<tr><th id="2132">2132</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col8 decl" id="358Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="358Pred">Pred</dfn> : <a class="local col5 ref" href="#355SU" title='SU' data-ref="355SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="2133">2133</th><td>    <b>if</b> (<a class="local col8 ref" href="#358Pred" title='Pred' data-ref="358Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>())</td></tr>
<tr><th id="2134">2134</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2135">2135</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="359PredSU" title='PredSU' data-type='llvm::SUnit *' data-ref="359PredSU">PredSU</dfn> = <a class="local col8 ref" href="#358Pred" title='Pred' data-ref="358Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="2136">2136</th><td>    <i>// NumRegDefsLeft is zero when enough uses of this node have been scheduled</i></td></tr>
<tr><th id="2137">2137</th><td><i>    // to cover the number of registers defined (they are all live).</i></td></tr>
<tr><th id="2138">2138</th><td>    <b>if</b> (<a class="local col9 ref" href="#359PredSU" title='PredSU' data-ref="359PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a> == <var>0</var>) {</td></tr>
<tr><th id="2139">2139</th><td>      <b>if</b> (<a class="local col9 ref" href="#359PredSU" title='PredSU' data-ref="359PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="2140">2140</th><td>        ++<a class="local col6 ref" href="#356LiveUses" title='LiveUses' data-ref="356LiveUses">LiveUses</a>;</td></tr>
<tr><th id="2141">2141</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2142">2142</th><td>    }</td></tr>
<tr><th id="2143">2143</th><td>    <b>for</b> (<a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter" title='llvm::ScheduleDAGSDNodes::RegDefIter' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter">RegDefIter</a> <dfn class="local col0 decl" id="360RegDefPos" title='RegDefPos' data-type='ScheduleDAGSDNodes::RegDefIter' data-ref="360RegDefPos">RegDefPos</dfn><a class="ref" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes10RegDefIterC1EPKNS_5SUnitEPKS0_" title='llvm::ScheduleDAGSDNodes::RegDefIter::RegDefIter' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIterC1EPKNS_5SUnitEPKS0_">(</a><a class="local col9 ref" href="#359PredSU" title='PredSU' data-ref="359PredSU">PredSU</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a>);</td></tr>
<tr><th id="2144">2144</th><td>         <a class="local col0 ref" href="#360RegDefPos" title='RegDefPos' data-ref="360RegDefPos">RegDefPos</a>.<a class="ref" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7IsValidEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::IsValid' data-ref="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7IsValidEv">IsValid</a>(); <a class="local col0 ref" href="#360RegDefPos" title='RegDefPos' data-ref="360RegDefPos">RegDefPos</a>.<a class="ref" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes10RegDefIter7AdvanceEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::Advance' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIter7AdvanceEv">Advance</a>()) {</td></tr>
<tr><th id="2145">2145</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="361VT" title='VT' data-type='llvm::MVT' data-ref="361VT">VT</dfn> = <a class="local col0 ref" href="#360RegDefPos" title='RegDefPos' data-ref="360RegDefPos">RegDefPos</a>.<a class="ref" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter8GetValueEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::GetValue' data-ref="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter8GetValueEv">GetValue</a>();</td></tr>
<tr><th id="2146">2146</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="362RCId" title='RCId' data-type='unsigned int' data-ref="362RCId">RCId</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE" title='llvm::TargetLoweringBase::getRepRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE">getRepRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#361VT" title='VT' data-ref="361VT">VT</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="2147">2147</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col2 ref" href="#362RCId" title='RCId' data-ref="362RCId">RCId</a>]</a> &gt;= <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegLimit" title='(anonymous namespace)::RegReductionPQBase::RegLimit' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegLimit">RegLimit</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col2 ref" href="#362RCId" title='RCId' data-ref="362RCId">RCId</a>]</a>)</td></tr>
<tr><th id="2148">2148</th><td>        ++<a class="local col7 ref" href="#357PDiff" title='PDiff' data-ref="357PDiff">PDiff</a>;</td></tr>
<tr><th id="2149">2149</th><td>    }</td></tr>
<tr><th id="2150">2150</th><td>  }</td></tr>
<tr><th id="2151">2151</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="363N" title='N' data-type='const llvm::SDNode *' data-ref="363N">N</dfn> = <a class="local col5 ref" href="#355SU" title='SU' data-ref="355SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="2152">2152</th><td></td></tr>
<tr><th id="2153">2153</th><td>  <b>if</b> (!<a class="local col3 ref" href="#363N" title='N' data-ref="363N">N</a> || !<a class="local col3 ref" href="#363N" title='N' data-ref="363N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() || !<a class="local col5 ref" href="#355SU" title='SU' data-ref="355SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccs" title='llvm::SUnit::NumSuccs' data-ref="llvm::SUnit::NumSuccs">NumSuccs</a>)</td></tr>
<tr><th id="2154">2154</th><td>    <b>return</b> <a class="local col7 ref" href="#357PDiff" title='PDiff' data-ref="357PDiff">PDiff</a>;</td></tr>
<tr><th id="2155">2155</th><td></td></tr>
<tr><th id="2156">2156</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="364NumDefs" title='NumDefs' data-type='unsigned int' data-ref="364NumDefs">NumDefs</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TII" title='(anonymous namespace)::RegReductionPQBase::TII' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#363N" title='N' data-ref="363N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="2157">2157</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="365i" title='i' data-type='unsigned int' data-ref="365i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#365i" title='i' data-ref="365i">i</a> != <a class="local col4 ref" href="#364NumDefs" title='NumDefs' data-ref="364NumDefs">NumDefs</a>; ++<a class="local col5 ref" href="#365i" title='i' data-ref="365i">i</a>) {</td></tr>
<tr><th id="2158">2158</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="366VT" title='VT' data-type='llvm::MVT' data-ref="366VT">VT</dfn> = <a class="local col3 ref" href="#363N" title='N' data-ref="363N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col5 ref" href="#365i" title='i' data-ref="365i">i</a>);</td></tr>
<tr><th id="2159">2159</th><td>    <b>if</b> (!<a class="local col3 ref" href="#363N" title='N' data-ref="363N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16hasAnyUseOfValueEj" title='llvm::SDNode::hasAnyUseOfValue' data-ref="_ZNK4llvm6SDNode16hasAnyUseOfValueEj">hasAnyUseOfValue</a>(<a class="local col5 ref" href="#365i" title='i' data-ref="365i">i</a>))</td></tr>
<tr><th id="2160">2160</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2161">2161</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="367RCId" title='RCId' data-type='unsigned int' data-ref="367RCId">RCId</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE" title='llvm::TargetLoweringBase::getRepRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE">getRepRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#366VT" title='VT' data-ref="366VT">VT</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="2162">2162</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col7 ref" href="#367RCId" title='RCId' data-ref="367RCId">RCId</a>]</a> &gt;= <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegLimit" title='(anonymous namespace)::RegReductionPQBase::RegLimit' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegLimit">RegLimit</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm">[<a class="local col7 ref" href="#367RCId" title='RCId' data-ref="367RCId">RCId</a>]</a>)</td></tr>
<tr><th id="2163">2163</th><td>      --<a class="local col7 ref" href="#357PDiff" title='PDiff' data-ref="357PDiff">PDiff</a>;</td></tr>
<tr><th id="2164">2164</th><td>  }</td></tr>
<tr><th id="2165">2165</th><td>  <b>return</b> <a class="local col7 ref" href="#357PDiff" title='PDiff' data-ref="357PDiff">PDiff</a>;</td></tr>
<tr><th id="2166">2166</th><td>}</td></tr>
<tr><th id="2167">2167</th><td></td></tr>
<tr><th id="2168">2168</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118RegReductionPQBase13scheduledNodeEPN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::scheduledNode' data-type='void (anonymous namespace)::RegReductionPQBase::scheduledNode(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase13scheduledNodeEPN4llvm5SUnitE">scheduledNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="368SU" title='SU' data-type='llvm::SUnit *' data-ref="368SU">SU</dfn>) {</td></tr>
<tr><th id="2169">2169</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TracksRegPressure" title='(anonymous namespace)::RegReductionPQBase::TracksRegPressure' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TracksRegPressure">TracksRegPressure</a>)</td></tr>
<tr><th id="2170">2170</th><td>    <b>return</b>;</td></tr>
<tr><th id="2171">2171</th><td></td></tr>
<tr><th id="2172">2172</th><td>  <b>if</b> (!<a class="local col8 ref" href="#368SU" title='SU' data-ref="368SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>())</td></tr>
<tr><th id="2173">2173</th><td>    <b>return</b>;</td></tr>
<tr><th id="2174">2174</th><td></td></tr>
<tr><th id="2175">2175</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col9 decl" id="369Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="369Pred">Pred</dfn> : <a class="local col8 ref" href="#368SU" title='SU' data-ref="368SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="2176">2176</th><td>    <b>if</b> (<a class="local col9 ref" href="#369Pred" title='Pred' data-ref="369Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>())</td></tr>
<tr><th id="2177">2177</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2178">2178</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="370PredSU" title='PredSU' data-type='llvm::SUnit *' data-ref="370PredSU">PredSU</dfn> = <a class="local col9 ref" href="#369Pred" title='Pred' data-ref="369Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="2179">2179</th><td>    <i>// NumRegDefsLeft is zero when enough uses of this node have been scheduled</i></td></tr>
<tr><th id="2180">2180</th><td><i>    // to cover the number of registers defined (they are all live).</i></td></tr>
<tr><th id="2181">2181</th><td>    <b>if</b> (<a class="local col0 ref" href="#370PredSU" title='PredSU' data-ref="370PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a> == <var>0</var>) {</td></tr>
<tr><th id="2182">2182</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2183">2183</th><td>    }</td></tr>
<tr><th id="2184">2184</th><td>    <i>// FIXME: The ScheduleDAG currently loses information about which of a</i></td></tr>
<tr><th id="2185">2185</th><td><i>    // node's values is consumed by each dependence. Consequently, if the node</i></td></tr>
<tr><th id="2186">2186</th><td><i>    // defines multiple register classes, we don't know which to pressurize</i></td></tr>
<tr><th id="2187">2187</th><td><i>    // here. Instead the following loop consumes the register defs in an</i></td></tr>
<tr><th id="2188">2188</th><td><i>    // arbitrary order. At least it handles the common case of clustered loads</i></td></tr>
<tr><th id="2189">2189</th><td><i>    // to the same class. For precise liveness, each SDep needs to indicate the</i></td></tr>
<tr><th id="2190">2190</th><td><i>    // result number. But that tightly couples the ScheduleDAG with the</i></td></tr>
<tr><th id="2191">2191</th><td><i>    // SelectionDAG making updates tricky. A simpler hack would be to attach a</i></td></tr>
<tr><th id="2192">2192</th><td><i>    // value type or register class to SDep.</i></td></tr>
<tr><th id="2193">2193</th><td><i>    //</i></td></tr>
<tr><th id="2194">2194</th><td><i>    // The most important aspect of register tracking is balancing the increase</i></td></tr>
<tr><th id="2195">2195</th><td><i>    // here with the reduction further below. Note that this SU may use multiple</i></td></tr>
<tr><th id="2196">2196</th><td><i>    // defs in PredSU. The can't be determined here, but we've already</i></td></tr>
<tr><th id="2197">2197</th><td><i>    // compensated by reducing NumRegDefsLeft in PredSU during</i></td></tr>
<tr><th id="2198">2198</th><td><i>    // ScheduleDAGSDNodes::AddSchedEdges.</i></td></tr>
<tr><th id="2199">2199</th><td>    --<a class="local col0 ref" href="#370PredSU" title='PredSU' data-ref="370PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a>;</td></tr>
<tr><th id="2200">2200</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="371SkipRegDefs" title='SkipRegDefs' data-type='unsigned int' data-ref="371SkipRegDefs">SkipRegDefs</dfn> = <a class="local col0 ref" href="#370PredSU" title='PredSU' data-ref="370PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a>;</td></tr>
<tr><th id="2201">2201</th><td>    <b>for</b> (<a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter" title='llvm::ScheduleDAGSDNodes::RegDefIter' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter">RegDefIter</a> <dfn class="local col2 decl" id="372RegDefPos" title='RegDefPos' data-type='ScheduleDAGSDNodes::RegDefIter' data-ref="372RegDefPos">RegDefPos</dfn><a class="ref" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes10RegDefIterC1EPKNS_5SUnitEPKS0_" title='llvm::ScheduleDAGSDNodes::RegDefIter::RegDefIter' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIterC1EPKNS_5SUnitEPKS0_">(</a><a class="local col0 ref" href="#370PredSU" title='PredSU' data-ref="370PredSU">PredSU</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a>);</td></tr>
<tr><th id="2202">2202</th><td>         <a class="local col2 ref" href="#372RegDefPos" title='RegDefPos' data-ref="372RegDefPos">RegDefPos</a>.<a class="ref" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7IsValidEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::IsValid' data-ref="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7IsValidEv">IsValid</a>(); <a class="local col2 ref" href="#372RegDefPos" title='RegDefPos' data-ref="372RegDefPos">RegDefPos</a>.<a class="ref" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes10RegDefIter7AdvanceEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::Advance' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIter7AdvanceEv">Advance</a>(), --<a class="local col1 ref" href="#371SkipRegDefs" title='SkipRegDefs' data-ref="371SkipRegDefs">SkipRegDefs</a>) {</td></tr>
<tr><th id="2203">2203</th><td>      <b>if</b> (<a class="local col1 ref" href="#371SkipRegDefs" title='SkipRegDefs' data-ref="371SkipRegDefs">SkipRegDefs</a>)</td></tr>
<tr><th id="2204">2204</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2205">2205</th><td></td></tr>
<tr><th id="2206">2206</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="373RCId" title='RCId' data-type='unsigned int' data-ref="373RCId">RCId</dfn>, <dfn class="local col4 decl" id="374Cost" title='Cost' data-type='unsigned int' data-ref="374Cost">Cost</dfn>;</td></tr>
<tr><th id="2207">2207</th><td>      <a class="tu ref" href="#_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE" title='GetCostForDef' data-use='c' data-ref="_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE">GetCostForDef</a>(<a class="local col2 ref" href="#372RegDefPos" title='RegDefPos' data-ref="372RegDefPos">RegDefPos</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TII" title='(anonymous namespace)::RegReductionPQBase::TII' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TRI" title='(anonymous namespace)::RegReductionPQBase::TRI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TRI">TRI</a>, <span class='refarg'><a class="local col3 ref" href="#373RCId" title='RCId' data-ref="373RCId">RCId</a></span>, <span class='refarg'><a class="local col4 ref" href="#374Cost" title='Cost' data-ref="374Cost">Cost</a></span>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::MF" title='(anonymous namespace)::RegReductionPQBase::MF' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::MF">MF</a>);</td></tr>
<tr><th id="2208">2208</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#373RCId" title='RCId' data-ref="373RCId">RCId</a>]</a> += <a class="local col4 ref" href="#374Cost" title='Cost' data-ref="374Cost">Cost</a>;</td></tr>
<tr><th id="2209">2209</th><td>      <b>break</b>;</td></tr>
<tr><th id="2210">2210</th><td>    }</td></tr>
<tr><th id="2211">2211</th><td>  }</td></tr>
<tr><th id="2212">2212</th><td></td></tr>
<tr><th id="2213">2213</th><td>  <i>// We should have this assert, but there may be dead SDNodes that never</i></td></tr>
<tr><th id="2214">2214</th><td><i>  // materialize as SUnits, so they don't appear to generate liveness.</i></td></tr>
<tr><th id="2215">2215</th><td><i>  //assert(SU-&gt;NumRegDefsLeft == 0 &amp;&amp; "not all regdefs have scheduled uses");</i></td></tr>
<tr><th id="2216">2216</th><td>  <em>int</em> <dfn class="local col5 decl" id="375SkipRegDefs" title='SkipRegDefs' data-type='int' data-ref="375SkipRegDefs">SkipRegDefs</dfn> = (<em>int</em>)<a class="local col8 ref" href="#368SU" title='SU' data-ref="368SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumRegDefsLeft" title='llvm::SUnit::NumRegDefsLeft' data-ref="llvm::SUnit::NumRegDefsLeft">NumRegDefsLeft</a>;</td></tr>
<tr><th id="2217">2217</th><td>  <b>for</b> (<a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a>::<a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::RegDefIter" title='llvm::ScheduleDAGSDNodes::RegDefIter' data-ref="llvm::ScheduleDAGSDNodes::RegDefIter">RegDefIter</a> <dfn class="local col6 decl" id="376RegDefPos" title='RegDefPos' data-type='ScheduleDAGSDNodes::RegDefIter' data-ref="376RegDefPos">RegDefPos</dfn><a class="ref" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes10RegDefIterC1EPKNS_5SUnitEPKS0_" title='llvm::ScheduleDAGSDNodes::RegDefIter::RegDefIter' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIterC1EPKNS_5SUnitEPKS0_">(</a><a class="local col8 ref" href="#368SU" title='SU' data-ref="368SU">SU</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a>);</td></tr>
<tr><th id="2218">2218</th><td>       <a class="local col6 ref" href="#376RegDefPos" title='RegDefPos' data-ref="376RegDefPos">RegDefPos</a>.<a class="ref" href="ScheduleDAGSDNodes.h.html#_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7IsValidEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::IsValid' data-ref="_ZNK4llvm18ScheduleDAGSDNodes10RegDefIter7IsValidEv">IsValid</a>(); <a class="local col6 ref" href="#376RegDefPos" title='RegDefPos' data-ref="376RegDefPos">RegDefPos</a>.<a class="ref" href="ScheduleDAGSDNodes.h.html#_ZN4llvm18ScheduleDAGSDNodes10RegDefIter7AdvanceEv" title='llvm::ScheduleDAGSDNodes::RegDefIter::Advance' data-ref="_ZN4llvm18ScheduleDAGSDNodes10RegDefIter7AdvanceEv">Advance</a>(), --<a class="local col5 ref" href="#375SkipRegDefs" title='SkipRegDefs' data-ref="375SkipRegDefs">SkipRegDefs</a>) {</td></tr>
<tr><th id="2219">2219</th><td>    <b>if</b> (<a class="local col5 ref" href="#375SkipRegDefs" title='SkipRegDefs' data-ref="375SkipRegDefs">SkipRegDefs</a> &gt; <var>0</var>)</td></tr>
<tr><th id="2220">2220</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2221">2221</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="377RCId" title='RCId' data-type='unsigned int' data-ref="377RCId">RCId</dfn>, <dfn class="local col8 decl" id="378Cost" title='Cost' data-type='unsigned int' data-ref="378Cost">Cost</dfn>;</td></tr>
<tr><th id="2222">2222</th><td>    <a class="tu ref" href="#_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE" title='GetCostForDef' data-use='c' data-ref="_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE">GetCostForDef</a>(<a class="local col6 ref" href="#376RegDefPos" title='RegDefPos' data-ref="376RegDefPos">RegDefPos</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TII" title='(anonymous namespace)::RegReductionPQBase::TII' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TRI" title='(anonymous namespace)::RegReductionPQBase::TRI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TRI">TRI</a>, <span class='refarg'><a class="local col7 ref" href="#377RCId" title='RCId' data-ref="377RCId">RCId</a></span>, <span class='refarg'><a class="local col8 ref" href="#378Cost" title='Cost' data-ref="378Cost">Cost</a></span>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::MF" title='(anonymous namespace)::RegReductionPQBase::MF' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::MF">MF</a>);</td></tr>
<tr><th id="2223">2223</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#377RCId" title='RCId' data-ref="377RCId">RCId</a>]</a> &lt; <a class="local col8 ref" href="#378Cost" title='Cost' data-ref="378Cost">Cost</a>) {</td></tr>
<tr><th id="2224">2224</th><td>      <i>// Register pressure tracking is imprecise. This can happen. But we try</i></td></tr>
<tr><th id="2225">2225</th><td><i>      // hard not to let it happen because it likely results in poor scheduling.</i></td></tr>
<tr><th id="2226">2226</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;  SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;) has too many regdefs\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#368SU" title='SU' data-ref="368SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="2227">2227</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") has too many regdefs\n"</q>);</td></tr>
<tr><th id="2228">2228</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#377RCId" title='RCId' data-ref="377RCId">RCId</a>]</a> = <var>0</var>;</td></tr>
<tr><th id="2229">2229</th><td>    }</td></tr>
<tr><th id="2230">2230</th><td>    <b>else</b> {</td></tr>
<tr><th id="2231">2231</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#377RCId" title='RCId' data-ref="377RCId">RCId</a>]</a> -= <a class="local col8 ref" href="#378Cost" title='Cost' data-ref="378Cost">Cost</a>;</td></tr>
<tr><th id="2232">2232</th><td>    }</td></tr>
<tr><th id="2233">2233</th><td>  }</td></tr>
<tr><th id="2234">2234</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dumpRegPressure(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase15dumpRegPressureEv" title='(anonymous namespace)::RegReductionPQBase::dumpRegPressure' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15dumpRegPressureEv">dumpRegPressure</a>());</td></tr>
<tr><th id="2235">2235</th><td>}</td></tr>
<tr><th id="2236">2236</th><td></td></tr>
<tr><th id="2237">2237</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118RegReductionPQBase15unscheduledNodeEPN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::unscheduledNode' data-type='void (anonymous namespace)::RegReductionPQBase::unscheduledNode(llvm::SUnit * SU)' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase15unscheduledNodeEPN4llvm5SUnitE">unscheduledNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="379SU" title='SU' data-type='llvm::SUnit *' data-ref="379SU">SU</dfn>) {</td></tr>
<tr><th id="2238">2238</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TracksRegPressure" title='(anonymous namespace)::RegReductionPQBase::TracksRegPressure' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TracksRegPressure">TracksRegPressure</a>)</td></tr>
<tr><th id="2239">2239</th><td>    <b>return</b>;</td></tr>
<tr><th id="2240">2240</th><td></td></tr>
<tr><th id="2241">2241</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="380N" title='N' data-type='const llvm::SDNode *' data-ref="380N">N</dfn> = <a class="local col9 ref" href="#379SU" title='SU' data-ref="379SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="2242">2242</th><td>  <b>if</b> (!<a class="local col0 ref" href="#380N" title='N' data-ref="380N">N</a>) <b>return</b>;</td></tr>
<tr><th id="2243">2243</th><td></td></tr>
<tr><th id="2244">2244</th><td>  <b>if</b> (!<a class="local col0 ref" href="#380N" title='N' data-ref="380N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="2245">2245</th><td>    <b>if</b> (<a class="local col0 ref" href="#380N" title='N' data-ref="380N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a>)</td></tr>
<tr><th id="2246">2246</th><td>      <b>return</b>;</td></tr>
<tr><th id="2247">2247</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2248">2248</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="381Opc" title='Opc' data-type='unsigned int' data-ref="381Opc">Opc</dfn> = <a class="local col0 ref" href="#380N" title='N' data-ref="380N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="2249">2249</th><td>    <b>if</b> (<a class="local col1 ref" href="#381Opc" title='Opc' data-ref="381Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a> ||</td></tr>
<tr><th id="2250">2250</th><td>        <a class="local col1 ref" href="#381Opc" title='Opc' data-ref="381Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a> ||</td></tr>
<tr><th id="2251">2251</th><td>        <a class="local col1 ref" href="#381Opc" title='Opc' data-ref="381Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a> ||</td></tr>
<tr><th id="2252">2252</th><td>        <a class="local col1 ref" href="#381Opc" title='Opc' data-ref="381Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a> ||</td></tr>
<tr><th id="2253">2253</th><td>        <a class="local col1 ref" href="#381Opc" title='Opc' data-ref="381Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>)</td></tr>
<tr><th id="2254">2254</th><td>      <b>return</b>;</td></tr>
<tr><th id="2255">2255</th><td>  }</td></tr>
<tr><th id="2256">2256</th><td></td></tr>
<tr><th id="2257">2257</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col2 decl" id="382Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="382Pred">Pred</dfn> : <a class="local col9 ref" href="#379SU" title='SU' data-ref="379SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="2258">2258</th><td>    <b>if</b> (<a class="local col2 ref" href="#382Pred" title='Pred' data-ref="382Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>())</td></tr>
<tr><th id="2259">2259</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2260">2260</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="383PredSU" title='PredSU' data-type='llvm::SUnit *' data-ref="383PredSU">PredSU</dfn> = <a class="local col2 ref" href="#382Pred" title='Pred' data-ref="382Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="2261">2261</th><td>    <i>// NumSuccsLeft counts all deps. Don't compare it with NumSuccs which only</i></td></tr>
<tr><th id="2262">2262</th><td><i>    // counts data deps.</i></td></tr>
<tr><th id="2263">2263</th><td>    <b>if</b> (<a class="local col3 ref" href="#383PredSU" title='PredSU' data-ref="383PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccsLeft" title='llvm::SUnit::NumSuccsLeft' data-ref="llvm::SUnit::NumSuccsLeft">NumSuccsLeft</a> != <a class="local col3 ref" href="#383PredSU" title='PredSU' data-ref="383PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>())</td></tr>
<tr><th id="2264">2264</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2265">2265</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="384PN" title='PN' data-type='const llvm::SDNode *' data-ref="384PN">PN</dfn> = <a class="local col3 ref" href="#383PredSU" title='PredSU' data-ref="383PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="2266">2266</th><td>    <b>if</b> (!<a class="local col4 ref" href="#384PN" title='PN' data-ref="384PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="2267">2267</th><td>      <b>if</b> (<a class="local col4 ref" href="#384PN" title='PN' data-ref="384PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>) {</td></tr>
<tr><th id="2268">2268</th><td>        <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="385VT" title='VT' data-type='llvm::MVT' data-ref="385VT">VT</dfn> = <a class="local col4 ref" href="#384PN" title='PN' data-ref="384PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2269">2269</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="386RCId" title='RCId' data-type='unsigned int' data-ref="386RCId">RCId</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE" title='llvm::TargetLoweringBase::getRepRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE">getRepRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#385VT" title='VT' data-ref="385VT">VT</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="2270">2270</th><td>        <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col6 ref" href="#386RCId" title='RCId' data-ref="386RCId">RCId</a>]</a> += <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase21getRepRegClassCostForENS_3MVTE" title='llvm::TargetLoweringBase::getRepRegClassCostFor' data-ref="_ZNK4llvm18TargetLoweringBase21getRepRegClassCostForENS_3MVTE">getRepRegClassCostFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#385VT" title='VT' data-ref="385VT">VT</a>);</td></tr>
<tr><th id="2271">2271</th><td>      }</td></tr>
<tr><th id="2272">2272</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2273">2273</th><td>    }</td></tr>
<tr><th id="2274">2274</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="387POpc" title='POpc' data-type='unsigned int' data-ref="387POpc">POpc</dfn> = <a class="local col4 ref" href="#384PN" title='PN' data-ref="384PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="2275">2275</th><td>    <b>if</b> (<a class="local col7 ref" href="#387POpc" title='POpc' data-ref="387POpc">POpc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF">IMPLICIT_DEF</a>)</td></tr>
<tr><th id="2276">2276</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2277">2277</th><td>    <b>if</b> (<a class="local col7 ref" href="#387POpc" title='POpc' data-ref="387POpc">POpc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a> ||</td></tr>
<tr><th id="2278">2278</th><td>        <a class="local col7 ref" href="#387POpc" title='POpc' data-ref="387POpc">POpc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a> ||</td></tr>
<tr><th id="2279">2279</th><td>        <a class="local col7 ref" href="#387POpc" title='POpc' data-ref="387POpc">POpc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a>) {</td></tr>
<tr><th id="2280">2280</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="388VT" title='VT' data-type='llvm::MVT' data-ref="388VT">VT</dfn> = <a class="local col4 ref" href="#384PN" title='PN' data-ref="384PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<var>0</var>);</td></tr>
<tr><th id="2281">2281</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="389RCId" title='RCId' data-type='unsigned int' data-ref="389RCId">RCId</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE" title='llvm::TargetLoweringBase::getRepRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE">getRepRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#388VT" title='VT' data-ref="388VT">VT</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="2282">2282</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col9 ref" href="#389RCId" title='RCId' data-ref="389RCId">RCId</a>]</a> += <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase21getRepRegClassCostForENS_3MVTE" title='llvm::TargetLoweringBase::getRepRegClassCostFor' data-ref="_ZNK4llvm18TargetLoweringBase21getRepRegClassCostForENS_3MVTE">getRepRegClassCostFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#388VT" title='VT' data-ref="388VT">VT</a>);</td></tr>
<tr><th id="2283">2283</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2284">2284</th><td>    }</td></tr>
<tr><th id="2285">2285</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="390NumDefs" title='NumDefs' data-type='unsigned int' data-ref="390NumDefs">NumDefs</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TII" title='(anonymous namespace)::RegReductionPQBase::TII' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#384PN" title='PN' data-ref="384PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="2286">2286</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="391i" title='i' data-type='unsigned int' data-ref="391i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#391i" title='i' data-ref="391i">i</a> != <a class="local col0 ref" href="#390NumDefs" title='NumDefs' data-ref="390NumDefs">NumDefs</a>; ++<a class="local col1 ref" href="#391i" title='i' data-ref="391i">i</a>) {</td></tr>
<tr><th id="2287">2287</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="392VT" title='VT' data-type='llvm::MVT' data-ref="392VT">VT</dfn> = <a class="local col4 ref" href="#384PN" title='PN' data-ref="384PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col1 ref" href="#391i" title='i' data-ref="391i">i</a>);</td></tr>
<tr><th id="2288">2288</th><td>      <b>if</b> (!<a class="local col4 ref" href="#384PN" title='PN' data-ref="384PN">PN</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16hasAnyUseOfValueEj" title='llvm::SDNode::hasAnyUseOfValue' data-ref="_ZNK4llvm6SDNode16hasAnyUseOfValueEj">hasAnyUseOfValue</a>(<a class="local col1 ref" href="#391i" title='i' data-ref="391i">i</a>))</td></tr>
<tr><th id="2289">2289</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2290">2290</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="393RCId" title='RCId' data-type='unsigned int' data-ref="393RCId">RCId</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE" title='llvm::TargetLoweringBase::getRepRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE">getRepRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#392VT" title='VT' data-ref="392VT">VT</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="2291">2291</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#393RCId" title='RCId' data-ref="393RCId">RCId</a>]</a> &lt; <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase21getRepRegClassCostForENS_3MVTE" title='llvm::TargetLoweringBase::getRepRegClassCostFor' data-ref="_ZNK4llvm18TargetLoweringBase21getRepRegClassCostForENS_3MVTE">getRepRegClassCostFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#392VT" title='VT' data-ref="392VT">VT</a>))</td></tr>
<tr><th id="2292">2292</th><td>        <i>// Register pressure tracking is imprecise. This can happen.</i></td></tr>
<tr><th id="2293">2293</th><td>        <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#393RCId" title='RCId' data-ref="393RCId">RCId</a>]</a> = <var>0</var>;</td></tr>
<tr><th id="2294">2294</th><td>      <b>else</b></td></tr>
<tr><th id="2295">2295</th><td>        <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#393RCId" title='RCId' data-ref="393RCId">RCId</a>]</a> -= <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase21getRepRegClassCostForENS_3MVTE" title='llvm::TargetLoweringBase::getRepRegClassCostFor' data-ref="_ZNK4llvm18TargetLoweringBase21getRepRegClassCostForENS_3MVTE">getRepRegClassCostFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#392VT" title='VT' data-ref="392VT">VT</a>);</td></tr>
<tr><th id="2296">2296</th><td>    }</td></tr>
<tr><th id="2297">2297</th><td>  }</td></tr>
<tr><th id="2298">2298</th><td></td></tr>
<tr><th id="2299">2299</th><td>  <i>// Check for isMachineOpcode() as PrescheduleNodesWithMultipleUses()</i></td></tr>
<tr><th id="2300">2300</th><td><i>  // may transfer data dependencies to CopyToReg.</i></td></tr>
<tr><th id="2301">2301</th><td>  <b>if</b> (<a class="local col9 ref" href="#379SU" title='SU' data-ref="379SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccs" title='llvm::SUnit::NumSuccs' data-ref="llvm::SUnit::NumSuccs">NumSuccs</a> &amp;&amp; <a class="local col0 ref" href="#380N" title='N' data-ref="380N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>()) {</td></tr>
<tr><th id="2302">2302</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="394NumDefs" title='NumDefs' data-type='unsigned int' data-ref="394NumDefs">NumDefs</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TII" title='(anonymous namespace)::RegReductionPQBase::TII' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#380N" title='N' data-ref="380N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="2303">2303</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="395i" title='i' data-type='unsigned int' data-ref="395i">i</dfn> = <a class="local col4 ref" href="#394NumDefs" title='NumDefs' data-ref="394NumDefs">NumDefs</a>, <dfn class="local col6 decl" id="396e" title='e' data-type='unsigned int' data-ref="396e">e</dfn> = <a class="local col0 ref" href="#380N" title='N' data-ref="380N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>(); <a class="local col5 ref" href="#395i" title='i' data-ref="395i">i</a> != <a class="local col6 ref" href="#396e" title='e' data-ref="396e">e</a>; ++<a class="local col5 ref" href="#395i" title='i' data-ref="395i">i</a>) {</td></tr>
<tr><th id="2304">2304</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="397VT" title='VT' data-type='llvm::MVT' data-ref="397VT">VT</dfn> = <a class="local col0 ref" href="#380N" title='N' data-ref="380N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col5 ref" href="#395i" title='i' data-ref="395i">i</a>);</td></tr>
<tr><th id="2305">2305</th><td>      <b>if</b> (<a class="local col7 ref" href="#397VT" title='VT' data-ref="397VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a> || <a class="local col7 ref" href="#397VT" title='VT' data-ref="397VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>)</td></tr>
<tr><th id="2306">2306</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2307">2307</th><td>      <b>if</b> (!<a class="local col0 ref" href="#380N" title='N' data-ref="380N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16hasAnyUseOfValueEj" title='llvm::SDNode::hasAnyUseOfValue' data-ref="_ZNK4llvm6SDNode16hasAnyUseOfValueEj">hasAnyUseOfValue</a>(<a class="local col5 ref" href="#395i" title='i' data-ref="395i">i</a>))</td></tr>
<tr><th id="2308">2308</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2309">2309</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="398RCId" title='RCId' data-type='unsigned int' data-ref="398RCId">RCId</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE" title='llvm::TargetLoweringBase::getRepRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase17getRepRegClassForENS_3MVTE">getRepRegClassFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#397VT" title='VT' data-ref="397VT">VT</a>)-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>();</td></tr>
<tr><th id="2310">2310</th><td>      <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::RegPressure" title='(anonymous namespace)::RegReductionPQBase::RegPressure' data-use='m' data-ref="(anonymousnamespace)::RegReductionPQBase::RegPressure">RegPressure</a><a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#398RCId" title='RCId' data-ref="398RCId">RCId</a>]</a> += <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TLI" title='(anonymous namespace)::RegReductionPQBase::TLI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TLI">TLI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase21getRepRegClassCostForENS_3MVTE" title='llvm::TargetLoweringBase::getRepRegClassCostFor' data-ref="_ZNK4llvm18TargetLoweringBase21getRepRegClassCostForENS_3MVTE">getRepRegClassCostFor</a>(<a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#397VT" title='VT' data-ref="397VT">VT</a>);</td></tr>
<tr><th id="2311">2311</th><td>    }</td></tr>
<tr><th id="2312">2312</th><td>  }</td></tr>
<tr><th id="2313">2313</th><td></td></tr>
<tr><th id="2314">2314</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dumpRegPressure(); } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase15dumpRegPressureEv" title='(anonymous namespace)::RegReductionPQBase::dumpRegPressure' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15dumpRegPressureEv">dumpRegPressure</a>());</td></tr>
<tr><th id="2315">2315</th><td>}</td></tr>
<tr><th id="2316">2316</th><td></td></tr>
<tr><th id="2317">2317</th><td><i  data-doc="_ZL11closestSuccPKN4llvm5SUnitE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2318">2318</th><td><i  data-doc="_ZL11closestSuccPKN4llvm5SUnitE">//           Dynamic Node Priority for Register Pressure Reduction</i></td></tr>
<tr><th id="2319">2319</th><td><i  data-doc="_ZL11closestSuccPKN4llvm5SUnitE">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2320">2320</th><td><i  data-doc="_ZL11closestSuccPKN4llvm5SUnitE"></i></td></tr>
<tr><th id="2321">2321</th><td><i  data-doc="_ZL11closestSuccPKN4llvm5SUnitE">/// closestSucc - Returns the scheduled cycle of the successor which is</i></td></tr>
<tr><th id="2322">2322</th><td><i  data-doc="_ZL11closestSuccPKN4llvm5SUnitE">/// closest to the current cycle.</i></td></tr>
<tr><th id="2323">2323</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL11closestSuccPKN4llvm5SUnitE" title='closestSucc' data-type='unsigned int closestSucc(const llvm::SUnit * SU)' data-ref="_ZL11closestSuccPKN4llvm5SUnitE">closestSucc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="399SU" title='SU' data-type='const llvm::SUnit *' data-ref="399SU">SU</dfn>) {</td></tr>
<tr><th id="2324">2324</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="400MaxHeight" title='MaxHeight' data-type='unsigned int' data-ref="400MaxHeight">MaxHeight</dfn> = <var>0</var>;</td></tr>
<tr><th id="2325">2325</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col1 decl" id="401Succ" title='Succ' data-type='const llvm::SDep &amp;' data-ref="401Succ">Succ</dfn> : <a class="local col9 ref" href="#399SU" title='SU' data-ref="399SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="2326">2326</th><td>    <b>if</b> (<a class="local col1 ref" href="#401Succ" title='Succ' data-ref="401Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>()) <b>continue</b>;  <i>// ignore chain succs</i></td></tr>
<tr><th id="2327">2327</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="402Height" title='Height' data-type='unsigned int' data-ref="402Height">Height</dfn> = <a class="local col1 ref" href="#401Succ" title='Succ' data-ref="401Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="2328">2328</th><td>    <i>// If there are bunch of CopyToRegs stacked up, they should be considered</i></td></tr>
<tr><th id="2329">2329</th><td><i>    // to be at the same position.</i></td></tr>
<tr><th id="2330">2330</th><td>    <b>if</b> (<a class="local col1 ref" href="#401Succ" title='Succ' data-ref="401Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>() &amp;&amp;</td></tr>
<tr><th id="2331">2331</th><td>        <a class="local col1 ref" href="#401Succ" title='Succ' data-ref="401Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a>)</td></tr>
<tr><th id="2332">2332</th><td>      <a class="local col2 ref" href="#402Height" title='Height' data-ref="402Height">Height</a> = <a class="tu ref" href="#_ZL11closestSuccPKN4llvm5SUnitE" title='closestSucc' data-use='c' data-ref="_ZL11closestSuccPKN4llvm5SUnitE">closestSucc</a>(<a class="local col1 ref" href="#401Succ" title='Succ' data-ref="401Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>())+<var>1</var>;</td></tr>
<tr><th id="2333">2333</th><td>    <b>if</b> (<a class="local col2 ref" href="#402Height" title='Height' data-ref="402Height">Height</a> &gt; <a class="local col0 ref" href="#400MaxHeight" title='MaxHeight' data-ref="400MaxHeight">MaxHeight</a>)</td></tr>
<tr><th id="2334">2334</th><td>      <a class="local col0 ref" href="#400MaxHeight" title='MaxHeight' data-ref="400MaxHeight">MaxHeight</a> = <a class="local col2 ref" href="#402Height" title='Height' data-ref="402Height">Height</a>;</td></tr>
<tr><th id="2335">2335</th><td>  }</td></tr>
<tr><th id="2336">2336</th><td>  <b>return</b> <a class="local col0 ref" href="#400MaxHeight" title='MaxHeight' data-ref="400MaxHeight">MaxHeight</a>;</td></tr>
<tr><th id="2337">2337</th><td>}</td></tr>
<tr><th id="2338">2338</th><td></td></tr>
<tr><th id="2339">2339</th><td><i class="doc" data-doc="_ZL16calcMaxScratchesPKN4llvm5SUnitE">/// calcMaxScratches - Returns an cost estimate of the worse case requirement</i></td></tr>
<tr><th id="2340">2340</th><td><i class="doc" data-doc="_ZL16calcMaxScratchesPKN4llvm5SUnitE">/// for scratch registers, i.e. number of data dependencies.</i></td></tr>
<tr><th id="2341">2341</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def" id="_ZL16calcMaxScratchesPKN4llvm5SUnitE" title='calcMaxScratches' data-type='unsigned int calcMaxScratches(const llvm::SUnit * SU)' data-ref="_ZL16calcMaxScratchesPKN4llvm5SUnitE">calcMaxScratches</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="403SU" title='SU' data-type='const llvm::SUnit *' data-ref="403SU">SU</dfn>) {</td></tr>
<tr><th id="2342">2342</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="404Scratches" title='Scratches' data-type='unsigned int' data-ref="404Scratches">Scratches</dfn> = <var>0</var>;</td></tr>
<tr><th id="2343">2343</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col5 decl" id="405Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="405Pred">Pred</dfn> : <a class="local col3 ref" href="#403SU" title='SU' data-ref="403SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="2344">2344</th><td>    <b>if</b> (<a class="local col5 ref" href="#405Pred" title='Pred' data-ref="405Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>()) <b>continue</b>;  <i>// ignore chain preds</i></td></tr>
<tr><th id="2345">2345</th><td>    <a class="local col4 ref" href="#404Scratches" title='Scratches' data-ref="404Scratches">Scratches</a>++;</td></tr>
<tr><th id="2346">2346</th><td>  }</td></tr>
<tr><th id="2347">2347</th><td>  <b>return</b> <a class="local col4 ref" href="#404Scratches" title='Scratches' data-ref="404Scratches">Scratches</a>;</td></tr>
<tr><th id="2348">2348</th><td>}</td></tr>
<tr><th id="2349">2349</th><td></td></tr>
<tr><th id="2350">2350</th><td><i class="doc" data-doc="_ZL18hasOnlyLiveInOpersPKN4llvm5SUnitE">/// hasOnlyLiveInOpers - Return true if SU has only value predecessors that are</i></td></tr>
<tr><th id="2351">2351</th><td><i class="doc" data-doc="_ZL18hasOnlyLiveInOpersPKN4llvm5SUnitE">/// CopyFromReg from a virtual register.</i></td></tr>
<tr><th id="2352">2352</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18hasOnlyLiveInOpersPKN4llvm5SUnitE" title='hasOnlyLiveInOpers' data-type='bool hasOnlyLiveInOpers(const llvm::SUnit * SU)' data-ref="_ZL18hasOnlyLiveInOpersPKN4llvm5SUnitE">hasOnlyLiveInOpers</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="406SU" title='SU' data-type='const llvm::SUnit *' data-ref="406SU">SU</dfn>) {</td></tr>
<tr><th id="2353">2353</th><td>  <em>bool</em> <dfn class="local col7 decl" id="407RetVal" title='RetVal' data-type='bool' data-ref="407RetVal">RetVal</dfn> = <b>false</b>;</td></tr>
<tr><th id="2354">2354</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col8 decl" id="408Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="408Pred">Pred</dfn> : <a class="local col6 ref" href="#406SU" title='SU' data-ref="406SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="2355">2355</th><td>    <b>if</b> (<a class="local col8 ref" href="#408Pred" title='Pred' data-ref="408Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>()) <b>continue</b>;</td></tr>
<tr><th id="2356">2356</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="409PredSU" title='PredSU' data-type='const llvm::SUnit *' data-ref="409PredSU">PredSU</dfn> = <a class="local col8 ref" href="#408Pred" title='Pred' data-ref="408Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="2357">2357</th><td>    <b>if</b> (<a class="local col9 ref" href="#409PredSU" title='PredSU' data-ref="409PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>() &amp;&amp;</td></tr>
<tr><th id="2358">2358</th><td>        <a class="local col9 ref" href="#409PredSU" title='PredSU' data-ref="409PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>) {</td></tr>
<tr><th id="2359">2359</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="410Reg" title='Reg' data-type='unsigned int' data-ref="410Reg">Reg</dfn> =</td></tr>
<tr><th id="2360">2360</th><td>        <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col9 ref" href="#409PredSU" title='PredSU' data-ref="409PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="2361">2361</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#410Reg" title='Reg' data-ref="410Reg">Reg</a>)) {</td></tr>
<tr><th id="2362">2362</th><td>        <a class="local col7 ref" href="#407RetVal" title='RetVal' data-ref="407RetVal">RetVal</a> = <b>true</b>;</td></tr>
<tr><th id="2363">2363</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2364">2364</th><td>      }</td></tr>
<tr><th id="2365">2365</th><td>    }</td></tr>
<tr><th id="2366">2366</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2367">2367</th><td>  }</td></tr>
<tr><th id="2368">2368</th><td>  <b>return</b> <a class="local col7 ref" href="#407RetVal" title='RetVal' data-ref="407RetVal">RetVal</a>;</td></tr>
<tr><th id="2369">2369</th><td>}</td></tr>
<tr><th id="2370">2370</th><td></td></tr>
<tr><th id="2371">2371</th><td><i class="doc" data-doc="_ZL18hasOnlyLiveOutUsesPKN4llvm5SUnitE">/// hasOnlyLiveOutUses - Return true if SU has only value successors that are</i></td></tr>
<tr><th id="2372">2372</th><td><i class="doc" data-doc="_ZL18hasOnlyLiveOutUsesPKN4llvm5SUnitE">/// CopyToReg to a virtual register. This SU def is probably a liveout and</i></td></tr>
<tr><th id="2373">2373</th><td><i class="doc" data-doc="_ZL18hasOnlyLiveOutUsesPKN4llvm5SUnitE">/// it has no other use. It should be scheduled closer to the terminator.</i></td></tr>
<tr><th id="2374">2374</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18hasOnlyLiveOutUsesPKN4llvm5SUnitE" title='hasOnlyLiveOutUses' data-type='bool hasOnlyLiveOutUses(const llvm::SUnit * SU)' data-ref="_ZL18hasOnlyLiveOutUsesPKN4llvm5SUnitE">hasOnlyLiveOutUses</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="411SU" title='SU' data-type='const llvm::SUnit *' data-ref="411SU">SU</dfn>) {</td></tr>
<tr><th id="2375">2375</th><td>  <em>bool</em> <dfn class="local col2 decl" id="412RetVal" title='RetVal' data-type='bool' data-ref="412RetVal">RetVal</dfn> = <b>false</b>;</td></tr>
<tr><th id="2376">2376</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col3 decl" id="413Succ" title='Succ' data-type='const llvm::SDep &amp;' data-ref="413Succ">Succ</dfn> : <a class="local col1 ref" href="#411SU" title='SU' data-ref="411SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="2377">2377</th><td>    <b>if</b> (<a class="local col3 ref" href="#413Succ" title='Succ' data-ref="413Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>()) <b>continue</b>;</td></tr>
<tr><th id="2378">2378</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="414SuccSU" title='SuccSU' data-type='const llvm::SUnit *' data-ref="414SuccSU">SuccSU</dfn> = <a class="local col3 ref" href="#413Succ" title='Succ' data-ref="413Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="2379">2379</th><td>    <b>if</b> (<a class="local col4 ref" href="#414SuccSU" title='SuccSU' data-ref="414SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>() &amp;&amp; <a class="local col4 ref" href="#414SuccSU" title='SuccSU' data-ref="414SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a>) {</td></tr>
<tr><th id="2380">2380</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="415Reg" title='Reg' data-type='unsigned int' data-ref="415Reg">Reg</dfn> =</td></tr>
<tr><th id="2381">2381</th><td>        <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col4 ref" href="#414SuccSU" title='SuccSU' data-ref="414SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>();</td></tr>
<tr><th id="2382">2382</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#415Reg" title='Reg' data-ref="415Reg">Reg</a>)) {</td></tr>
<tr><th id="2383">2383</th><td>        <a class="local col2 ref" href="#412RetVal" title='RetVal' data-ref="412RetVal">RetVal</a> = <b>true</b>;</td></tr>
<tr><th id="2384">2384</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2385">2385</th><td>      }</td></tr>
<tr><th id="2386">2386</th><td>    }</td></tr>
<tr><th id="2387">2387</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2388">2388</th><td>  }</td></tr>
<tr><th id="2389">2389</th><td>  <b>return</b> <a class="local col2 ref" href="#412RetVal" title='RetVal' data-ref="412RetVal">RetVal</a>;</td></tr>
<tr><th id="2390">2390</th><td>}</td></tr>
<tr><th id="2391">2391</th><td></td></tr>
<tr><th id="2392">2392</th><td><i  data-doc="_ZL13initVRegCyclePN4llvm5SUnitE">// Set isVRegCycle for a node with only live in opers and live out uses. Also</i></td></tr>
<tr><th id="2393">2393</th><td><i  data-doc="_ZL13initVRegCyclePN4llvm5SUnitE">// set isVRegCycle for its CopyFromReg operands.</i></td></tr>
<tr><th id="2394">2394</th><td><i  data-doc="_ZL13initVRegCyclePN4llvm5SUnitE">//</i></td></tr>
<tr><th id="2395">2395</th><td><i  data-doc="_ZL13initVRegCyclePN4llvm5SUnitE">// This is only relevant for single-block loops, in which case the VRegCycle</i></td></tr>
<tr><th id="2396">2396</th><td><i  data-doc="_ZL13initVRegCyclePN4llvm5SUnitE">// node is likely an induction variable in which the operand and target virtual</i></td></tr>
<tr><th id="2397">2397</th><td><i  data-doc="_ZL13initVRegCyclePN4llvm5SUnitE">// registers should be coalesced (e.g. pre/post increment values). Setting the</i></td></tr>
<tr><th id="2398">2398</th><td><i  data-doc="_ZL13initVRegCyclePN4llvm5SUnitE">// isVRegCycle flag helps the scheduler prioritize other uses of the same</i></td></tr>
<tr><th id="2399">2399</th><td><i  data-doc="_ZL13initVRegCyclePN4llvm5SUnitE">// CopyFromReg so that this node becomes the virtual register "kill". This</i></td></tr>
<tr><th id="2400">2400</th><td><i  data-doc="_ZL13initVRegCyclePN4llvm5SUnitE">// avoids interference between the values live in and out of the block and</i></td></tr>
<tr><th id="2401">2401</th><td><i  data-doc="_ZL13initVRegCyclePN4llvm5SUnitE">// eliminates a copy inside the loop.</i></td></tr>
<tr><th id="2402">2402</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL13initVRegCyclePN4llvm5SUnitE" title='initVRegCycle' data-type='void initVRegCycle(llvm::SUnit * SU)' data-ref="_ZL13initVRegCyclePN4llvm5SUnitE">initVRegCycle</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="416SU" title='SU' data-type='llvm::SUnit *' data-ref="416SU">SU</dfn>) {</td></tr>
<tr><th id="2403">2403</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedVRegCycle" title='DisableSchedVRegCycle' data-use='m' data-ref="DisableSchedVRegCycle">DisableSchedVRegCycle</a>)</td></tr>
<tr><th id="2404">2404</th><td>    <b>return</b>;</td></tr>
<tr><th id="2405">2405</th><td></td></tr>
<tr><th id="2406">2406</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL18hasOnlyLiveInOpersPKN4llvm5SUnitE" title='hasOnlyLiveInOpers' data-use='c' data-ref="_ZL18hasOnlyLiveInOpersPKN4llvm5SUnitE">hasOnlyLiveInOpers</a>(<a class="local col6 ref" href="#416SU" title='SU' data-ref="416SU">SU</a>) || !<a class="tu ref" href="#_ZL18hasOnlyLiveOutUsesPKN4llvm5SUnitE" title='hasOnlyLiveOutUses' data-use='c' data-ref="_ZL18hasOnlyLiveOutUsesPKN4llvm5SUnitE">hasOnlyLiveOutUses</a>(<a class="local col6 ref" href="#416SU" title='SU' data-ref="416SU">SU</a>))</td></tr>
<tr><th id="2407">2407</th><td>    <b>return</b>;</td></tr>
<tr><th id="2408">2408</th><td></td></tr>
<tr><th id="2409">2409</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;VRegCycle: SU(&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"VRegCycle: SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#416SU" title='SU' data-ref="416SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>);</td></tr>
<tr><th id="2410">2410</th><td></td></tr>
<tr><th id="2411">2411</th><td>  <a class="local col6 ref" href="#416SU" title='SU' data-ref="416SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isVRegCycle" title='llvm::SUnit::isVRegCycle' data-ref="llvm::SUnit::isVRegCycle">isVRegCycle</a> = <b>true</b>;</td></tr>
<tr><th id="2412">2412</th><td></td></tr>
<tr><th id="2413">2413</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col7 decl" id="417Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="417Pred">Pred</dfn> : <a class="local col6 ref" href="#416SU" title='SU' data-ref="416SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="2414">2414</th><td>    <b>if</b> (<a class="local col7 ref" href="#417Pred" title='Pred' data-ref="417Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>()) <b>continue</b>;</td></tr>
<tr><th id="2415">2415</th><td>    <a class="local col7 ref" href="#417Pred" title='Pred' data-ref="417Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isVRegCycle" title='llvm::SUnit::isVRegCycle' data-ref="llvm::SUnit::isVRegCycle">isVRegCycle</a> = <b>true</b>;</td></tr>
<tr><th id="2416">2416</th><td>  }</td></tr>
<tr><th id="2417">2417</th><td>}</td></tr>
<tr><th id="2418">2418</th><td></td></tr>
<tr><th id="2419">2419</th><td><i  data-doc="_ZL14resetVRegCyclePN4llvm5SUnitE">// After scheduling the definition of a VRegCycle, clear the isVRegCycle flag of</i></td></tr>
<tr><th id="2420">2420</th><td><i  data-doc="_ZL14resetVRegCyclePN4llvm5SUnitE">// CopyFromReg operands. We should no longer penalize other uses of this VReg.</i></td></tr>
<tr><th id="2421">2421</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL14resetVRegCyclePN4llvm5SUnitE" title='resetVRegCycle' data-type='void resetVRegCycle(llvm::SUnit * SU)' data-ref="_ZL14resetVRegCyclePN4llvm5SUnitE">resetVRegCycle</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="418SU" title='SU' data-type='llvm::SUnit *' data-ref="418SU">SU</dfn>) {</td></tr>
<tr><th id="2422">2422</th><td>  <b>if</b> (!<a class="local col8 ref" href="#418SU" title='SU' data-ref="418SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isVRegCycle" title='llvm::SUnit::isVRegCycle' data-ref="llvm::SUnit::isVRegCycle">isVRegCycle</a>)</td></tr>
<tr><th id="2423">2423</th><td>    <b>return</b>;</td></tr>
<tr><th id="2424">2424</th><td></td></tr>
<tr><th id="2425">2425</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col9 decl" id="419Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="419Pred">Pred</dfn> : <a class="local col8 ref" href="#418SU" title='SU' data-ref="418SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="2426">2426</th><td>    <b>if</b> (<a class="local col9 ref" href="#419Pred" title='Pred' data-ref="419Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>()) <b>continue</b>;  <i>// ignore chain preds</i></td></tr>
<tr><th id="2427">2427</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="420PredSU" title='PredSU' data-type='llvm::SUnit *' data-ref="420PredSU">PredSU</dfn> = <a class="local col9 ref" href="#419Pred" title='Pred' data-ref="419Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="2428">2428</th><td>    <b>if</b> (<a class="local col0 ref" href="#420PredSU" title='PredSU' data-ref="420PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isVRegCycle" title='llvm::SUnit::isVRegCycle' data-ref="llvm::SUnit::isVRegCycle">isVRegCycle</a>) {</td></tr>
<tr><th id="2429">2429</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PredSU-&gt;getNode()-&gt;getOpcode() == ISD::CopyFromReg &amp;&amp; &quot;VRegCycle def must be CopyFromReg&quot;) ? void (0) : __assert_fail (&quot;PredSU-&gt;getNode()-&gt;getOpcode() == ISD::CopyFromReg &amp;&amp; \&quot;VRegCycle def must be CopyFromReg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 2430, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#420PredSU" title='PredSU' data-ref="420PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == ISD::<a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a> &amp;&amp;</td></tr>
<tr><th id="2430">2430</th><td>             <q>"VRegCycle def must be CopyFromReg"</q>);</td></tr>
<tr><th id="2431">2431</th><td>      <a class="local col9 ref" href="#419Pred" title='Pred' data-ref="419Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isVRegCycle" title='llvm::SUnit::isVRegCycle' data-ref="llvm::SUnit::isVRegCycle">isVRegCycle</a> = <b>false</b>;</td></tr>
<tr><th id="2432">2432</th><td>    }</td></tr>
<tr><th id="2433">2433</th><td>  }</td></tr>
<tr><th id="2434">2434</th><td>}</td></tr>
<tr><th id="2435">2435</th><td></td></tr>
<tr><th id="2436">2436</th><td><i  data-doc="_ZL15hasVRegCycleUsePKN4llvm5SUnitE">// Return true if this SUnit uses a CopyFromReg node marked as a VRegCycle. This</i></td></tr>
<tr><th id="2437">2437</th><td><i  data-doc="_ZL15hasVRegCycleUsePKN4llvm5SUnitE">// means a node that defines the VRegCycle has not been scheduled yet.</i></td></tr>
<tr><th id="2438">2438</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15hasVRegCycleUsePKN4llvm5SUnitE" title='hasVRegCycleUse' data-type='bool hasVRegCycleUse(const llvm::SUnit * SU)' data-ref="_ZL15hasVRegCycleUsePKN4llvm5SUnitE">hasVRegCycleUse</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="421SU" title='SU' data-type='const llvm::SUnit *' data-ref="421SU">SU</dfn>) {</td></tr>
<tr><th id="2439">2439</th><td>  <i>// If this SU also defines the VReg, don't hoist it as a "use".</i></td></tr>
<tr><th id="2440">2440</th><td>  <b>if</b> (<a class="local col1 ref" href="#421SU" title='SU' data-ref="421SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isVRegCycle" title='llvm::SUnit::isVRegCycle' data-ref="llvm::SUnit::isVRegCycle">isVRegCycle</a>)</td></tr>
<tr><th id="2441">2441</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2442">2442</th><td></td></tr>
<tr><th id="2443">2443</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col2 decl" id="422Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="422Pred">Pred</dfn> : <a class="local col1 ref" href="#421SU" title='SU' data-ref="421SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="2444">2444</th><td>    <b>if</b> (<a class="local col2 ref" href="#422Pred" title='Pred' data-ref="422Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>()) <b>continue</b>;  <i>// ignore chain preds</i></td></tr>
<tr><th id="2445">2445</th><td>    <b>if</b> (<a class="local col2 ref" href="#422Pred" title='Pred' data-ref="422Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isVRegCycle" title='llvm::SUnit::isVRegCycle' data-ref="llvm::SUnit::isVRegCycle">isVRegCycle</a> &amp;&amp;</td></tr>
<tr><th id="2446">2446</th><td>        <a class="local col2 ref" href="#422Pred" title='Pred' data-ref="422Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a>) {</td></tr>
<tr><th id="2447">2447</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;  VReg cycle use: SU (&quot; &lt;&lt; SU-&gt;NodeNum &lt;&lt; &quot;)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  VReg cycle use: SU ("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#421SU" title='SU' data-ref="421SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>);</td></tr>
<tr><th id="2448">2448</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2449">2449</th><td>    }</td></tr>
<tr><th id="2450">2450</th><td>  }</td></tr>
<tr><th id="2451">2451</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2452">2452</th><td>}</td></tr>
<tr><th id="2453">2453</th><td></td></tr>
<tr><th id="2454">2454</th><td><i  data-doc="_ZL10BUHasStallPN4llvm5SUnitEiPN12_GLOBAL__N_118RegReductionPQBaseE">// Check for either a dependence (latency) or resource (hazard) stall.</i></td></tr>
<tr><th id="2455">2455</th><td><i  data-doc="_ZL10BUHasStallPN4llvm5SUnitEiPN12_GLOBAL__N_118RegReductionPQBaseE">//</i></td></tr>
<tr><th id="2456">2456</th><td><i  data-doc="_ZL10BUHasStallPN4llvm5SUnitEiPN12_GLOBAL__N_118RegReductionPQBaseE">// Note: The ScheduleHazardRecognizer interface requires a non-const SU.</i></td></tr>
<tr><th id="2457">2457</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10BUHasStallPN4llvm5SUnitEiPN12_GLOBAL__N_118RegReductionPQBaseE" title='BUHasStall' data-type='bool BUHasStall(llvm::SUnit * SU, int Height, (anonymous namespace)::RegReductionPQBase * SPQ)' data-ref="_ZL10BUHasStallPN4llvm5SUnitEiPN12_GLOBAL__N_118RegReductionPQBaseE">BUHasStall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="423SU" title='SU' data-type='llvm::SUnit *' data-ref="423SU">SU</dfn>, <em>int</em> <dfn class="local col4 decl" id="424Height" title='Height' data-type='int' data-ref="424Height">Height</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a> *<dfn class="local col5 decl" id="425SPQ" title='SPQ' data-type='(anonymous namespace)::RegReductionPQBase *' data-ref="425SPQ">SPQ</dfn>) {</td></tr>
<tr><th id="2458">2458</th><td>  <b>if</b> ((<em>int</em>)<a class="local col5 ref" href="#425SPQ" title='SPQ' data-ref="425SPQ">SPQ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm23SchedulingPriorityQueue11getCurCycleEv" title='llvm::SchedulingPriorityQueue::getCurCycle' data-ref="_ZNK4llvm23SchedulingPriorityQueue11getCurCycleEv">getCurCycle</a>() &lt; <a class="local col4 ref" href="#424Height" title='Height' data-ref="424Height">Height</a>) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2459">2459</th><td>  <b>if</b> (<a class="local col5 ref" href="#425SPQ" title='SPQ' data-ref="425SPQ">SPQ</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_118RegReductionPQBase12getHazardRecEv" title='(anonymous namespace)::RegReductionPQBase::getHazardRec' data-use='c' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase12getHazardRecEv">getHazardRec</a>()-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer13getHazardTypeEPNS_5SUnitEi" title='llvm::ScheduleHazardRecognizer::getHazardType' data-ref="_ZN4llvm24ScheduleHazardRecognizer13getHazardTypeEPNS_5SUnitEi">getHazardType</a>(<a class="local col3 ref" href="#423SU" title='SU' data-ref="423SU">SU</a>, <var>0</var>)</td></tr>
<tr><th id="2460">2460</th><td>      != <a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoHazard">NoHazard</a>)</td></tr>
<tr><th id="2461">2461</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2462">2462</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2463">2463</th><td>}</td></tr>
<tr><th id="2464">2464</th><td></td></tr>
<tr><th id="2465">2465</th><td><i  data-doc="_ZL16BUCompareLatencyPN4llvm5SUnitES1_bPN12_GLOBAL__N_118RegReductionPQBaseE">// Return -1 if left has higher priority, 1 if right has higher priority.</i></td></tr>
<tr><th id="2466">2466</th><td><i  data-doc="_ZL16BUCompareLatencyPN4llvm5SUnitES1_bPN12_GLOBAL__N_118RegReductionPQBaseE">// Return 0 if latency-based priority is equivalent.</i></td></tr>
<tr><th id="2467">2467</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL16BUCompareLatencyPN4llvm5SUnitES1_bPN12_GLOBAL__N_118RegReductionPQBaseE" title='BUCompareLatency' data-type='int BUCompareLatency(llvm::SUnit * left, llvm::SUnit * right, bool checkPref, (anonymous namespace)::RegReductionPQBase * SPQ)' data-ref="_ZL16BUCompareLatencyPN4llvm5SUnitES1_bPN12_GLOBAL__N_118RegReductionPQBaseE">BUCompareLatency</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="426left" title='left' data-type='llvm::SUnit *' data-ref="426left">left</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="427right" title='right' data-type='llvm::SUnit *' data-ref="427right">right</dfn>, <em>bool</em> <dfn class="local col8 decl" id="428checkPref" title='checkPref' data-type='bool' data-ref="428checkPref">checkPref</dfn>,</td></tr>
<tr><th id="2468">2468</th><td>                            <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a> *<dfn class="local col9 decl" id="429SPQ" title='SPQ' data-type='(anonymous namespace)::RegReductionPQBase *' data-ref="429SPQ">SPQ</dfn>) {</td></tr>
<tr><th id="2469">2469</th><td>  <i>// Scheduling an instruction that uses a VReg whose postincrement has not yet</i></td></tr>
<tr><th id="2470">2470</th><td><i>  // been scheduled will induce a copy. Model this as an extra cycle of latency.</i></td></tr>
<tr><th id="2471">2471</th><td>  <em>int</em> <dfn class="local col0 decl" id="430LPenalty" title='LPenalty' data-type='int' data-ref="430LPenalty">LPenalty</dfn> = <a class="tu ref" href="#_ZL15hasVRegCycleUsePKN4llvm5SUnitE" title='hasVRegCycleUse' data-use='c' data-ref="_ZL15hasVRegCycleUsePKN4llvm5SUnitE">hasVRegCycleUse</a>(<a class="local col6 ref" href="#426left" title='left' data-ref="426left">left</a>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="2472">2472</th><td>  <em>int</em> <dfn class="local col1 decl" id="431RPenalty" title='RPenalty' data-type='int' data-ref="431RPenalty">RPenalty</dfn> = <a class="tu ref" href="#_ZL15hasVRegCycleUsePKN4llvm5SUnitE" title='hasVRegCycleUse' data-use='c' data-ref="_ZL15hasVRegCycleUsePKN4llvm5SUnitE">hasVRegCycleUse</a>(<a class="local col7 ref" href="#427right" title='right' data-ref="427right">right</a>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="2473">2473</th><td>  <em>int</em> <dfn class="local col2 decl" id="432LHeight" title='LHeight' data-type='int' data-ref="432LHeight">LHeight</dfn> = (<em>int</em>)<a class="local col6 ref" href="#426left" title='left' data-ref="426left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() + <a class="local col0 ref" href="#430LPenalty" title='LPenalty' data-ref="430LPenalty">LPenalty</a>;</td></tr>
<tr><th id="2474">2474</th><td>  <em>int</em> <dfn class="local col3 decl" id="433RHeight" title='RHeight' data-type='int' data-ref="433RHeight">RHeight</dfn> = (<em>int</em>)<a class="local col7 ref" href="#427right" title='right' data-ref="427right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() + <a class="local col1 ref" href="#431RPenalty" title='RPenalty' data-ref="431RPenalty">RPenalty</a>;</td></tr>
<tr><th id="2475">2475</th><td></td></tr>
<tr><th id="2476">2476</th><td>  <em>bool</em> <dfn class="local col4 decl" id="434LStall" title='LStall' data-type='bool' data-ref="434LStall">LStall</dfn> = (!<a class="local col8 ref" href="#428checkPref" title='checkPref' data-ref="428checkPref">checkPref</a> || <a class="local col6 ref" href="#426left" title='left' data-ref="426left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::SchedulingPref" title='llvm::SUnit::SchedulingPref' data-ref="llvm::SUnit::SchedulingPref">SchedulingPref</a> == <span class="namespace">Sched::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::Sched::Preference::ILP" title='llvm::Sched::Preference::ILP' data-ref="llvm::Sched::Preference::ILP">ILP</a>) &amp;&amp;</td></tr>
<tr><th id="2477">2477</th><td>    <a class="tu ref" href="#_ZL10BUHasStallPN4llvm5SUnitEiPN12_GLOBAL__N_118RegReductionPQBaseE" title='BUHasStall' data-use='c' data-ref="_ZL10BUHasStallPN4llvm5SUnitEiPN12_GLOBAL__N_118RegReductionPQBaseE">BUHasStall</a>(<a class="local col6 ref" href="#426left" title='left' data-ref="426left">left</a>, <a class="local col2 ref" href="#432LHeight" title='LHeight' data-ref="432LHeight">LHeight</a>, <a class="local col9 ref" href="#429SPQ" title='SPQ' data-ref="429SPQ">SPQ</a>);</td></tr>
<tr><th id="2478">2478</th><td>  <em>bool</em> <dfn class="local col5 decl" id="435RStall" title='RStall' data-type='bool' data-ref="435RStall">RStall</dfn> = (!<a class="local col8 ref" href="#428checkPref" title='checkPref' data-ref="428checkPref">checkPref</a> || <a class="local col7 ref" href="#427right" title='right' data-ref="427right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::SchedulingPref" title='llvm::SUnit::SchedulingPref' data-ref="llvm::SUnit::SchedulingPref">SchedulingPref</a> == <span class="namespace">Sched::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::Sched::Preference::ILP" title='llvm::Sched::Preference::ILP' data-ref="llvm::Sched::Preference::ILP">ILP</a>) &amp;&amp;</td></tr>
<tr><th id="2479">2479</th><td>    <a class="tu ref" href="#_ZL10BUHasStallPN4llvm5SUnitEiPN12_GLOBAL__N_118RegReductionPQBaseE" title='BUHasStall' data-use='c' data-ref="_ZL10BUHasStallPN4llvm5SUnitEiPN12_GLOBAL__N_118RegReductionPQBaseE">BUHasStall</a>(<a class="local col7 ref" href="#427right" title='right' data-ref="427right">right</a>, <a class="local col3 ref" href="#433RHeight" title='RHeight' data-ref="433RHeight">RHeight</a>, <a class="local col9 ref" href="#429SPQ" title='SPQ' data-ref="429SPQ">SPQ</a>);</td></tr>
<tr><th id="2480">2480</th><td></td></tr>
<tr><th id="2481">2481</th><td>  <i>// If scheduling one of the node will cause a pipeline stall, delay it.</i></td></tr>
<tr><th id="2482">2482</th><td><i>  // If scheduling either one of the node will cause a pipeline stall, sort</i></td></tr>
<tr><th id="2483">2483</th><td><i>  // them according to their height.</i></td></tr>
<tr><th id="2484">2484</th><td>  <b>if</b> (<a class="local col4 ref" href="#434LStall" title='LStall' data-ref="434LStall">LStall</a>) {</td></tr>
<tr><th id="2485">2485</th><td>    <b>if</b> (!<a class="local col5 ref" href="#435RStall" title='RStall' data-ref="435RStall">RStall</a>)</td></tr>
<tr><th id="2486">2486</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="2487">2487</th><td>    <b>if</b> (<a class="local col2 ref" href="#432LHeight" title='LHeight' data-ref="432LHeight">LHeight</a> != <a class="local col3 ref" href="#433RHeight" title='RHeight' data-ref="433RHeight">RHeight</a>)</td></tr>
<tr><th id="2488">2488</th><td>      <b>return</b> <a class="local col2 ref" href="#432LHeight" title='LHeight' data-ref="432LHeight">LHeight</a> &gt; <a class="local col3 ref" href="#433RHeight" title='RHeight' data-ref="433RHeight">RHeight</a> ? <var>1</var> : -<var>1</var>;</td></tr>
<tr><th id="2489">2489</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#435RStall" title='RStall' data-ref="435RStall">RStall</a>)</td></tr>
<tr><th id="2490">2490</th><td>    <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="2491">2491</th><td></td></tr>
<tr><th id="2492">2492</th><td>  <i>// If either node is scheduling for latency, sort them by height/depth</i></td></tr>
<tr><th id="2493">2493</th><td><i>  // and latency.</i></td></tr>
<tr><th id="2494">2494</th><td>  <b>if</b> (!<a class="local col8 ref" href="#428checkPref" title='checkPref' data-ref="428checkPref">checkPref</a> || (<a class="local col6 ref" href="#426left" title='left' data-ref="426left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::SchedulingPref" title='llvm::SUnit::SchedulingPref' data-ref="llvm::SUnit::SchedulingPref">SchedulingPref</a> == <span class="namespace">Sched::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::Sched::Preference::ILP" title='llvm::Sched::Preference::ILP' data-ref="llvm::Sched::Preference::ILP">ILP</a> ||</td></tr>
<tr><th id="2495">2495</th><td>                     <a class="local col7 ref" href="#427right" title='right' data-ref="427right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::SchedulingPref" title='llvm::SUnit::SchedulingPref' data-ref="llvm::SUnit::SchedulingPref">SchedulingPref</a> == <span class="namespace">Sched::</span><a class="enum" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::Sched::Preference::ILP" title='llvm::Sched::Preference::ILP' data-ref="llvm::Sched::Preference::ILP">ILP</a>)) {</td></tr>
<tr><th id="2496">2496</th><td>    <i>// If neither instruction stalls (!LStall &amp;&amp; !RStall) and HazardRecognizer</i></td></tr>
<tr><th id="2497">2497</th><td><i>    // is enabled, grouping instructions by cycle, then its height is already</i></td></tr>
<tr><th id="2498">2498</th><td><i>    // covered so only its depth matters. We also reach this point if both stall</i></td></tr>
<tr><th id="2499">2499</th><td><i>    // but have the same height.</i></td></tr>
<tr><th id="2500">2500</th><td>    <b>if</b> (!<a class="local col9 ref" href="#429SPQ" title='SPQ' data-ref="429SPQ">SPQ</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_118RegReductionPQBase12getHazardRecEv" title='(anonymous namespace)::RegReductionPQBase::getHazardRec' data-use='c' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase12getHazardRecEv">getHazardRec</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv" title='llvm::ScheduleHazardRecognizer::isEnabled' data-ref="_ZNK4llvm24ScheduleHazardRecognizer9isEnabledEv">isEnabled</a>()) {</td></tr>
<tr><th id="2501">2501</th><td>      <b>if</b> (<a class="local col2 ref" href="#432LHeight" title='LHeight' data-ref="432LHeight">LHeight</a> != <a class="local col3 ref" href="#433RHeight" title='RHeight' data-ref="433RHeight">RHeight</a>)</td></tr>
<tr><th id="2502">2502</th><td>        <b>return</b> <a class="local col2 ref" href="#432LHeight" title='LHeight' data-ref="432LHeight">LHeight</a> &gt; <a class="local col3 ref" href="#433RHeight" title='RHeight' data-ref="433RHeight">RHeight</a> ? <var>1</var> : -<var>1</var>;</td></tr>
<tr><th id="2503">2503</th><td>    }</td></tr>
<tr><th id="2504">2504</th><td>    <em>int</em> <dfn class="local col6 decl" id="436LDepth" title='LDepth' data-type='int' data-ref="436LDepth">LDepth</dfn> = <a class="local col6 ref" href="#426left" title='left' data-ref="426left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() - <a class="local col0 ref" href="#430LPenalty" title='LPenalty' data-ref="430LPenalty">LPenalty</a>;</td></tr>
<tr><th id="2505">2505</th><td>    <em>int</em> <dfn class="local col7 decl" id="437RDepth" title='RDepth' data-type='int' data-ref="437RDepth">RDepth</dfn> = <a class="local col7 ref" href="#427right" title='right' data-ref="427right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() - <a class="local col1 ref" href="#431RPenalty" title='RPenalty' data-ref="431RPenalty">RPenalty</a>;</td></tr>
<tr><th id="2506">2506</th><td>    <b>if</b> (<a class="local col6 ref" href="#436LDepth" title='LDepth' data-ref="436LDepth">LDepth</a> != <a class="local col7 ref" href="#437RDepth" title='RDepth' data-ref="437RDepth">RDepth</a>) {</td></tr>
<tr><th id="2507">2507</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;  Comparing latency of SU (&quot; &lt;&lt; left-&gt;NodeNum &lt;&lt; &quot;) depth &quot; &lt;&lt; LDepth &lt;&lt; &quot; vs SU (&quot; &lt;&lt; right-&gt;NodeNum &lt;&lt; &quot;) depth &quot; &lt;&lt; RDepth &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Comparing latency of SU ("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#426left" title='left' data-ref="426left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="2508">2508</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") depth "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col6 ref" href="#436LDepth" title='LDepth' data-ref="436LDepth">LDepth</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" vs SU ("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#427right" title='right' data-ref="427right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="2509">2509</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") depth "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col7 ref" href="#437RDepth" title='RDepth' data-ref="437RDepth">RDepth</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2510">2510</th><td>      <b>return</b> <a class="local col6 ref" href="#436LDepth" title='LDepth' data-ref="436LDepth">LDepth</a> &lt; <a class="local col7 ref" href="#437RDepth" title='RDepth' data-ref="437RDepth">RDepth</a> ? <var>1</var> : -<var>1</var>;</td></tr>
<tr><th id="2511">2511</th><td>    }</td></tr>
<tr><th id="2512">2512</th><td>    <b>if</b> (<a class="local col6 ref" href="#426left" title='left' data-ref="426left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a> != <a class="local col7 ref" href="#427right" title='right' data-ref="427right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a>)</td></tr>
<tr><th id="2513">2513</th><td>      <b>return</b> <a class="local col6 ref" href="#426left" title='left' data-ref="426left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a> &gt; <a class="local col7 ref" href="#427right" title='right' data-ref="427right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Latency" title='llvm::SUnit::Latency' data-ref="llvm::SUnit::Latency">Latency</a> ? <var>1</var> : -<var>1</var>;</td></tr>
<tr><th id="2514">2514</th><td>  }</td></tr>
<tr><th id="2515">2515</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2516">2516</th><td>}</td></tr>
<tr><th id="2517">2517</th><td></td></tr>
<tr><th id="2518">2518</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL8BURRSortPN4llvm5SUnitES1_PN12_GLOBAL__N_118RegReductionPQBaseE" title='BURRSort' data-type='bool BURRSort(llvm::SUnit * left, llvm::SUnit * right, (anonymous namespace)::RegReductionPQBase * SPQ)' data-ref="_ZL8BURRSortPN4llvm5SUnitES1_PN12_GLOBAL__N_118RegReductionPQBaseE">BURRSort</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="438left" title='left' data-type='llvm::SUnit *' data-ref="438left">left</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="439right" title='right' data-type='llvm::SUnit *' data-ref="439right">right</dfn>, <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a> *<dfn class="local col0 decl" id="440SPQ" title='SPQ' data-type='(anonymous namespace)::RegReductionPQBase *' data-ref="440SPQ">SPQ</dfn>) {</td></tr>
<tr><th id="2519">2519</th><td>  <i>// Schedule physical register definitions close to their use. This is</i></td></tr>
<tr><th id="2520">2520</th><td><i>  // motivated by microarchitectures that can fuse cmp+jump macro-ops. But as</i></td></tr>
<tr><th id="2521">2521</th><td><i>  // long as shortening physreg live ranges is generally good, we can defer</i></td></tr>
<tr><th id="2522">2522</th><td><i>  // creating a subtarget hook.</i></td></tr>
<tr><th id="2523">2523</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedPhysRegJoin" title='DisableSchedPhysRegJoin' data-use='m' data-ref="DisableSchedPhysRegJoin">DisableSchedPhysRegJoin</a>) {</td></tr>
<tr><th id="2524">2524</th><td>    <em>bool</em> <dfn class="local col1 decl" id="441LHasPhysReg" title='LHasPhysReg' data-type='bool' data-ref="441LHasPhysReg">LHasPhysReg</dfn> = <a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegDefs" title='llvm::SUnit::hasPhysRegDefs' data-ref="llvm::SUnit::hasPhysRegDefs">hasPhysRegDefs</a>;</td></tr>
<tr><th id="2525">2525</th><td>    <em>bool</em> <dfn class="local col2 decl" id="442RHasPhysReg" title='RHasPhysReg' data-type='bool' data-ref="442RHasPhysReg">RHasPhysReg</dfn> = <a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegDefs" title='llvm::SUnit::hasPhysRegDefs' data-ref="llvm::SUnit::hasPhysRegDefs">hasPhysRegDefs</a>;</td></tr>
<tr><th id="2526">2526</th><td>    <b>if</b> (<a class="local col1 ref" href="#441LHasPhysReg" title='LHasPhysReg' data-ref="441LHasPhysReg">LHasPhysReg</a> != <a class="local col2 ref" href="#442RHasPhysReg" title='RHasPhysReg' data-ref="442RHasPhysReg">RHasPhysReg</a>) {</td></tr>
<tr><th id="2527">2527</th><td>      <u>#<span data-ppcond="2527">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="2528">2528</th><td>      <em>static</em> <em>const</em> <em>char</em> *<em>const</em> <dfn class="local col3 decl" id="443PhysRegMsg" title='PhysRegMsg' data-type='const char *const [2]' data-ref="443PhysRegMsg">PhysRegMsg</dfn>[] = { <q>" has no physreg"</q>,</td></tr>
<tr><th id="2529">2529</th><td>                                                <q>" defines a physreg"</q> };</td></tr>
<tr><th id="2530">2530</th><td>      <u>#<span data-ppcond="2527">endif</span></u></td></tr>
<tr><th id="2531">2531</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;  SU (&quot; &lt;&lt; left-&gt;NodeNum &lt;&lt; &quot;) &quot; &lt;&lt; PhysRegMsg[LHasPhysReg] &lt;&lt; &quot; SU(&quot; &lt;&lt; right-&gt;NodeNum &lt;&lt; &quot;) &quot; &lt;&lt; PhysRegMsg[RHasPhysReg] &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  SU ("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q></td></tr>
<tr><th id="2532">2532</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col3 ref" href="#443PhysRegMsg" title='PhysRegMsg' data-ref="443PhysRegMsg">PhysRegMsg</a>[<a class="local col1 ref" href="#441LHasPhysReg" title='LHasPhysReg' data-ref="441LHasPhysReg">LHasPhysReg</a>] <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="2533">2533</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col3 ref" href="#443PhysRegMsg" title='PhysRegMsg' data-ref="443PhysRegMsg">PhysRegMsg</a>[<a class="local col2 ref" href="#442RHasPhysReg" title='RHasPhysReg' data-ref="442RHasPhysReg">RHasPhysReg</a>] <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2534">2534</th><td>      <b>return</b> <a class="local col1 ref" href="#441LHasPhysReg" title='LHasPhysReg' data-ref="441LHasPhysReg">LHasPhysReg</a> &lt; <a class="local col2 ref" href="#442RHasPhysReg" title='RHasPhysReg' data-ref="442RHasPhysReg">RHasPhysReg</a>;</td></tr>
<tr><th id="2535">2535</th><td>    }</td></tr>
<tr><th id="2536">2536</th><td>  }</td></tr>
<tr><th id="2537">2537</th><td></td></tr>
<tr><th id="2538">2538</th><td>  <i>// Prioritize by Sethi-Ulmann number and push CopyToReg nodes down.</i></td></tr>
<tr><th id="2539">2539</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="444LPriority" title='LPriority' data-type='unsigned int' data-ref="444LPriority">LPriority</dfn> = <a class="local col0 ref" href="#440SPQ" title='SPQ' data-ref="440SPQ">SPQ</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodePriorityEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::getNodePriority' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodePriorityEPKN4llvm5SUnitE">getNodePriority</a>(<a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>);</td></tr>
<tr><th id="2540">2540</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="445RPriority" title='RPriority' data-type='unsigned int' data-ref="445RPriority">RPriority</dfn> = <a class="local col0 ref" href="#440SPQ" title='SPQ' data-ref="440SPQ">SPQ</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodePriorityEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::getNodePriority' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodePriorityEPKN4llvm5SUnitE">getNodePriority</a>(<a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>);</td></tr>
<tr><th id="2541">2541</th><td></td></tr>
<tr><th id="2542">2542</th><td>  <i>// Be really careful about hoisting call operands above previous calls.</i></td></tr>
<tr><th id="2543">2543</th><td><i>  // Only allows it if it would reduce register pressure.</i></td></tr>
<tr><th id="2544">2544</th><td>  <b>if</b> (<a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a> &amp;&amp; <a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCallOp" title='llvm::SUnit::isCallOp' data-ref="llvm::SUnit::isCallOp">isCallOp</a>) {</td></tr>
<tr><th id="2545">2545</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="446RNumVals" title='RNumVals' data-type='unsigned int' data-ref="446RNumVals">RNumVals</dfn> = <a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>();</td></tr>
<tr><th id="2546">2546</th><td>    <a class="local col5 ref" href="#445RPriority" title='RPriority' data-ref="445RPriority">RPriority</a> = (<a class="local col5 ref" href="#445RPriority" title='RPriority' data-ref="445RPriority">RPriority</a> &gt; <a class="local col6 ref" href="#446RNumVals" title='RNumVals' data-ref="446RNumVals">RNumVals</a>) ? (<a class="local col5 ref" href="#445RPriority" title='RPriority' data-ref="445RPriority">RPriority</a> - <a class="local col6 ref" href="#446RNumVals" title='RNumVals' data-ref="446RNumVals">RNumVals</a>) : <var>0</var>;</td></tr>
<tr><th id="2547">2547</th><td>  }</td></tr>
<tr><th id="2548">2548</th><td>  <b>if</b> (<a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a> &amp;&amp; <a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCallOp" title='llvm::SUnit::isCallOp' data-ref="llvm::SUnit::isCallOp">isCallOp</a>) {</td></tr>
<tr><th id="2549">2549</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="447LNumVals" title='LNumVals' data-type='unsigned int' data-ref="447LNumVals">LNumVals</dfn> = <a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>();</td></tr>
<tr><th id="2550">2550</th><td>    <a class="local col4 ref" href="#444LPriority" title='LPriority' data-ref="444LPriority">LPriority</a> = (<a class="local col4 ref" href="#444LPriority" title='LPriority' data-ref="444LPriority">LPriority</a> &gt; <a class="local col7 ref" href="#447LNumVals" title='LNumVals' data-ref="447LNumVals">LNumVals</a>) ? (<a class="local col4 ref" href="#444LPriority" title='LPriority' data-ref="444LPriority">LPriority</a> - <a class="local col7 ref" href="#447LNumVals" title='LNumVals' data-ref="447LNumVals">LNumVals</a>) : <var>0</var>;</td></tr>
<tr><th id="2551">2551</th><td>  }</td></tr>
<tr><th id="2552">2552</th><td></td></tr>
<tr><th id="2553">2553</th><td>  <b>if</b> (<a class="local col4 ref" href="#444LPriority" title='LPriority' data-ref="444LPriority">LPriority</a> != <a class="local col5 ref" href="#445RPriority" title='RPriority' data-ref="445RPriority">RPriority</a>)</td></tr>
<tr><th id="2554">2554</th><td>    <b>return</b> <a class="local col4 ref" href="#444LPriority" title='LPriority' data-ref="444LPriority">LPriority</a> &gt; <a class="local col5 ref" href="#445RPriority" title='RPriority' data-ref="445RPriority">RPriority</a>;</td></tr>
<tr><th id="2555">2555</th><td></td></tr>
<tr><th id="2556">2556</th><td>  <i>// One or both of the nodes are calls and their sethi-ullman numbers are the</i></td></tr>
<tr><th id="2557">2557</th><td><i>  // same, then keep source order.</i></td></tr>
<tr><th id="2558">2558</th><td>  <b>if</b> (<a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a> || <a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a>) {</td></tr>
<tr><th id="2559">2559</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="448LOrder" title='LOrder' data-type='unsigned int' data-ref="448LOrder">LOrder</dfn> = <a class="local col0 ref" href="#440SPQ" title='SPQ' data-ref="440SPQ">SPQ</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodeOrderingEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::getNodeOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodeOrderingEPKN4llvm5SUnitE">getNodeOrdering</a>(<a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>);</td></tr>
<tr><th id="2560">2560</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="449ROrder" title='ROrder' data-type='unsigned int' data-ref="449ROrder">ROrder</dfn> = <a class="local col0 ref" href="#440SPQ" title='SPQ' data-ref="440SPQ">SPQ</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodeOrderingEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::getNodeOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodeOrderingEPKN4llvm5SUnitE">getNodeOrdering</a>(<a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>);</td></tr>
<tr><th id="2561">2561</th><td></td></tr>
<tr><th id="2562">2562</th><td>    <i>// Prefer an ordering where the lower the non-zero order number, the higher</i></td></tr>
<tr><th id="2563">2563</th><td><i>    // the preference.</i></td></tr>
<tr><th id="2564">2564</th><td>    <b>if</b> ((<a class="local col8 ref" href="#448LOrder" title='LOrder' data-ref="448LOrder">LOrder</a> || <a class="local col9 ref" href="#449ROrder" title='ROrder' data-ref="449ROrder">ROrder</a>) &amp;&amp; <a class="local col8 ref" href="#448LOrder" title='LOrder' data-ref="448LOrder">LOrder</a> != <a class="local col9 ref" href="#449ROrder" title='ROrder' data-ref="449ROrder">ROrder</a>)</td></tr>
<tr><th id="2565">2565</th><td>      <b>return</b> <a class="local col8 ref" href="#448LOrder" title='LOrder' data-ref="448LOrder">LOrder</a> != <var>0</var> &amp;&amp; (<a class="local col8 ref" href="#448LOrder" title='LOrder' data-ref="448LOrder">LOrder</a> &lt; <a class="local col9 ref" href="#449ROrder" title='ROrder' data-ref="449ROrder">ROrder</a> || <a class="local col9 ref" href="#449ROrder" title='ROrder' data-ref="449ROrder">ROrder</a> == <var>0</var>);</td></tr>
<tr><th id="2566">2566</th><td>  }</td></tr>
<tr><th id="2567">2567</th><td></td></tr>
<tr><th id="2568">2568</th><td>  <i>// Try schedule def + use closer when Sethi-Ullman numbers are the same.</i></td></tr>
<tr><th id="2569">2569</th><td><i>  // e.g.</i></td></tr>
<tr><th id="2570">2570</th><td><i>  // t1 = op t2, c1</i></td></tr>
<tr><th id="2571">2571</th><td><i>  // t3 = op t4, c2</i></td></tr>
<tr><th id="2572">2572</th><td><i>  //</i></td></tr>
<tr><th id="2573">2573</th><td><i>  // and the following instructions are both ready.</i></td></tr>
<tr><th id="2574">2574</th><td><i>  // t2 = op c3</i></td></tr>
<tr><th id="2575">2575</th><td><i>  // t4 = op c4</i></td></tr>
<tr><th id="2576">2576</th><td><i>  //</i></td></tr>
<tr><th id="2577">2577</th><td><i>  // Then schedule t2 = op first.</i></td></tr>
<tr><th id="2578">2578</th><td><i>  // i.e.</i></td></tr>
<tr><th id="2579">2579</th><td><i>  // t4 = op c4</i></td></tr>
<tr><th id="2580">2580</th><td><i>  // t2 = op c3</i></td></tr>
<tr><th id="2581">2581</th><td><i>  // t1 = op t2, c1</i></td></tr>
<tr><th id="2582">2582</th><td><i>  // t3 = op t4, c2</i></td></tr>
<tr><th id="2583">2583</th><td><i>  //</i></td></tr>
<tr><th id="2584">2584</th><td><i>  // This creates more short live intervals.</i></td></tr>
<tr><th id="2585">2585</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="450LDist" title='LDist' data-type='unsigned int' data-ref="450LDist">LDist</dfn> = <a class="tu ref" href="#_ZL11closestSuccPKN4llvm5SUnitE" title='closestSucc' data-use='c' data-ref="_ZL11closestSuccPKN4llvm5SUnitE">closestSucc</a>(<a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>);</td></tr>
<tr><th id="2586">2586</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="451RDist" title='RDist' data-type='unsigned int' data-ref="451RDist">RDist</dfn> = <a class="tu ref" href="#_ZL11closestSuccPKN4llvm5SUnitE" title='closestSucc' data-use='c' data-ref="_ZL11closestSuccPKN4llvm5SUnitE">closestSucc</a>(<a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>);</td></tr>
<tr><th id="2587">2587</th><td>  <b>if</b> (<a class="local col0 ref" href="#450LDist" title='LDist' data-ref="450LDist">LDist</a> != <a class="local col1 ref" href="#451RDist" title='RDist' data-ref="451RDist">RDist</a>)</td></tr>
<tr><th id="2588">2588</th><td>    <b>return</b> <a class="local col0 ref" href="#450LDist" title='LDist' data-ref="450LDist">LDist</a> &lt; <a class="local col1 ref" href="#451RDist" title='RDist' data-ref="451RDist">RDist</a>;</td></tr>
<tr><th id="2589">2589</th><td></td></tr>
<tr><th id="2590">2590</th><td>  <i>// How many registers becomes live when the node is scheduled.</i></td></tr>
<tr><th id="2591">2591</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="452LScratch" title='LScratch' data-type='unsigned int' data-ref="452LScratch">LScratch</dfn> = <a class="tu ref" href="#_ZL16calcMaxScratchesPKN4llvm5SUnitE" title='calcMaxScratches' data-use='c' data-ref="_ZL16calcMaxScratchesPKN4llvm5SUnitE">calcMaxScratches</a>(<a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>);</td></tr>
<tr><th id="2592">2592</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="453RScratch" title='RScratch' data-type='unsigned int' data-ref="453RScratch">RScratch</dfn> = <a class="tu ref" href="#_ZL16calcMaxScratchesPKN4llvm5SUnitE" title='calcMaxScratches' data-use='c' data-ref="_ZL16calcMaxScratchesPKN4llvm5SUnitE">calcMaxScratches</a>(<a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>);</td></tr>
<tr><th id="2593">2593</th><td>  <b>if</b> (<a class="local col2 ref" href="#452LScratch" title='LScratch' data-ref="452LScratch">LScratch</a> != <a class="local col3 ref" href="#453RScratch" title='RScratch' data-ref="453RScratch">RScratch</a>)</td></tr>
<tr><th id="2594">2594</th><td>    <b>return</b> <a class="local col2 ref" href="#452LScratch" title='LScratch' data-ref="452LScratch">LScratch</a> &gt; <a class="local col3 ref" href="#453RScratch" title='RScratch' data-ref="453RScratch">RScratch</a>;</td></tr>
<tr><th id="2595">2595</th><td></td></tr>
<tr><th id="2596">2596</th><td>  <i>// Comparing latency against a call makes little sense unless the node</i></td></tr>
<tr><th id="2597">2597</th><td><i>  // is register pressure-neutral.</i></td></tr>
<tr><th id="2598">2598</th><td>  <b>if</b> ((<a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a> &amp;&amp; <a class="local col5 ref" href="#445RPriority" title='RPriority' data-ref="445RPriority">RPriority</a> &gt; <var>0</var>) || (<a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a> &amp;&amp; <a class="local col4 ref" href="#444LPriority" title='LPriority' data-ref="444LPriority">LPriority</a> &gt; <var>0</var>))</td></tr>
<tr><th id="2599">2599</th><td>    <b>return</b> (<a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a> &gt; <a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a>);</td></tr>
<tr><th id="2600">2600</th><td></td></tr>
<tr><th id="2601">2601</th><td>  <i>// Do not compare latencies when one or both of the nodes are calls.</i></td></tr>
<tr><th id="2602">2602</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedCycles" title='DisableSchedCycles' data-use='m' data-ref="DisableSchedCycles">DisableSchedCycles</a> &amp;&amp;</td></tr>
<tr><th id="2603">2603</th><td>      !(<a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a> || <a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a>)) {</td></tr>
<tr><th id="2604">2604</th><td>    <em>int</em> <dfn class="local col4 decl" id="454result" title='result' data-type='int' data-ref="454result">result</dfn> = <a class="tu ref" href="#_ZL16BUCompareLatencyPN4llvm5SUnitES1_bPN12_GLOBAL__N_118RegReductionPQBaseE" title='BUCompareLatency' data-use='c' data-ref="_ZL16BUCompareLatencyPN4llvm5SUnitES1_bPN12_GLOBAL__N_118RegReductionPQBaseE">BUCompareLatency</a>(<a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>, <a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>, <b>false</b> <i>/*checkPref*/</i>, <a class="local col0 ref" href="#440SPQ" title='SPQ' data-ref="440SPQ">SPQ</a>);</td></tr>
<tr><th id="2605">2605</th><td>    <b>if</b> (<a class="local col4 ref" href="#454result" title='result' data-ref="454result">result</a> != <var>0</var>)</td></tr>
<tr><th id="2606">2606</th><td>      <b>return</b> <a class="local col4 ref" href="#454result" title='result' data-ref="454result">result</a> &gt; <var>0</var>;</td></tr>
<tr><th id="2607">2607</th><td>  }</td></tr>
<tr><th id="2608">2608</th><td>  <b>else</b> {</td></tr>
<tr><th id="2609">2609</th><td>    <b>if</b> (<a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() != <a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>())</td></tr>
<tr><th id="2610">2610</th><td>      <b>return</b> <a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &gt; <a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="2611">2611</th><td></td></tr>
<tr><th id="2612">2612</th><td>    <b>if</b> (<a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() != <a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>())</td></tr>
<tr><th id="2613">2613</th><td>      <b>return</b> <a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() &lt; <a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>();</td></tr>
<tr><th id="2614">2614</th><td>  }</td></tr>
<tr><th id="2615">2615</th><td></td></tr>
<tr><th id="2616">2616</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (left-&gt;NodeQueueId &amp;&amp; right-&gt;NodeQueueId &amp;&amp; &quot;NodeQueueId cannot be zero&quot;) ? void (0) : __assert_fail (&quot;left-&gt;NodeQueueId &amp;&amp; right-&gt;NodeQueueId &amp;&amp; \&quot;NodeQueueId cannot be zero\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 2617, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a> &amp;&amp; <a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a> &amp;&amp;</td></tr>
<tr><th id="2617">2617</th><td>         <q>"NodeQueueId cannot be zero"</q>);</td></tr>
<tr><th id="2618">2618</th><td>  <b>return</b> (<a class="local col8 ref" href="#438left" title='left' data-ref="438left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a> &gt; <a class="local col9 ref" href="#439right" title='right' data-ref="439right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeQueueId" title='llvm::SUnit::NodeQueueId' data-ref="llvm::SUnit::NodeQueueId">NodeQueueId</a>);</td></tr>
<tr><th id="2619">2619</th><td>}</td></tr>
<tr><th id="2620">2620</th><td></td></tr>
<tr><th id="2621">2621</th><td><i  data-doc="_ZNK12_GLOBAL__N_113bu_ls_rr_sortclEPN4llvm5SUnitES3_">// Bottom up</i></td></tr>
<tr><th id="2622">2622</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::bu_ls_rr_sort" title='(anonymous namespace)::bu_ls_rr_sort' data-ref="(anonymousnamespace)::bu_ls_rr_sort">bu_ls_rr_sort</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_113bu_ls_rr_sortclEPN4llvm5SUnitES3_" title='(anonymous namespace)::bu_ls_rr_sort::operator()' data-type='bool (anonymous namespace)::bu_ls_rr_sort::operator()(llvm::SUnit * left, llvm::SUnit * right) const' data-ref="_ZNK12_GLOBAL__N_113bu_ls_rr_sortclEPN4llvm5SUnitES3_"><b>operator</b>()</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col5 decl" id="455left" title='left' data-type='llvm::SUnit *' data-ref="455left">left</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="456right" title='right' data-type='llvm::SUnit *' data-ref="456right">right</dfn>) <em>const</em> {</td></tr>
<tr><th id="2623">2623</th><td>  <b>if</b> (<em>int</em> <dfn class="local col7 decl" id="457res" title='res' data-type='int' data-ref="457res"><a class="local col7 ref" href="#457res" title='res' data-ref="457res">res</a></dfn> = <a class="tu ref" href="#_ZL17checkSpecialNodesPKN4llvm5SUnitES2_" title='checkSpecialNodes' data-use='c' data-ref="_ZL17checkSpecialNodesPKN4llvm5SUnitES2_">checkSpecialNodes</a>(<a class="local col5 ref" href="#455left" title='left' data-ref="455left">left</a>, <a class="local col6 ref" href="#456right" title='right' data-ref="456right">right</a>))</td></tr>
<tr><th id="2624">2624</th><td>    <b>return</b> <a class="local col7 ref" href="#457res" title='res' data-ref="457res">res</a> &gt; <var>0</var>;</td></tr>
<tr><th id="2625">2625</th><td></td></tr>
<tr><th id="2626">2626</th><td>  <b>return</b> <a class="tu ref" href="#_ZL8BURRSortPN4llvm5SUnitES1_PN12_GLOBAL__N_118RegReductionPQBaseE" title='BURRSort' data-use='c' data-ref="_ZL8BURRSortPN4llvm5SUnitES1_PN12_GLOBAL__N_118RegReductionPQBaseE">BURRSort</a>(<a class="local col5 ref" href="#455left" title='left' data-ref="455left">left</a>, <a class="local col6 ref" href="#456right" title='right' data-ref="456right">right</a>, <a class="tu member" href="#(anonymousnamespace)::bu_ls_rr_sort::SPQ" title='(anonymous namespace)::bu_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::bu_ls_rr_sort::SPQ">SPQ</a>);</td></tr>
<tr><th id="2627">2627</th><td>}</td></tr>
<tr><th id="2628">2628</th><td></td></tr>
<tr><th id="2629">2629</th><td><i  data-doc="_ZNK12_GLOBAL__N_114src_ls_rr_sortclEPN4llvm5SUnitES3_">// Source order, otherwise bottom up.</i></td></tr>
<tr><th id="2630">2630</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::src_ls_rr_sort" title='(anonymous namespace)::src_ls_rr_sort' data-ref="(anonymousnamespace)::src_ls_rr_sort">src_ls_rr_sort</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114src_ls_rr_sortclEPN4llvm5SUnitES3_" title='(anonymous namespace)::src_ls_rr_sort::operator()' data-type='bool (anonymous namespace)::src_ls_rr_sort::operator()(llvm::SUnit * left, llvm::SUnit * right) const' data-ref="_ZNK12_GLOBAL__N_114src_ls_rr_sortclEPN4llvm5SUnitES3_"><b>operator</b>()</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="458left" title='left' data-type='llvm::SUnit *' data-ref="458left">left</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="459right" title='right' data-type='llvm::SUnit *' data-ref="459right">right</dfn>) <em>const</em> {</td></tr>
<tr><th id="2631">2631</th><td>  <b>if</b> (<em>int</em> <dfn class="local col0 decl" id="460res" title='res' data-type='int' data-ref="460res"><a class="local col0 ref" href="#460res" title='res' data-ref="460res">res</a></dfn> = <a class="tu ref" href="#_ZL17checkSpecialNodesPKN4llvm5SUnitES2_" title='checkSpecialNodes' data-use='c' data-ref="_ZL17checkSpecialNodesPKN4llvm5SUnitES2_">checkSpecialNodes</a>(<a class="local col8 ref" href="#458left" title='left' data-ref="458left">left</a>, <a class="local col9 ref" href="#459right" title='right' data-ref="459right">right</a>))</td></tr>
<tr><th id="2632">2632</th><td>    <b>return</b> <a class="local col0 ref" href="#460res" title='res' data-ref="460res">res</a> &gt; <var>0</var>;</td></tr>
<tr><th id="2633">2633</th><td></td></tr>
<tr><th id="2634">2634</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="461LOrder" title='LOrder' data-type='unsigned int' data-ref="461LOrder">LOrder</dfn> = <a class="tu member" href="#(anonymousnamespace)::src_ls_rr_sort::SPQ" title='(anonymous namespace)::src_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::src_ls_rr_sort::SPQ">SPQ</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodeOrderingEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::getNodeOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodeOrderingEPKN4llvm5SUnitE">getNodeOrdering</a>(<a class="local col8 ref" href="#458left" title='left' data-ref="458left">left</a>);</td></tr>
<tr><th id="2635">2635</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="462ROrder" title='ROrder' data-type='unsigned int' data-ref="462ROrder">ROrder</dfn> = <a class="tu member" href="#(anonymousnamespace)::src_ls_rr_sort::SPQ" title='(anonymous namespace)::src_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::src_ls_rr_sort::SPQ">SPQ</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodeOrderingEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::getNodeOrdering' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodeOrderingEPKN4llvm5SUnitE">getNodeOrdering</a>(<a class="local col9 ref" href="#459right" title='right' data-ref="459right">right</a>);</td></tr>
<tr><th id="2636">2636</th><td></td></tr>
<tr><th id="2637">2637</th><td>  <i>// Prefer an ordering where the lower the non-zero order number, the higher</i></td></tr>
<tr><th id="2638">2638</th><td><i>  // the preference.</i></td></tr>
<tr><th id="2639">2639</th><td>  <b>if</b> ((<a class="local col1 ref" href="#461LOrder" title='LOrder' data-ref="461LOrder">LOrder</a> || <a class="local col2 ref" href="#462ROrder" title='ROrder' data-ref="462ROrder">ROrder</a>) &amp;&amp; <a class="local col1 ref" href="#461LOrder" title='LOrder' data-ref="461LOrder">LOrder</a> != <a class="local col2 ref" href="#462ROrder" title='ROrder' data-ref="462ROrder">ROrder</a>)</td></tr>
<tr><th id="2640">2640</th><td>    <b>return</b> <a class="local col1 ref" href="#461LOrder" title='LOrder' data-ref="461LOrder">LOrder</a> != <var>0</var> &amp;&amp; (<a class="local col1 ref" href="#461LOrder" title='LOrder' data-ref="461LOrder">LOrder</a> &lt; <a class="local col2 ref" href="#462ROrder" title='ROrder' data-ref="462ROrder">ROrder</a> || <a class="local col2 ref" href="#462ROrder" title='ROrder' data-ref="462ROrder">ROrder</a> == <var>0</var>);</td></tr>
<tr><th id="2641">2641</th><td></td></tr>
<tr><th id="2642">2642</th><td>  <b>return</b> <a class="tu ref" href="#_ZL8BURRSortPN4llvm5SUnitES1_PN12_GLOBAL__N_118RegReductionPQBaseE" title='BURRSort' data-use='c' data-ref="_ZL8BURRSortPN4llvm5SUnitES1_PN12_GLOBAL__N_118RegReductionPQBaseE">BURRSort</a>(<a class="local col8 ref" href="#458left" title='left' data-ref="458left">left</a>, <a class="local col9 ref" href="#459right" title='right' data-ref="459right">right</a>, <a class="tu member" href="#(anonymousnamespace)::src_ls_rr_sort::SPQ" title='(anonymous namespace)::src_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::src_ls_rr_sort::SPQ">SPQ</a>);</td></tr>
<tr><th id="2643">2643</th><td>}</td></tr>
<tr><th id="2644">2644</th><td></td></tr>
<tr><th id="2645">2645</th><td><i  data-doc="_ZNK12_GLOBAL__N_117hybrid_ls_rr_sort7isReadyEPN4llvm5SUnitEj">// If the time between now and when the instruction will be ready can cover</i></td></tr>
<tr><th id="2646">2646</th><td><i  data-doc="_ZNK12_GLOBAL__N_117hybrid_ls_rr_sort7isReadyEPN4llvm5SUnitEj">// the spill code, then avoid adding it to the ready queue. This gives long</i></td></tr>
<tr><th id="2647">2647</th><td><i  data-doc="_ZNK12_GLOBAL__N_117hybrid_ls_rr_sort7isReadyEPN4llvm5SUnitEj">// stalls highest priority and allows hoisting across calls. It should also</i></td></tr>
<tr><th id="2648">2648</th><td><i  data-doc="_ZNK12_GLOBAL__N_117hybrid_ls_rr_sort7isReadyEPN4llvm5SUnitEj">// speed up processing the available queue.</i></td></tr>
<tr><th id="2649">2649</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::hybrid_ls_rr_sort" title='(anonymous namespace)::hybrid_ls_rr_sort' data-ref="(anonymousnamespace)::hybrid_ls_rr_sort">hybrid_ls_rr_sort</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_117hybrid_ls_rr_sort7isReadyEPN4llvm5SUnitEj" title='(anonymous namespace)::hybrid_ls_rr_sort::isReady' data-type='bool (anonymous namespace)::hybrid_ls_rr_sort::isReady(llvm::SUnit * SU, unsigned int CurCycle) const' data-ref="_ZNK12_GLOBAL__N_117hybrid_ls_rr_sort7isReadyEPN4llvm5SUnitEj">isReady</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col3 decl" id="463SU" title='SU' data-type='llvm::SUnit *' data-ref="463SU">SU</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="464CurCycle" title='CurCycle' data-type='unsigned int' data-ref="464CurCycle">CurCycle</dfn>) <em>const</em> {</td></tr>
<tr><th id="2650">2650</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="465ReadyDelay" title='ReadyDelay' data-type='const unsigned int' data-ref="465ReadyDelay">ReadyDelay</dfn> = <var>3</var>;</td></tr>
<tr><th id="2651">2651</th><td></td></tr>
<tr><th id="2652">2652</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::hybrid_ls_rr_sort::SPQ" title='(anonymous namespace)::hybrid_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::hybrid_ls_rr_sort::SPQ">SPQ</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase20MayReduceRegPressureEPN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::MayReduceRegPressure' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase20MayReduceRegPressureEPN4llvm5SUnitE">MayReduceRegPressure</a>(<a class="local col3 ref" href="#463SU" title='SU' data-ref="463SU">SU</a>)) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2653">2653</th><td></td></tr>
<tr><th id="2654">2654</th><td>  <b>if</b> (<a class="local col3 ref" href="#463SU" title='SU' data-ref="463SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &gt; (<a class="local col4 ref" href="#464CurCycle" title='CurCycle' data-ref="464CurCycle">CurCycle</a> + <a class="local col5 ref" href="#465ReadyDelay" title='ReadyDelay' data-ref="465ReadyDelay">ReadyDelay</a>)) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2655">2655</th><td></td></tr>
<tr><th id="2656">2656</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::hybrid_ls_rr_sort::SPQ" title='(anonymous namespace)::hybrid_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::hybrid_ls_rr_sort::SPQ">SPQ</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_118RegReductionPQBase12getHazardRecEv" title='(anonymous namespace)::RegReductionPQBase::getHazardRec' data-use='c' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase12getHazardRecEv">getHazardRec</a>()-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer13getHazardTypeEPNS_5SUnitEi" title='llvm::ScheduleHazardRecognizer::getHazardType' data-ref="_ZN4llvm24ScheduleHazardRecognizer13getHazardTypeEPNS_5SUnitEi">getHazardType</a>(<a class="local col3 ref" href="#463SU" title='SU' data-ref="463SU">SU</a>, -<a class="local col5 ref" href="#465ReadyDelay" title='ReadyDelay' data-ref="465ReadyDelay">ReadyDelay</a>)</td></tr>
<tr><th id="2657">2657</th><td>      != <a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoHazard">NoHazard</a>)</td></tr>
<tr><th id="2658">2658</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2659">2659</th><td></td></tr>
<tr><th id="2660">2660</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2661">2661</th><td>}</td></tr>
<tr><th id="2662">2662</th><td></td></tr>
<tr><th id="2663">2663</th><td><i  data-doc="_ZNK12_GLOBAL__N_117hybrid_ls_rr_sortclEPN4llvm5SUnitES3_">// Return true if right should be scheduled with higher priority than left.</i></td></tr>
<tr><th id="2664">2664</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::hybrid_ls_rr_sort" title='(anonymous namespace)::hybrid_ls_rr_sort' data-ref="(anonymousnamespace)::hybrid_ls_rr_sort">hybrid_ls_rr_sort</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_117hybrid_ls_rr_sortclEPN4llvm5SUnitES3_" title='(anonymous namespace)::hybrid_ls_rr_sort::operator()' data-type='bool (anonymous namespace)::hybrid_ls_rr_sort::operator()(llvm::SUnit * left, llvm::SUnit * right) const' data-ref="_ZNK12_GLOBAL__N_117hybrid_ls_rr_sortclEPN4llvm5SUnitES3_"><b>operator</b>()</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="466left" title='left' data-type='llvm::SUnit *' data-ref="466left">left</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="467right" title='right' data-type='llvm::SUnit *' data-ref="467right">right</dfn>) <em>const</em> {</td></tr>
<tr><th id="2665">2665</th><td>  <b>if</b> (<em>int</em> <dfn class="local col8 decl" id="468res" title='res' data-type='int' data-ref="468res"><a class="local col8 ref" href="#468res" title='res' data-ref="468res">res</a></dfn> = <a class="tu ref" href="#_ZL17checkSpecialNodesPKN4llvm5SUnitES2_" title='checkSpecialNodes' data-use='c' data-ref="_ZL17checkSpecialNodesPKN4llvm5SUnitES2_">checkSpecialNodes</a>(<a class="local col6 ref" href="#466left" title='left' data-ref="466left">left</a>, <a class="local col7 ref" href="#467right" title='right' data-ref="467right">right</a>))</td></tr>
<tr><th id="2666">2666</th><td>    <b>return</b> <a class="local col8 ref" href="#468res" title='res' data-ref="468res">res</a> &gt; <var>0</var>;</td></tr>
<tr><th id="2667">2667</th><td></td></tr>
<tr><th id="2668">2668</th><td>  <b>if</b> (<a class="local col6 ref" href="#466left" title='left' data-ref="466left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a> || <a class="local col7 ref" href="#467right" title='right' data-ref="467right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a>)</td></tr>
<tr><th id="2669">2669</th><td>    <i>// No way to compute latency of calls.</i></td></tr>
<tr><th id="2670">2670</th><td>    <b>return</b> <a class="tu ref" href="#_ZL8BURRSortPN4llvm5SUnitES1_PN12_GLOBAL__N_118RegReductionPQBaseE" title='BURRSort' data-use='c' data-ref="_ZL8BURRSortPN4llvm5SUnitES1_PN12_GLOBAL__N_118RegReductionPQBaseE">BURRSort</a>(<a class="local col6 ref" href="#466left" title='left' data-ref="466left">left</a>, <a class="local col7 ref" href="#467right" title='right' data-ref="467right">right</a>, <a class="tu member" href="#(anonymousnamespace)::hybrid_ls_rr_sort::SPQ" title='(anonymous namespace)::hybrid_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::hybrid_ls_rr_sort::SPQ">SPQ</a>);</td></tr>
<tr><th id="2671">2671</th><td></td></tr>
<tr><th id="2672">2672</th><td>  <em>bool</em> <dfn class="local col9 decl" id="469LHigh" title='LHigh' data-type='bool' data-ref="469LHigh">LHigh</dfn> = <a class="tu member" href="#(anonymousnamespace)::hybrid_ls_rr_sort::SPQ" title='(anonymous namespace)::hybrid_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::hybrid_ls_rr_sort::SPQ">SPQ</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase15HighRegPressureEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::HighRegPressure' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15HighRegPressureEPKN4llvm5SUnitE">HighRegPressure</a>(<a class="local col6 ref" href="#466left" title='left' data-ref="466left">left</a>);</td></tr>
<tr><th id="2673">2673</th><td>  <em>bool</em> <dfn class="local col0 decl" id="470RHigh" title='RHigh' data-type='bool' data-ref="470RHigh">RHigh</dfn> = <a class="tu member" href="#(anonymousnamespace)::hybrid_ls_rr_sort::SPQ" title='(anonymous namespace)::hybrid_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::hybrid_ls_rr_sort::SPQ">SPQ</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase15HighRegPressureEPKN4llvm5SUnitE" title='(anonymous namespace)::RegReductionPQBase::HighRegPressure' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15HighRegPressureEPKN4llvm5SUnitE">HighRegPressure</a>(<a class="local col7 ref" href="#467right" title='right' data-ref="467right">right</a>);</td></tr>
<tr><th id="2674">2674</th><td>  <i>// Avoid causing spills. If register pressure is high, schedule for</i></td></tr>
<tr><th id="2675">2675</th><td><i>  // register pressure reduction.</i></td></tr>
<tr><th id="2676">2676</th><td>  <b>if</b> (<a class="local col9 ref" href="#469LHigh" title='LHigh' data-ref="469LHigh">LHigh</a> &amp;&amp; !<a class="local col0 ref" href="#470RHigh" title='RHigh' data-ref="470RHigh">RHigh</a>) {</td></tr>
<tr><th id="2677">2677</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;  pressure SU(&quot; &lt;&lt; left-&gt;NodeNum &lt;&lt; &quot;) &gt; SU(&quot; &lt;&lt; right-&gt;NodeNum &lt;&lt; &quot;)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  pressure SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#466left" title='left' data-ref="466left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") &gt; SU("</q></td></tr>
<tr><th id="2678">2678</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#467right" title='right' data-ref="467right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>);</td></tr>
<tr><th id="2679">2679</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2680">2680</th><td>  }</td></tr>
<tr><th id="2681">2681</th><td>  <b>else</b> <b>if</b> (!<a class="local col9 ref" href="#469LHigh" title='LHigh' data-ref="469LHigh">LHigh</a> &amp;&amp; <a class="local col0 ref" href="#470RHigh" title='RHigh' data-ref="470RHigh">RHigh</a>) {</td></tr>
<tr><th id="2682">2682</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;  pressure SU(&quot; &lt;&lt; right-&gt;NodeNum &lt;&lt; &quot;) &gt; SU(&quot; &lt;&lt; left-&gt;NodeNum &lt;&lt; &quot;)\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  pressure SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#467right" title='right' data-ref="467right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") &gt; SU("</q></td></tr>
<tr><th id="2683">2683</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#466left" title='left' data-ref="466left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>")\n"</q>);</td></tr>
<tr><th id="2684">2684</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2685">2685</th><td>  }</td></tr>
<tr><th id="2686">2686</th><td>  <b>if</b> (!<a class="local col9 ref" href="#469LHigh" title='LHigh' data-ref="469LHigh">LHigh</a> &amp;&amp; !<a class="local col0 ref" href="#470RHigh" title='RHigh' data-ref="470RHigh">RHigh</a>) {</td></tr>
<tr><th id="2687">2687</th><td>    <em>int</em> <dfn class="local col1 decl" id="471result" title='result' data-type='int' data-ref="471result">result</dfn> = <a class="tu ref" href="#_ZL16BUCompareLatencyPN4llvm5SUnitES1_bPN12_GLOBAL__N_118RegReductionPQBaseE" title='BUCompareLatency' data-use='c' data-ref="_ZL16BUCompareLatencyPN4llvm5SUnitES1_bPN12_GLOBAL__N_118RegReductionPQBaseE">BUCompareLatency</a>(<a class="local col6 ref" href="#466left" title='left' data-ref="466left">left</a>, <a class="local col7 ref" href="#467right" title='right' data-ref="467right">right</a>, <b>true</b> <i>/*checkPref*/</i>, <a class="tu member" href="#(anonymousnamespace)::hybrid_ls_rr_sort::SPQ" title='(anonymous namespace)::hybrid_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::hybrid_ls_rr_sort::SPQ">SPQ</a>);</td></tr>
<tr><th id="2688">2688</th><td>    <b>if</b> (<a class="local col1 ref" href="#471result" title='result' data-ref="471result">result</a> != <var>0</var>)</td></tr>
<tr><th id="2689">2689</th><td>      <b>return</b> <a class="local col1 ref" href="#471result" title='result' data-ref="471result">result</a> &gt; <var>0</var>;</td></tr>
<tr><th id="2690">2690</th><td>  }</td></tr>
<tr><th id="2691">2691</th><td>  <b>return</b> <a class="tu ref" href="#_ZL8BURRSortPN4llvm5SUnitES1_PN12_GLOBAL__N_118RegReductionPQBaseE" title='BURRSort' data-use='c' data-ref="_ZL8BURRSortPN4llvm5SUnitES1_PN12_GLOBAL__N_118RegReductionPQBaseE">BURRSort</a>(<a class="local col6 ref" href="#466left" title='left' data-ref="466left">left</a>, <a class="local col7 ref" href="#467right" title='right' data-ref="467right">right</a>, <a class="tu member" href="#(anonymousnamespace)::hybrid_ls_rr_sort::SPQ" title='(anonymous namespace)::hybrid_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::hybrid_ls_rr_sort::SPQ">SPQ</a>);</td></tr>
<tr><th id="2692">2692</th><td>}</td></tr>
<tr><th id="2693">2693</th><td></td></tr>
<tr><th id="2694">2694</th><td><i  data-doc="_ZNK12_GLOBAL__N_114ilp_ls_rr_sort7isReadyEPN4llvm5SUnitEj">// Schedule as many instructions in each cycle as possible. So don't make an</i></td></tr>
<tr><th id="2695">2695</th><td><i  data-doc="_ZNK12_GLOBAL__N_114ilp_ls_rr_sort7isReadyEPN4llvm5SUnitEj">// instruction available unless it is ready in the current cycle.</i></td></tr>
<tr><th id="2696">2696</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ilp_ls_rr_sort" title='(anonymous namespace)::ilp_ls_rr_sort' data-ref="(anonymousnamespace)::ilp_ls_rr_sort">ilp_ls_rr_sort</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114ilp_ls_rr_sort7isReadyEPN4llvm5SUnitEj" title='(anonymous namespace)::ilp_ls_rr_sort::isReady' data-type='bool (anonymous namespace)::ilp_ls_rr_sort::isReady(llvm::SUnit * SU, unsigned int CurCycle) const' data-ref="_ZNK12_GLOBAL__N_114ilp_ls_rr_sort7isReadyEPN4llvm5SUnitEj">isReady</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="472SU" title='SU' data-type='llvm::SUnit *' data-ref="472SU">SU</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="473CurCycle" title='CurCycle' data-type='unsigned int' data-ref="473CurCycle">CurCycle</dfn>) <em>const</em> {</td></tr>
<tr><th id="2697">2697</th><td>  <b>if</b> (<a class="local col2 ref" href="#472SU" title='SU' data-ref="472SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &gt; <a class="local col3 ref" href="#473CurCycle" title='CurCycle' data-ref="473CurCycle">CurCycle</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2698">2698</th><td></td></tr>
<tr><th id="2699">2699</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::ilp_ls_rr_sort::SPQ" title='(anonymous namespace)::ilp_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::ilp_ls_rr_sort::SPQ">SPQ</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_118RegReductionPQBase12getHazardRecEv" title='(anonymous namespace)::RegReductionPQBase::getHazardRec' data-use='c' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase12getHazardRecEv">getHazardRec</a>()-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#_ZN4llvm24ScheduleHazardRecognizer13getHazardTypeEPNS_5SUnitEi" title='llvm::ScheduleHazardRecognizer::getHazardType' data-ref="_ZN4llvm24ScheduleHazardRecognizer13getHazardTypeEPNS_5SUnitEi">getHazardType</a>(<a class="local col2 ref" href="#472SU" title='SU' data-ref="472SU">SU</a>, <var>0</var>)</td></tr>
<tr><th id="2700">2700</th><td>      != <a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer">ScheduleHazardRecognizer</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer::HazardType::NoHazard" title='llvm::ScheduleHazardRecognizer::HazardType::NoHazard' data-ref="llvm::ScheduleHazardRecognizer::HazardType::NoHazard">NoHazard</a>)</td></tr>
<tr><th id="2701">2701</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2702">2702</th><td></td></tr>
<tr><th id="2703">2703</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2704">2704</th><td>}</td></tr>
<tr><th id="2705">2705</th><td></td></tr>
<tr><th id="2706">2706</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL19canEnableCoalescingPN4llvm5SUnitE" title='canEnableCoalescing' data-type='bool canEnableCoalescing(llvm::SUnit * SU)' data-ref="_ZL19canEnableCoalescingPN4llvm5SUnitE">canEnableCoalescing</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="474SU" title='SU' data-type='llvm::SUnit *' data-ref="474SU">SU</dfn>) {</td></tr>
<tr><th id="2707">2707</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="475Opc" title='Opc' data-type='unsigned int' data-ref="475Opc">Opc</dfn> = <a class="local col4 ref" href="#474SU" title='SU' data-ref="474SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>() ? <a class="local col4 ref" href="#474SU" title='SU' data-ref="474SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() : <var>0</var>;</td></tr>
<tr><th id="2708">2708</th><td>  <b>if</b> (<a class="local col5 ref" href="#475Opc" title='Opc' data-ref="475Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::TokenFactor" title='llvm::ISD::NodeType::TokenFactor' data-ref="llvm::ISD::NodeType::TokenFactor">TokenFactor</a> || <a class="local col5 ref" href="#475Opc" title='Opc' data-ref="475Opc">Opc</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a>)</td></tr>
<tr><th id="2709">2709</th><td>    <i>// CopyToReg should be close to its uses to facilitate coalescing and</i></td></tr>
<tr><th id="2710">2710</th><td><i>    // avoid spilling.</i></td></tr>
<tr><th id="2711">2711</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2712">2712</th><td></td></tr>
<tr><th id="2713">2713</th><td>  <b>if</b> (<a class="local col5 ref" href="#475Opc" title='Opc' data-ref="475Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a> ||</td></tr>
<tr><th id="2714">2714</th><td>      <a class="local col5 ref" href="#475Opc" title='Opc' data-ref="475Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a> ||</td></tr>
<tr><th id="2715">2715</th><td>      <a class="local col5 ref" href="#475Opc" title='Opc' data-ref="475Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>)</td></tr>
<tr><th id="2716">2716</th><td>    <i>// EXTRACT_SUBREG, INSERT_SUBREG, and SUBREG_TO_REG nodes should be</i></td></tr>
<tr><th id="2717">2717</th><td><i>    // close to their uses to facilitate coalescing.</i></td></tr>
<tr><th id="2718">2718</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2719">2719</th><td></td></tr>
<tr><th id="2720">2720</th><td>  <b>if</b> (<a class="local col4 ref" href="#474SU" title='SU' data-ref="474SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPreds" title='llvm::SUnit::NumPreds' data-ref="llvm::SUnit::NumPreds">NumPreds</a> == <var>0</var> &amp;&amp; <a class="local col4 ref" href="#474SU" title='SU' data-ref="474SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccs" title='llvm::SUnit::NumSuccs' data-ref="llvm::SUnit::NumSuccs">NumSuccs</a> != <var>0</var>)</td></tr>
<tr><th id="2721">2721</th><td>    <i>// If SU does not have a register def, schedule it close to its uses</i></td></tr>
<tr><th id="2722">2722</th><td><i>    // because it does not lengthen any live ranges.</i></td></tr>
<tr><th id="2723">2723</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2724">2724</th><td></td></tr>
<tr><th id="2725">2725</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2726">2726</th><td>}</td></tr>
<tr><th id="2727">2727</th><td></td></tr>
<tr><th id="2728">2728</th><td><i  data-doc="_ZNK12_GLOBAL__N_114ilp_ls_rr_sortclEPN4llvm5SUnitES3_">// list-ilp is currently an experimental scheduler that allows various</i></td></tr>
<tr><th id="2729">2729</th><td><i  data-doc="_ZNK12_GLOBAL__N_114ilp_ls_rr_sortclEPN4llvm5SUnitES3_">// heuristics to be enabled prior to the normal register reduction logic.</i></td></tr>
<tr><th id="2730">2730</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ilp_ls_rr_sort" title='(anonymous namespace)::ilp_ls_rr_sort' data-ref="(anonymousnamespace)::ilp_ls_rr_sort">ilp_ls_rr_sort</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_114ilp_ls_rr_sortclEPN4llvm5SUnitES3_" title='(anonymous namespace)::ilp_ls_rr_sort::operator()' data-type='bool (anonymous namespace)::ilp_ls_rr_sort::operator()(llvm::SUnit * left, llvm::SUnit * right) const' data-ref="_ZNK12_GLOBAL__N_114ilp_ls_rr_sortclEPN4llvm5SUnitES3_"><b>operator</b>()</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="476left" title='left' data-type='llvm::SUnit *' data-ref="476left">left</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="477right" title='right' data-type='llvm::SUnit *' data-ref="477right">right</dfn>) <em>const</em> {</td></tr>
<tr><th id="2731">2731</th><td>  <b>if</b> (<em>int</em> <dfn class="local col8 decl" id="478res" title='res' data-type='int' data-ref="478res"><a class="local col8 ref" href="#478res" title='res' data-ref="478res">res</a></dfn> = <a class="tu ref" href="#_ZL17checkSpecialNodesPKN4llvm5SUnitES2_" title='checkSpecialNodes' data-use='c' data-ref="_ZL17checkSpecialNodesPKN4llvm5SUnitES2_">checkSpecialNodes</a>(<a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>, <a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>))</td></tr>
<tr><th id="2732">2732</th><td>    <b>return</b> <a class="local col8 ref" href="#478res" title='res' data-ref="478res">res</a> &gt; <var>0</var>;</td></tr>
<tr><th id="2733">2733</th><td></td></tr>
<tr><th id="2734">2734</th><td>  <b>if</b> (<a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a> || <a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCall" title='llvm::SUnit::isCall' data-ref="llvm::SUnit::isCall">isCall</a>)</td></tr>
<tr><th id="2735">2735</th><td>    <i>// No way to compute latency of calls.</i></td></tr>
<tr><th id="2736">2736</th><td>    <b>return</b> <a class="tu ref" href="#_ZL8BURRSortPN4llvm5SUnitES1_PN12_GLOBAL__N_118RegReductionPQBaseE" title='BURRSort' data-use='c' data-ref="_ZL8BURRSortPN4llvm5SUnitES1_PN12_GLOBAL__N_118RegReductionPQBaseE">BURRSort</a>(<a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>, <a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>, <a class="tu member" href="#(anonymousnamespace)::ilp_ls_rr_sort::SPQ" title='(anonymous namespace)::ilp_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::ilp_ls_rr_sort::SPQ">SPQ</a>);</td></tr>
<tr><th id="2737">2737</th><td></td></tr>
<tr><th id="2738">2738</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="479LLiveUses" title='LLiveUses' data-type='unsigned int' data-ref="479LLiveUses">LLiveUses</dfn> = <var>0</var>, <dfn class="local col0 decl" id="480RLiveUses" title='RLiveUses' data-type='unsigned int' data-ref="480RLiveUses">RLiveUses</dfn> = <var>0</var>;</td></tr>
<tr><th id="2739">2739</th><td>  <em>int</em> <dfn class="local col1 decl" id="481LPDiff" title='LPDiff' data-type='int' data-ref="481LPDiff">LPDiff</dfn> = <var>0</var>, <dfn class="local col2 decl" id="482RPDiff" title='RPDiff' data-type='int' data-ref="482RPDiff">RPDiff</dfn> = <var>0</var>;</td></tr>
<tr><th id="2740">2740</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedRegPressure" title='DisableSchedRegPressure' data-use='m' data-ref="DisableSchedRegPressure">DisableSchedRegPressure</a> || !<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedLiveUses" title='DisableSchedLiveUses' data-use='m' data-ref="DisableSchedLiveUses">DisableSchedLiveUses</a>) {</td></tr>
<tr><th id="2741">2741</th><td>    <a class="local col1 ref" href="#481LPDiff" title='LPDiff' data-ref="481LPDiff">LPDiff</a> = <a class="tu member" href="#(anonymousnamespace)::ilp_ls_rr_sort::SPQ" title='(anonymous namespace)::ilp_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::ilp_ls_rr_sort::SPQ">SPQ</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj" title='(anonymous namespace)::RegReductionPQBase::RegPressureDiff' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj">RegPressureDiff</a>(<a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>, <span class='refarg'><a class="local col9 ref" href="#479LLiveUses" title='LLiveUses' data-ref="479LLiveUses">LLiveUses</a></span>);</td></tr>
<tr><th id="2742">2742</th><td>    <a class="local col2 ref" href="#482RPDiff" title='RPDiff' data-ref="482RPDiff">RPDiff</a> = <a class="tu member" href="#(anonymousnamespace)::ilp_ls_rr_sort::SPQ" title='(anonymous namespace)::ilp_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::ilp_ls_rr_sort::SPQ">SPQ</a>-&gt;<a class="tu ref" href="#_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj" title='(anonymous namespace)::RegReductionPQBase::RegPressureDiff' data-use='c' data-ref="_ZNK12_GLOBAL__N_118RegReductionPQBase15RegPressureDiffEPN4llvm5SUnitERj">RegPressureDiff</a>(<a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>, <span class='refarg'><a class="local col0 ref" href="#480RLiveUses" title='RLiveUses' data-ref="480RLiveUses">RLiveUses</a></span>);</td></tr>
<tr><th id="2743">2743</th><td>  }</td></tr>
<tr><th id="2744">2744</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedRegPressure" title='DisableSchedRegPressure' data-use='m' data-ref="DisableSchedRegPressure">DisableSchedRegPressure</a> &amp;&amp; <a class="local col1 ref" href="#481LPDiff" title='LPDiff' data-ref="481LPDiff">LPDiff</a> != <a class="local col2 ref" href="#482RPDiff" title='RPDiff' data-ref="482RPDiff">RPDiff</a>) {</td></tr>
<tr><th id="2745">2745</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;RegPressureDiff SU(&quot; &lt;&lt; left-&gt;NodeNum &lt;&lt; &quot;): &quot; &lt;&lt; LPDiff &lt;&lt; &quot; != SU(&quot; &lt;&lt; right-&gt;NodeNum &lt;&lt; &quot;): &quot; &lt;&lt; RPDiff &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"RegPressureDiff SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="2746">2746</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col1 ref" href="#481LPDiff" title='LPDiff' data-ref="481LPDiff">LPDiff</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" != SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="2747">2747</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#482RPDiff" title='RPDiff' data-ref="482RPDiff">RPDiff</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2748">2748</th><td>    <b>return</b> <a class="local col1 ref" href="#481LPDiff" title='LPDiff' data-ref="481LPDiff">LPDiff</a> &gt; <a class="local col2 ref" href="#482RPDiff" title='RPDiff' data-ref="482RPDiff">RPDiff</a>;</td></tr>
<tr><th id="2749">2749</th><td>  }</td></tr>
<tr><th id="2750">2750</th><td></td></tr>
<tr><th id="2751">2751</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedRegPressure" title='DisableSchedRegPressure' data-use='m' data-ref="DisableSchedRegPressure">DisableSchedRegPressure</a> &amp;&amp; (<a class="local col1 ref" href="#481LPDiff" title='LPDiff' data-ref="481LPDiff">LPDiff</a> &gt; <var>0</var> || <a class="local col2 ref" href="#482RPDiff" title='RPDiff' data-ref="482RPDiff">RPDiff</a> &gt; <var>0</var>)) {</td></tr>
<tr><th id="2752">2752</th><td>    <em>bool</em> <dfn class="local col3 decl" id="483LReduce" title='LReduce' data-type='bool' data-ref="483LReduce">LReduce</dfn> = <a class="tu ref" href="#_ZL19canEnableCoalescingPN4llvm5SUnitE" title='canEnableCoalescing' data-use='c' data-ref="_ZL19canEnableCoalescingPN4llvm5SUnitE">canEnableCoalescing</a>(<a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>);</td></tr>
<tr><th id="2753">2753</th><td>    <em>bool</em> <dfn class="local col4 decl" id="484RReduce" title='RReduce' data-type='bool' data-ref="484RReduce">RReduce</dfn> = <a class="tu ref" href="#_ZL19canEnableCoalescingPN4llvm5SUnitE" title='canEnableCoalescing' data-use='c' data-ref="_ZL19canEnableCoalescingPN4llvm5SUnitE">canEnableCoalescing</a>(<a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>);</td></tr>
<tr><th id="2754">2754</th><td>    <b>if</b> (<a class="local col3 ref" href="#483LReduce" title='LReduce' data-ref="483LReduce">LReduce</a> &amp;&amp; !<a class="local col4 ref" href="#484RReduce" title='RReduce' data-ref="484RReduce">RReduce</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2755">2755</th><td>    <b>if</b> (<a class="local col4 ref" href="#484RReduce" title='RReduce' data-ref="484RReduce">RReduce</a> &amp;&amp; !<a class="local col3 ref" href="#483LReduce" title='LReduce' data-ref="483LReduce">LReduce</a>) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2756">2756</th><td>  }</td></tr>
<tr><th id="2757">2757</th><td></td></tr>
<tr><th id="2758">2758</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedLiveUses" title='DisableSchedLiveUses' data-use='m' data-ref="DisableSchedLiveUses">DisableSchedLiveUses</a> &amp;&amp; (<a class="local col9 ref" href="#479LLiveUses" title='LLiveUses' data-ref="479LLiveUses">LLiveUses</a> != <a class="local col0 ref" href="#480RLiveUses" title='RLiveUses' data-ref="480RLiveUses">RLiveUses</a>)) {</td></tr>
<tr><th id="2759">2759</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Live uses SU(&quot; &lt;&lt; left-&gt;NodeNum &lt;&lt; &quot;): &quot; &lt;&lt; LLiveUses &lt;&lt; &quot; != SU(&quot; &lt;&lt; right-&gt;NodeNum &lt;&lt; &quot;): &quot; &lt;&lt; RLiveUses &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Live uses SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#479LLiveUses" title='LLiveUses' data-ref="479LLiveUses">LLiveUses</a></td></tr>
<tr><th id="2760">2760</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" != SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#480RLiveUses" title='RLiveUses' data-ref="480RLiveUses">RLiveUses</a></td></tr>
<tr><th id="2761">2761</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2762">2762</th><td>    <b>return</b> <a class="local col9 ref" href="#479LLiveUses" title='LLiveUses' data-ref="479LLiveUses">LLiveUses</a> &lt; <a class="local col0 ref" href="#480RLiveUses" title='RLiveUses' data-ref="480RLiveUses">RLiveUses</a>;</td></tr>
<tr><th id="2763">2763</th><td>  }</td></tr>
<tr><th id="2764">2764</th><td></td></tr>
<tr><th id="2765">2765</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedStalls" title='DisableSchedStalls' data-use='m' data-ref="DisableSchedStalls">DisableSchedStalls</a>) {</td></tr>
<tr><th id="2766">2766</th><td>    <em>bool</em> <dfn class="local col5 decl" id="485LStall" title='LStall' data-type='bool' data-ref="485LStall">LStall</dfn> = <a class="tu ref" href="#_ZL10BUHasStallPN4llvm5SUnitEiPN12_GLOBAL__N_118RegReductionPQBaseE" title='BUHasStall' data-use='c' data-ref="_ZL10BUHasStallPN4llvm5SUnitEiPN12_GLOBAL__N_118RegReductionPQBaseE">BUHasStall</a>(<a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>, <a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>(), <a class="tu member" href="#(anonymousnamespace)::ilp_ls_rr_sort::SPQ" title='(anonymous namespace)::ilp_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::ilp_ls_rr_sort::SPQ">SPQ</a>);</td></tr>
<tr><th id="2767">2767</th><td>    <em>bool</em> <dfn class="local col6 decl" id="486RStall" title='RStall' data-type='bool' data-ref="486RStall">RStall</dfn> = <a class="tu ref" href="#_ZL10BUHasStallPN4llvm5SUnitEiPN12_GLOBAL__N_118RegReductionPQBaseE" title='BUHasStall' data-use='c' data-ref="_ZL10BUHasStallPN4llvm5SUnitEiPN12_GLOBAL__N_118RegReductionPQBaseE">BUHasStall</a>(<a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>, <a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>(), <a class="tu member" href="#(anonymousnamespace)::ilp_ls_rr_sort::SPQ" title='(anonymous namespace)::ilp_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::ilp_ls_rr_sort::SPQ">SPQ</a>);</td></tr>
<tr><th id="2768">2768</th><td>    <b>if</b> (<a class="local col5 ref" href="#485LStall" title='LStall' data-ref="485LStall">LStall</a> != <a class="local col6 ref" href="#486RStall" title='RStall' data-ref="486RStall">RStall</a>)</td></tr>
<tr><th id="2769">2769</th><td>      <b>return</b> <a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &gt; <a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="2770">2770</th><td>  }</td></tr>
<tr><th id="2771">2771</th><td></td></tr>
<tr><th id="2772">2772</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedCriticalPath" title='DisableSchedCriticalPath' data-use='m' data-ref="DisableSchedCriticalPath">DisableSchedCriticalPath</a>) {</td></tr>
<tr><th id="2773">2773</th><td>    <em>int</em> <dfn class="local col7 decl" id="487spread" title='spread' data-type='int' data-ref="487spread">spread</dfn> = (<em>int</em>)<a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() - (<em>int</em>)<a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>();</td></tr>
<tr><th id="2774">2774</th><td>    <b>if</b> (<span class="namespace">std::</span><a class="ref" href="../../../../../include/stdlib.h.html#abs" title='abs' data-ref="abs">abs</a>(<a class="local col7 ref" href="#487spread" title='spread' data-ref="487spread">spread</a>) &gt; <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxReorderWindow" title='MaxReorderWindow' data-use='m' data-ref="MaxReorderWindow">MaxReorderWindow</a>) {</td></tr>
<tr><th id="2775">2775</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;Depth of SU(&quot; &lt;&lt; left-&gt;NodeNum &lt;&lt; &quot;): &quot; &lt;&lt; left-&gt;getDepth() &lt;&lt; &quot; != SU(&quot; &lt;&lt; right-&gt;NodeNum &lt;&lt; &quot;): &quot; &lt;&lt; right-&gt;getDepth() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Depth of SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q></td></tr>
<tr><th id="2776">2776</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" != SU("</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="2777">2777</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"): "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="2778">2778</th><td>      <b>return</b> <a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>() &lt; <a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getDepthEv" title='llvm::SUnit::getDepth' data-ref="_ZNK4llvm5SUnit8getDepthEv">getDepth</a>();</td></tr>
<tr><th id="2779">2779</th><td>    }</td></tr>
<tr><th id="2780">2780</th><td>  }</td></tr>
<tr><th id="2781">2781</th><td></td></tr>
<tr><th id="2782">2782</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableSchedHeight" title='DisableSchedHeight' data-use='m' data-ref="DisableSchedHeight">DisableSchedHeight</a> &amp;&amp; <a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() != <a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>()) {</td></tr>
<tr><th id="2783">2783</th><td>    <em>int</em> <dfn class="local col8 decl" id="488spread" title='spread' data-type='int' data-ref="488spread">spread</dfn> = (<em>int</em>)<a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() - (<em>int</em>)<a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="2784">2784</th><td>    <b>if</b> (<span class="namespace">std::</span><a class="ref" href="../../../../../include/stdlib.h.html#abs" title='abs' data-ref="abs">abs</a>(<a class="local col8 ref" href="#488spread" title='spread' data-ref="488spread">spread</a>) &gt; <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#MaxReorderWindow" title='MaxReorderWindow' data-use='m' data-ref="MaxReorderWindow">MaxReorderWindow</a>)</td></tr>
<tr><th id="2785">2785</th><td>      <b>return</b> <a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &gt; <a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>();</td></tr>
<tr><th id="2786">2786</th><td>  }</td></tr>
<tr><th id="2787">2787</th><td></td></tr>
<tr><th id="2788">2788</th><td>  <b>return</b> <a class="tu ref" href="#_ZL8BURRSortPN4llvm5SUnitES1_PN12_GLOBAL__N_118RegReductionPQBaseE" title='BURRSort' data-use='c' data-ref="_ZL8BURRSortPN4llvm5SUnitES1_PN12_GLOBAL__N_118RegReductionPQBaseE">BURRSort</a>(<a class="local col6 ref" href="#476left" title='left' data-ref="476left">left</a>, <a class="local col7 ref" href="#477right" title='right' data-ref="477right">right</a>, <a class="tu member" href="#(anonymousnamespace)::ilp_ls_rr_sort::SPQ" title='(anonymous namespace)::ilp_ls_rr_sort::SPQ' data-use='r' data-ref="(anonymousnamespace)::ilp_ls_rr_sort::SPQ">SPQ</a>);</td></tr>
<tr><th id="2789">2789</th><td>}</td></tr>
<tr><th id="2790">2790</th><td></td></tr>
<tr><th id="2791">2791</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_118RegReductionPQBase9initNodesERSt6vectorIN4llvm5SUnitESaIS3_EE" title='(anonymous namespace)::RegReductionPQBase::initNodes' data-type='void (anonymous namespace)::RegReductionPQBase::initNodes(std::vector&lt;SUnit&gt; &amp; sunits)' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase9initNodesERSt6vectorIN4llvm5SUnitESaIS3_EE">initNodes</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt; &amp;<dfn class="local col9 decl" id="489sunits" title='sunits' data-type='std::vector&lt;SUnit&gt; &amp;' data-ref="489sunits">sunits</dfn>) {</td></tr>
<tr><th id="2792">2792</th><td>  <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SUnits" title='(anonymous namespace)::RegReductionPQBase::SUnits' data-use='w' data-ref="(anonymousnamespace)::RegReductionPQBase::SUnits">SUnits</a> = &amp;<a class="local col9 ref" href="#489sunits" title='sunits' data-ref="489sunits">sunits</a>;</td></tr>
<tr><th id="2793">2793</th><td>  <i>// Add pseudo dependency edges for two-address nodes.</i></td></tr>
<tr><th id="2794">2794</th><td>  <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#Disable2AddrHack" title='Disable2AddrHack' data-use='m' data-ref="Disable2AddrHack">Disable2AddrHack</a>)</td></tr>
<tr><th id="2795">2795</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv" title='(anonymous namespace)::RegReductionPQBase::AddPseudoTwoAddrDeps' data-use='c' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv">AddPseudoTwoAddrDeps</a>();</td></tr>
<tr><th id="2796">2796</th><td>  <i>// Reroute edges to nodes with multiple uses.</i></td></tr>
<tr><th id="2797">2797</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TracksRegPressure" title='(anonymous namespace)::RegReductionPQBase::TracksRegPressure' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TracksRegPressure">TracksRegPressure</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SrcOrder" title='(anonymous namespace)::RegReductionPQBase::SrcOrder' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::SrcOrder">SrcOrder</a>)</td></tr>
<tr><th id="2798">2798</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv" title='(anonymous namespace)::RegReductionPQBase::PrescheduleNodesWithMultipleUses' data-use='c' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">PrescheduleNodesWithMultipleUses</a>();</td></tr>
<tr><th id="2799">2799</th><td>  <i>// Calculate node priorities.</i></td></tr>
<tr><th id="2800">2800</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_118RegReductionPQBase27CalculateSethiUllmanNumbersEv" title='(anonymous namespace)::RegReductionPQBase::CalculateSethiUllmanNumbers' data-use='c' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase27CalculateSethiUllmanNumbersEv">CalculateSethiUllmanNumbers</a>();</td></tr>
<tr><th id="2801">2801</th><td></td></tr>
<tr><th id="2802">2802</th><td>  <i>// For single block loops, mark nodes that look like canonical IV increments.</i></td></tr>
<tr><th id="2803">2803</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a>-&gt;<a class="ref" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a>-&gt;<a class="ref" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes::BB" title='llvm::ScheduleDAGSDNodes::BB' data-ref="llvm::ScheduleDAGSDNodes::BB">BB</a>))</td></tr>
<tr><th id="2804">2804</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col0 decl" id="490SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="490SU">SU</dfn> : <a class="local col9 ref" href="#489sunits" title='sunits' data-ref="489sunits">sunits</a>)</td></tr>
<tr><th id="2805">2805</th><td>      <a class="tu ref" href="#_ZL13initVRegCyclePN4llvm5SUnitE" title='initVRegCycle' data-use='c' data-ref="_ZL13initVRegCyclePN4llvm5SUnitE">initVRegCycle</a>(&amp;<a class="local col0 ref" href="#490SU" title='SU' data-ref="490SU">SU</a>);</td></tr>
<tr><th id="2806">2806</th><td>}</td></tr>
<tr><th id="2807">2807</th><td></td></tr>
<tr><th id="2808">2808</th><td><i  data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase10canClobberEPKN4llvm5SUnitES4_">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2809">2809</th><td><i  data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase10canClobberEPKN4llvm5SUnitES4_">//                    Preschedule for Register Pressure</i></td></tr>
<tr><th id="2810">2810</th><td><i  data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase10canClobberEPKN4llvm5SUnitES4_">//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="2811">2811</th><td></td></tr>
<tr><th id="2812">2812</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118RegReductionPQBase10canClobberEPKN4llvm5SUnitES4_" title='(anonymous namespace)::RegReductionPQBase::canClobber' data-type='bool (anonymous namespace)::RegReductionPQBase::canClobber(const llvm::SUnit * SU, const llvm::SUnit * Op)' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase10canClobberEPKN4llvm5SUnitES4_">canClobber</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="491SU" title='SU' data-type='const llvm::SUnit *' data-ref="491SU">SU</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="492Op" title='Op' data-type='const llvm::SUnit *' data-ref="492Op">Op</dfn>) {</td></tr>
<tr><th id="2813">2813</th><td>  <b>if</b> (<a class="local col1 ref" href="#491SU" title='SU' data-ref="491SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isTwoAddress" title='llvm::SUnit::isTwoAddress' data-ref="llvm::SUnit::isTwoAddress">isTwoAddress</a>) {</td></tr>
<tr><th id="2814">2814</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="493Opc" title='Opc' data-type='unsigned int' data-ref="493Opc">Opc</dfn> = <a class="local col1 ref" href="#491SU" title='SU' data-ref="491SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="2815">2815</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="494MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="494MCID">MCID</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TII" title='(anonymous namespace)::RegReductionPQBase::TII' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#493Opc" title='Opc' data-ref="493Opc">Opc</a>);</td></tr>
<tr><th id="2816">2816</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="495NumRes" title='NumRes' data-type='unsigned int' data-ref="495NumRes">NumRes</dfn> = <a class="local col4 ref" href="#494MCID" title='MCID' data-ref="494MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="2817">2817</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="496NumOps" title='NumOps' data-type='unsigned int' data-ref="496NumOps">NumOps</dfn> = <a class="local col4 ref" href="#494MCID" title='MCID' data-ref="494MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() - <a class="local col5 ref" href="#495NumRes" title='NumRes' data-ref="495NumRes">NumRes</a>;</td></tr>
<tr><th id="2818">2818</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="497i" title='i' data-type='unsigned int' data-ref="497i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#497i" title='i' data-ref="497i">i</a> != <a class="local col6 ref" href="#496NumOps" title='NumOps' data-ref="496NumOps">NumOps</a>; ++<a class="local col7 ref" href="#497i" title='i' data-ref="497i">i</a>) {</td></tr>
<tr><th id="2819">2819</th><td>      <b>if</b> (<a class="local col4 ref" href="#494MCID" title='MCID' data-ref="494MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col7 ref" href="#497i" title='i' data-ref="497i">i</a>+<a class="local col5 ref" href="#495NumRes" title='NumRes' data-ref="495NumRes">NumRes</a>, <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>) != -<var>1</var>) {</td></tr>
<tr><th id="2820">2820</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="498DU" title='DU' data-type='llvm::SDNode *' data-ref="498DU">DU</dfn> = <a class="local col1 ref" href="#491SU" title='SU' data-ref="491SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#497i" title='i' data-ref="497i">i</a>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="2821">2821</th><td>        <b>if</b> (<a class="local col8 ref" href="#498DU" title='DU' data-ref="498DU">DU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>() != -<var>1</var> &amp;&amp;</td></tr>
<tr><th id="2822">2822</th><td>            <a class="local col2 ref" href="#492Op" title='Op' data-ref="492Op">Op</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::OrigNode" title='llvm::SUnit::OrigNode' data-ref="llvm::SUnit::OrigNode">OrigNode</a> == &amp;(*<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SUnits" title='(anonymous namespace)::RegReductionPQBase::SUnits' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::SUnits">SUnits</a>)<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col8 ref" href="#498DU" title='DU' data-ref="498DU">DU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>()]</a>)</td></tr>
<tr><th id="2823">2823</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2824">2824</th><td>      }</td></tr>
<tr><th id="2825">2825</th><td>    }</td></tr>
<tr><th id="2826">2826</th><td>  }</td></tr>
<tr><th id="2827">2827</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2828">2828</th><td>}</td></tr>
<tr><th id="2829">2829</th><td></td></tr>
<tr><th id="2830">2830</th><td><i class="doc" data-doc="_ZL28canClobberReachingPhysRegUsePKN4llvm5SUnitES2_PN12_GLOBAL__N_117ScheduleDAGRRListEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// canClobberReachingPhysRegUse - True if SU would clobber one of it's</i></td></tr>
<tr><th id="2831">2831</th><td><i class="doc" data-doc="_ZL28canClobberReachingPhysRegUsePKN4llvm5SUnitES2_PN12_GLOBAL__N_117ScheduleDAGRRListEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// successor's explicit physregs whose definition can reach DepSU.</i></td></tr>
<tr><th id="2832">2832</th><td><i class="doc" data-doc="_ZL28canClobberReachingPhysRegUsePKN4llvm5SUnitES2_PN12_GLOBAL__N_117ScheduleDAGRRListEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// i.e. DepSU should not be scheduled above SU.</i></td></tr>
<tr><th id="2833">2833</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL28canClobberReachingPhysRegUsePKN4llvm5SUnitES2_PN12_GLOBAL__N_117ScheduleDAGRRListEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='canClobberReachingPhysRegUse' data-type='bool canClobberReachingPhysRegUse(const llvm::SUnit * DepSU, const llvm::SUnit * SU, (anonymous namespace)::ScheduleDAGRRList * scheduleDAG, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL28canClobberReachingPhysRegUsePKN4llvm5SUnitES2_PN12_GLOBAL__N_117ScheduleDAGRRListEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">canClobberReachingPhysRegUse</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col9 decl" id="499DepSU" title='DepSU' data-type='const llvm::SUnit *' data-ref="499DepSU">DepSU</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="500SU" title='SU' data-type='const llvm::SUnit *' data-ref="500SU">SU</dfn>,</td></tr>
<tr><th id="2834">2834</th><td>                                         <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a> *<dfn class="local col1 decl" id="501scheduleDAG" title='scheduleDAG' data-type='(anonymous namespace)::ScheduleDAGRRList *' data-ref="501scheduleDAG">scheduleDAG</dfn>,</td></tr>
<tr><th id="2835">2835</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col2 decl" id="502TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="502TII">TII</dfn>,</td></tr>
<tr><th id="2836">2836</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="503TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="503TRI">TRI</dfn>) {</td></tr>
<tr><th id="2837">2837</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col4 decl" id="504ImpDefs" title='ImpDefs' data-type='const MCPhysReg *' data-ref="504ImpDefs">ImpDefs</dfn></td></tr>
<tr><th id="2838">2838</th><td>    = <a class="local col2 ref" href="#502TII" title='TII' data-ref="502TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#500SU" title='SU' data-ref="500SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>();</td></tr>
<tr><th id="2839">2839</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col5 decl" id="505RegMask" title='RegMask' data-type='const uint32_t *' data-ref="505RegMask">RegMask</dfn> = <a class="tu ref" href="#_ZL14getNodeRegMaskPKN4llvm6SDNodeE" title='getNodeRegMask' data-use='c' data-ref="_ZL14getNodeRegMaskPKN4llvm6SDNodeE">getNodeRegMask</a>(<a class="local col0 ref" href="#500SU" title='SU' data-ref="500SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>());</td></tr>
<tr><th id="2840">2840</th><td>  <b>if</b>(!<a class="local col4 ref" href="#504ImpDefs" title='ImpDefs' data-ref="504ImpDefs">ImpDefs</a> &amp;&amp; !<a class="local col5 ref" href="#505RegMask" title='RegMask' data-ref="505RegMask">RegMask</a>)</td></tr>
<tr><th id="2841">2841</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2842">2842</th><td></td></tr>
<tr><th id="2843">2843</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col6 decl" id="506Succ" title='Succ' data-type='const llvm::SDep &amp;' data-ref="506Succ">Succ</dfn> : <a class="local col0 ref" href="#500SU" title='SU' data-ref="500SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="2844">2844</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col7 decl" id="507SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="507SuccSU">SuccSU</dfn> = <a class="local col6 ref" href="#506Succ" title='Succ' data-ref="506Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="2845">2845</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col8 decl" id="508SuccPred" title='SuccPred' data-type='const llvm::SDep &amp;' data-ref="508SuccPred">SuccPred</dfn> : <a class="local col7 ref" href="#507SuccSU" title='SuccSU' data-ref="507SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>) {</td></tr>
<tr><th id="2846">2846</th><td>      <b>if</b> (!<a class="local col8 ref" href="#508SuccPred" title='SuccPred' data-ref="508SuccPred">SuccPred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>())</td></tr>
<tr><th id="2847">2847</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2848">2848</th><td></td></tr>
<tr><th id="2849">2849</th><td>      <b>if</b> (<a class="local col5 ref" href="#505RegMask" title='RegMask' data-ref="505RegMask">RegMask</a> &amp;&amp;</td></tr>
<tr><th id="2850">2850</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj">clobbersPhysReg</a>(<a class="local col5 ref" href="#505RegMask" title='RegMask' data-ref="505RegMask">RegMask</a>, <a class="local col8 ref" href="#508SuccPred" title='SuccPred' data-ref="508SuccPred">SuccPred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="2851">2851</th><td>          <a class="local col1 ref" href="#501scheduleDAG" title='scheduleDAG' data-ref="501scheduleDAG">scheduleDAG</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList11IsReachableEPKN4llvm5SUnitES4_" title='(anonymous namespace)::ScheduleDAGRRList::IsReachable' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList11IsReachableEPKN4llvm5SUnitES4_">IsReachable</a>(<a class="local col9 ref" href="#499DepSU" title='DepSU' data-ref="499DepSU">DepSU</a>, <a class="local col8 ref" href="#508SuccPred" title='SuccPred' data-ref="508SuccPred">SuccPred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()))</td></tr>
<tr><th id="2852">2852</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2853">2853</th><td></td></tr>
<tr><th id="2854">2854</th><td>      <b>if</b> (<a class="local col4 ref" href="#504ImpDefs" title='ImpDefs' data-ref="504ImpDefs">ImpDefs</a>)</td></tr>
<tr><th id="2855">2855</th><td>        <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col9 decl" id="509ImpDef" title='ImpDef' data-type='const MCPhysReg *' data-ref="509ImpDef">ImpDef</dfn> = <a class="local col4 ref" href="#504ImpDefs" title='ImpDefs' data-ref="504ImpDefs">ImpDefs</a>; *<a class="local col9 ref" href="#509ImpDef" title='ImpDef' data-ref="509ImpDef">ImpDef</a>; ++<a class="local col9 ref" href="#509ImpDef" title='ImpDef' data-ref="509ImpDef">ImpDef</a>)</td></tr>
<tr><th id="2856">2856</th><td>          <i>// Return true if SU clobbers this physical register use and the</i></td></tr>
<tr><th id="2857">2857</th><td><i>          // definition of the register reaches from DepSU. IsReachable queries</i></td></tr>
<tr><th id="2858">2858</th><td><i>          // a topological forward sort of the DAG (following the successors).</i></td></tr>
<tr><th id="2859">2859</th><td>          <b>if</b> (<a class="local col3 ref" href="#503TRI" title='TRI' data-ref="503TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj">regsOverlap</a>(*<a class="local col9 ref" href="#509ImpDef" title='ImpDef' data-ref="509ImpDef">ImpDef</a>, <a class="local col8 ref" href="#508SuccPred" title='SuccPred' data-ref="508SuccPred">SuccPred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6getRegEv" title='llvm::SDep::getReg' data-ref="_ZNK4llvm4SDep6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="2860">2860</th><td>              <a class="local col1 ref" href="#501scheduleDAG" title='scheduleDAG' data-ref="501scheduleDAG">scheduleDAG</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList11IsReachableEPKN4llvm5SUnitES4_" title='(anonymous namespace)::ScheduleDAGRRList::IsReachable' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList11IsReachableEPKN4llvm5SUnitES4_">IsReachable</a>(<a class="local col9 ref" href="#499DepSU" title='DepSU' data-ref="499DepSU">DepSU</a>, <a class="local col8 ref" href="#508SuccPred" title='SuccPred' data-ref="508SuccPred">SuccPred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()))</td></tr>
<tr><th id="2861">2861</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2862">2862</th><td>    }</td></tr>
<tr><th id="2863">2863</th><td>  }</td></tr>
<tr><th id="2864">2864</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2865">2865</th><td>}</td></tr>
<tr><th id="2866">2866</th><td></td></tr>
<tr><th id="2867">2867</th><td><i class="doc" data-doc="_ZL21canClobberPhysRegDefsPKN4llvm5SUnitES2_PKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// canClobberPhysRegDefs - True if SU would clobber one of SuccSU's</i></td></tr>
<tr><th id="2868">2868</th><td><i class="doc" data-doc="_ZL21canClobberPhysRegDefsPKN4llvm5SUnitES2_PKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// physical register defs.</i></td></tr>
<tr><th id="2869">2869</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL21canClobberPhysRegDefsPKN4llvm5SUnitES2_PKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='canClobberPhysRegDefs' data-type='bool canClobberPhysRegDefs(const llvm::SUnit * SuccSU, const llvm::SUnit * SU, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL21canClobberPhysRegDefsPKN4llvm5SUnitES2_PKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">canClobberPhysRegDefs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="510SuccSU" title='SuccSU' data-type='const llvm::SUnit *' data-ref="510SuccSU">SuccSU</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="511SU" title='SU' data-type='const llvm::SUnit *' data-ref="511SU">SU</dfn>,</td></tr>
<tr><th id="2870">2870</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col2 decl" id="512TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="512TII">TII</dfn>,</td></tr>
<tr><th id="2871">2871</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="513TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="513TRI">TRI</dfn>) {</td></tr>
<tr><th id="2872">2872</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col4 decl" id="514N" title='N' data-type='llvm::SDNode *' data-ref="514N">N</dfn> = <a class="local col0 ref" href="#510SuccSU" title='SuccSU' data-ref="510SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="2873">2873</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="515NumDefs" title='NumDefs' data-type='unsigned int' data-ref="515NumDefs">NumDefs</dfn> = <a class="local col2 ref" href="#512TII" title='TII' data-ref="512TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#514N" title='N' data-ref="514N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="2874">2874</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col6 decl" id="516ImpDefs" title='ImpDefs' data-type='const MCPhysReg *' data-ref="516ImpDefs">ImpDefs</dfn> = <a class="local col2 ref" href="#512TII" title='TII' data-ref="512TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#514N" title='N' data-ref="514N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>();</td></tr>
<tr><th id="2875">2875</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ImpDefs &amp;&amp; &quot;Caller should check hasPhysRegDefs&quot;) ? void (0) : __assert_fail (&quot;ImpDefs &amp;&amp; \&quot;Caller should check hasPhysRegDefs\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 2875, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#516ImpDefs" title='ImpDefs' data-ref="516ImpDefs">ImpDefs</a> &amp;&amp; <q>"Caller should check hasPhysRegDefs"</q>);</td></tr>
<tr><th id="2876">2876</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="517SUNode" title='SUNode' data-type='const llvm::SDNode *' data-ref="517SUNode">SUNode</dfn> = <a class="local col1 ref" href="#511SU" title='SU' data-ref="511SU">SU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>(); <a class="local col7 ref" href="#517SUNode" title='SUNode' data-ref="517SUNode">SUNode</a>;</td></tr>
<tr><th id="2877">2877</th><td>       <a class="local col7 ref" href="#517SUNode" title='SUNode' data-ref="517SUNode">SUNode</a> = <a class="local col7 ref" href="#517SUNode" title='SUNode' data-ref="517SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>()) {</td></tr>
<tr><th id="2878">2878</th><td>    <b>if</b> (!<a class="local col7 ref" href="#517SUNode" title='SUNode' data-ref="517SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="2879">2879</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2880">2880</th><td>    <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col8 decl" id="518SUImpDefs" title='SUImpDefs' data-type='const MCPhysReg *' data-ref="518SUImpDefs">SUImpDefs</dfn> =</td></tr>
<tr><th id="2881">2881</th><td>      <a class="local col2 ref" href="#512TII" title='TII' data-ref="512TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#517SUNode" title='SUNode' data-ref="517SUNode">SUNode</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>()).<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>();</td></tr>
<tr><th id="2882">2882</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col9 decl" id="519SURegMask" title='SURegMask' data-type='const uint32_t *' data-ref="519SURegMask">SURegMask</dfn> = <a class="tu ref" href="#_ZL14getNodeRegMaskPKN4llvm6SDNodeE" title='getNodeRegMask' data-use='c' data-ref="_ZL14getNodeRegMaskPKN4llvm6SDNodeE">getNodeRegMask</a>(<a class="local col7 ref" href="#517SUNode" title='SUNode' data-ref="517SUNode">SUNode</a>);</td></tr>
<tr><th id="2883">2883</th><td>    <b>if</b> (!<a class="local col8 ref" href="#518SUImpDefs" title='SUImpDefs' data-ref="518SUImpDefs">SUImpDefs</a> &amp;&amp; !<a class="local col9 ref" href="#519SURegMask" title='SURegMask' data-ref="519SURegMask">SURegMask</a>)</td></tr>
<tr><th id="2884">2884</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2885">2885</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="520i" title='i' data-type='unsigned int' data-ref="520i">i</dfn> = <a class="local col5 ref" href="#515NumDefs" title='NumDefs' data-ref="515NumDefs">NumDefs</a>, <dfn class="local col1 decl" id="521e" title='e' data-type='unsigned int' data-ref="521e">e</dfn> = <a class="local col4 ref" href="#514N" title='N' data-ref="514N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>(); <a class="local col0 ref" href="#520i" title='i' data-ref="520i">i</a> != <a class="local col1 ref" href="#521e" title='e' data-ref="521e">e</a>; ++<a class="local col0 ref" href="#520i" title='i' data-ref="520i">i</a>) {</td></tr>
<tr><th id="2886">2886</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="522VT" title='VT' data-type='llvm::MVT' data-ref="522VT">VT</dfn> = <a class="local col4 ref" href="#514N" title='N' data-ref="514N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode18getSimpleValueTypeEj" title='llvm::SDNode::getSimpleValueType' data-ref="_ZNK4llvm6SDNode18getSimpleValueTypeEj">getSimpleValueType</a>(<a class="local col0 ref" href="#520i" title='i' data-ref="520i">i</a>);</td></tr>
<tr><th id="2887">2887</th><td>      <b>if</b> (<a class="local col2 ref" href="#522VT" title='VT' data-ref="522VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Glue" title='llvm::MVT::SimpleValueType::Glue' data-ref="llvm::MVT::SimpleValueType::Glue">Glue</a> || <a class="local col2 ref" href="#522VT" title='VT' data-ref="522VT">VT</a> <a class="ref" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleValueType::Other" title='llvm::MVT::SimpleValueType::Other' data-ref="llvm::MVT::SimpleValueType::Other">Other</a>)</td></tr>
<tr><th id="2888">2888</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2889">2889</th><td>      <b>if</b> (!<a class="local col4 ref" href="#514N" title='N' data-ref="514N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16hasAnyUseOfValueEj" title='llvm::SDNode::hasAnyUseOfValue' data-ref="_ZNK4llvm6SDNode16hasAnyUseOfValueEj">hasAnyUseOfValue</a>(<a class="local col0 ref" href="#520i" title='i' data-ref="520i">i</a>))</td></tr>
<tr><th id="2890">2890</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2891">2891</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="523Reg" title='Reg' data-type='unsigned int' data-ref="523Reg">Reg</dfn> = <a class="local col6 ref" href="#516ImpDefs" title='ImpDefs' data-ref="516ImpDefs">ImpDefs</a>[<a class="local col0 ref" href="#520i" title='i' data-ref="520i">i</a> - <a class="local col5 ref" href="#515NumDefs" title='NumDefs' data-ref="515NumDefs">NumDefs</a>];</td></tr>
<tr><th id="2892">2892</th><td>      <b>if</b> (<a class="local col9 ref" href="#519SURegMask" title='SURegMask' data-ref="519SURegMask">SURegMask</a> &amp;&amp; <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj">clobbersPhysReg</a>(<a class="local col9 ref" href="#519SURegMask" title='SURegMask' data-ref="519SURegMask">SURegMask</a>, <a class="local col3 ref" href="#523Reg" title='Reg' data-ref="523Reg">Reg</a>))</td></tr>
<tr><th id="2893">2893</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2894">2894</th><td>      <b>if</b> (!<a class="local col8 ref" href="#518SUImpDefs" title='SUImpDefs' data-ref="518SUImpDefs">SUImpDefs</a>)</td></tr>
<tr><th id="2895">2895</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2896">2896</th><td>      <b>for</b> (;*<a class="local col8 ref" href="#518SUImpDefs" title='SUImpDefs' data-ref="518SUImpDefs">SUImpDefs</a>; ++<a class="local col8 ref" href="#518SUImpDefs" title='SUImpDefs' data-ref="518SUImpDefs">SUImpDefs</a>) {</td></tr>
<tr><th id="2897">2897</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="524SUReg" title='SUReg' data-type='unsigned int' data-ref="524SUReg">SUReg</dfn> = *<a class="local col8 ref" href="#518SUImpDefs" title='SUImpDefs' data-ref="518SUImpDefs">SUImpDefs</a>;</td></tr>
<tr><th id="2898">2898</th><td>        <b>if</b> (<a class="local col3 ref" href="#513TRI" title='TRI' data-ref="513TRI">TRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj">regsOverlap</a>(<a class="local col3 ref" href="#523Reg" title='Reg' data-ref="523Reg">Reg</a>, <a class="local col4 ref" href="#524SUReg" title='SUReg' data-ref="524SUReg">SUReg</a>))</td></tr>
<tr><th id="2899">2899</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2900">2900</th><td>      }</td></tr>
<tr><th id="2901">2901</th><td>    }</td></tr>
<tr><th id="2902">2902</th><td>  }</td></tr>
<tr><th id="2903">2903</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2904">2904</th><td>}</td></tr>
<tr><th id="2905">2905</th><td></td></tr>
<tr><th id="2906">2906</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">/// PrescheduleNodesWithMultipleUses - Nodes with multiple uses</i></td></tr>
<tr><th id="2907">2907</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">/// are not handled well by the general register pressure reduction</i></td></tr>
<tr><th id="2908">2908</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">/// heuristics. When presented with code like this:</i></td></tr>
<tr><th id="2909">2909</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///</i></td></tr>
<tr><th id="2910">2910</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///      N</i></td></tr>
<tr><th id="2911">2911</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///    / |</i></td></tr>
<tr><th id="2912">2912</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///   /  |</i></td></tr>
<tr><th id="2913">2913</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///  U  store</i></td></tr>
<tr><th id="2914">2914</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///  |</i></td></tr>
<tr><th id="2915">2915</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">/// ...</i></td></tr>
<tr><th id="2916">2916</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///</i></td></tr>
<tr><th id="2917">2917</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">/// the heuristics tend to push the store up, but since the</i></td></tr>
<tr><th id="2918">2918</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">/// operand of the store has another use (U), this would increase</i></td></tr>
<tr><th id="2919">2919</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">/// the length of that other use (the U-&gt;N edge).</i></td></tr>
<tr><th id="2920">2920</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///</i></td></tr>
<tr><th id="2921">2921</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">/// This function transforms code like the above to route U's</i></td></tr>
<tr><th id="2922">2922</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">/// dependence through the store when possible, like this:</i></td></tr>
<tr><th id="2923">2923</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///</i></td></tr>
<tr><th id="2924">2924</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///      N</i></td></tr>
<tr><th id="2925">2925</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///      ||</i></td></tr>
<tr><th id="2926">2926</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///      ||</i></td></tr>
<tr><th id="2927">2927</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///     store</i></td></tr>
<tr><th id="2928">2928</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///       |</i></td></tr>
<tr><th id="2929">2929</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///       U</i></td></tr>
<tr><th id="2930">2930</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///       |</i></td></tr>
<tr><th id="2931">2931</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///      ...</i></td></tr>
<tr><th id="2932">2932</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">///</i></td></tr>
<tr><th id="2933">2933</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">/// This results in the store being scheduled immediately</i></td></tr>
<tr><th id="2934">2934</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">/// after N, which shortens the U-&gt;N live range, reducing</i></td></tr>
<tr><th id="2935">2935</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">/// register pressure.</i></td></tr>
<tr><th id="2936">2936</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv" title='(anonymous namespace)::RegReductionPQBase::PrescheduleNodesWithMultipleUses' data-type='void (anonymous namespace)::RegReductionPQBase::PrescheduleNodesWithMultipleUses()' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase32PrescheduleNodesWithMultipleUsesEv">PrescheduleNodesWithMultipleUses</dfn>() {</td></tr>
<tr><th id="2937">2937</th><td>  <i>// Visit all the nodes in topological order, working top-down.</i></td></tr>
<tr><th id="2938">2938</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col5 decl" id="525SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="525SU">SU</dfn> : *<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SUnits" title='(anonymous namespace)::RegReductionPQBase::SUnits' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::SUnits">SUnits</a>) {</td></tr>
<tr><th id="2939">2939</th><td>    <i>// For now, only look at nodes with no data successors, such as stores.</i></td></tr>
<tr><th id="2940">2940</th><td><i>    // These are especially important, due to the heuristics in</i></td></tr>
<tr><th id="2941">2941</th><td><i>    // getNodePriority for nodes with no data successors.</i></td></tr>
<tr><th id="2942">2942</th><td>    <b>if</b> (<a class="local col5 ref" href="#525SU" title='SU' data-ref="525SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccs" title='llvm::SUnit::NumSuccs' data-ref="llvm::SUnit::NumSuccs">NumSuccs</a> != <var>0</var>)</td></tr>
<tr><th id="2943">2943</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2944">2944</th><td>    <i>// For now, only look at nodes with exactly one data predecessor.</i></td></tr>
<tr><th id="2945">2945</th><td>    <b>if</b> (<a class="local col5 ref" href="#525SU" title='SU' data-ref="525SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumPreds" title='llvm::SUnit::NumPreds' data-ref="llvm::SUnit::NumPreds">NumPreds</a> != <var>1</var>)</td></tr>
<tr><th id="2946">2946</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2947">2947</th><td>    <i>// Avoid prescheduling copies to virtual registers, which don't behave</i></td></tr>
<tr><th id="2948">2948</th><td><i>    // like other nodes from the perspective of scheduling heuristics.</i></td></tr>
<tr><th id="2949">2949</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="526N" title='N' data-type='llvm::SDNode *' data-ref="526N"><a class="local col6 ref" href="#526N" title='N' data-ref="526N">N</a></dfn> = <a class="local col5 ref" href="#525SU" title='SU' data-ref="525SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>())</td></tr>
<tr><th id="2950">2950</th><td>      <b>if</b> (<a class="local col6 ref" href="#526N" title='N' data-ref="526N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyToReg" title='llvm::ISD::NodeType::CopyToReg' data-ref="llvm::ISD::NodeType::CopyToReg">CopyToReg</a> &amp;&amp;</td></tr>
<tr><th id="2951">2951</th><td>          <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a></td></tr>
<tr><th id="2952">2952</th><td>            (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col6 ref" href="#526N" title='N' data-ref="526N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>()))</td></tr>
<tr><th id="2953">2953</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2954">2954</th><td></td></tr>
<tr><th id="2955">2955</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="527PredFrameSetup" title='PredFrameSetup' data-type='llvm::SDNode *' data-ref="527PredFrameSetup">PredFrameSetup</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2956">2956</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col8 decl" id="528Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="528Pred">Pred</dfn> : <a class="local col5 ref" href="#525SU" title='SU' data-ref="525SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="2957">2957</th><td>      <b>if</b> (<a class="local col8 ref" href="#528Pred" title='Pred' data-ref="528Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>() &amp;&amp; <a class="local col8 ref" href="#528Pred" title='Pred' data-ref="528Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()) {</td></tr>
<tr><th id="2958">2958</th><td>        <i>// Find the predecessor which is not data dependence.</i></td></tr>
<tr><th id="2959">2959</th><td>        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="529PredND" title='PredND' data-type='llvm::SDNode *' data-ref="529PredND">PredND</dfn> = <a class="local col8 ref" href="#528Pred" title='Pred' data-ref="528Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="2960">2960</th><td></td></tr>
<tr><th id="2961">2961</th><td>        <i>// If PredND is FrameSetup, we should not pre-scheduled the node,</i></td></tr>
<tr><th id="2962">2962</th><td><i>        // or else, when bottom up scheduling, ADJCALLSTACKDOWN and</i></td></tr>
<tr><th id="2963">2963</th><td><i>        // ADJCALLSTACKUP may hold CallResource too long and make other</i></td></tr>
<tr><th id="2964">2964</th><td><i>        // calls can't be scheduled. If there's no other available node</i></td></tr>
<tr><th id="2965">2965</th><td><i>        // to schedule, the schedular will try to rename the register by</i></td></tr>
<tr><th id="2966">2966</th><td><i>        // creating copy to avoid the conflict which will fail because</i></td></tr>
<tr><th id="2967">2967</th><td><i>        // CallResource is not a real physical register.</i></td></tr>
<tr><th id="2968">2968</th><td>        <b>if</b> (<a class="local col9 ref" href="#529PredND" title='PredND' data-ref="529PredND">PredND</a> &amp;&amp; <a class="local col9 ref" href="#529PredND" title='PredND' data-ref="529PredND">PredND</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() &amp;&amp;</td></tr>
<tr><th id="2969">2969</th><td>            (<a class="local col9 ref" href="#529PredND" title='PredND' data-ref="529PredND">PredND</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() == <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TII" title='(anonymous namespace)::RegReductionPQBase::TII' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameSetupOpcode' data-ref="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv">getCallFrameSetupOpcode</a>())) {</td></tr>
<tr><th id="2970">2970</th><td>          <a class="local col7 ref" href="#527PredFrameSetup" title='PredFrameSetup' data-ref="527PredFrameSetup">PredFrameSetup</a> = <a class="local col9 ref" href="#529PredND" title='PredND' data-ref="529PredND">PredND</a>;</td></tr>
<tr><th id="2971">2971</th><td>          <b>break</b>;</td></tr>
<tr><th id="2972">2972</th><td>        }</td></tr>
<tr><th id="2973">2973</th><td>      }</td></tr>
<tr><th id="2974">2974</th><td>    <i>// Skip the node has FrameSetup parent.</i></td></tr>
<tr><th id="2975">2975</th><td>    <b>if</b> (<a class="local col7 ref" href="#527PredFrameSetup" title='PredFrameSetup' data-ref="527PredFrameSetup">PredFrameSetup</a> != <b>nullptr</b>)</td></tr>
<tr><th id="2976">2976</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2977">2977</th><td></td></tr>
<tr><th id="2978">2978</th><td>    <i>// Locate the single data predecessor.</i></td></tr>
<tr><th id="2979">2979</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="530PredSU" title='PredSU' data-type='llvm::SUnit *' data-ref="530PredSU">PredSU</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2980">2980</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col1 decl" id="531Pred" title='Pred' data-type='const llvm::SDep &amp;' data-ref="531Pred">Pred</dfn> : <a class="local col5 ref" href="#525SU" title='SU' data-ref="525SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Preds" title='llvm::SUnit::Preds' data-ref="llvm::SUnit::Preds">Preds</a>)</td></tr>
<tr><th id="2981">2981</th><td>      <b>if</b> (!<a class="local col1 ref" href="#531Pred" title='Pred' data-ref="531Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>()) {</td></tr>
<tr><th id="2982">2982</th><td>        <a class="local col0 ref" href="#530PredSU" title='PredSU' data-ref="530PredSU">PredSU</a> = <a class="local col1 ref" href="#531Pred" title='Pred' data-ref="531Pred">Pred</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="2983">2983</th><td>        <b>break</b>;</td></tr>
<tr><th id="2984">2984</th><td>      }</td></tr>
<tr><th id="2985">2985</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PredSU) ? void (0) : __assert_fail (&quot;PredSU&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 2985, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#530PredSU" title='PredSU' data-ref="530PredSU">PredSU</a>);</td></tr>
<tr><th id="2986">2986</th><td></td></tr>
<tr><th id="2987">2987</th><td>    <i>// Don't rewrite edges that carry physregs, because that requires additional</i></td></tr>
<tr><th id="2988">2988</th><td><i>    // support infrastructure.</i></td></tr>
<tr><th id="2989">2989</th><td>    <b>if</b> (<a class="local col0 ref" href="#530PredSU" title='PredSU' data-ref="530PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegDefs" title='llvm::SUnit::hasPhysRegDefs' data-ref="llvm::SUnit::hasPhysRegDefs">hasPhysRegDefs</a>)</td></tr>
<tr><th id="2990">2990</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2991">2991</th><td>    <i>// Short-circuit the case where SU is PredSU's only data successor.</i></td></tr>
<tr><th id="2992">2992</th><td>    <b>if</b> (<a class="local col0 ref" href="#530PredSU" title='PredSU' data-ref="530PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccs" title='llvm::SUnit::NumSuccs' data-ref="llvm::SUnit::NumSuccs">NumSuccs</a> == <var>1</var>)</td></tr>
<tr><th id="2993">2993</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2994">2994</th><td>    <i>// Avoid prescheduling to copies from virtual registers, which don't behave</i></td></tr>
<tr><th id="2995">2995</th><td><i>    // like other nodes from the perspective of scheduling heuristics.</i></td></tr>
<tr><th id="2996">2996</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="532N" title='N' data-type='llvm::SDNode *' data-ref="532N"><a class="local col2 ref" href="#532N" title='N' data-ref="532N">N</a></dfn> = <a class="local col5 ref" href="#525SU" title='SU' data-ref="525SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>())</td></tr>
<tr><th id="2997">2997</th><td>      <b>if</b> (<a class="local col2 ref" href="#532N" title='N' data-ref="532N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getOpcodeEv" title='llvm::SDNode::getOpcode' data-ref="_ZNK4llvm6SDNode9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType::CopyFromReg" title='llvm::ISD::NodeType::CopyFromReg' data-ref="llvm::ISD::NodeType::CopyFromReg">CopyFromReg</a> &amp;&amp;</td></tr>
<tr><th id="2998">2998</th><td>          <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a></td></tr>
<tr><th id="2999">2999</th><td>            (<a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERKT0_" title='llvm::cast' data-ref="_ZN4llvm4castERKT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::RegisterSDNode" title='llvm::RegisterSDNode' data-ref="llvm::RegisterSDNode">RegisterSDNode</a>&gt;(<a class="local col2 ref" href="#532N" title='N' data-ref="532N">N</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14RegisterSDNode6getRegEv" title='llvm::RegisterSDNode::getReg' data-ref="_ZNK4llvm14RegisterSDNode6getRegEv">getReg</a>()))</td></tr>
<tr><th id="3000">3000</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3001">3001</th><td></td></tr>
<tr><th id="3002">3002</th><td>    <i>// Perform checks on the successors of PredSU.</i></td></tr>
<tr><th id="3003">3003</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col3 decl" id="533PredSucc" title='PredSucc' data-type='const llvm::SDep &amp;' data-ref="533PredSucc">PredSucc</dfn> : <a class="local col0 ref" href="#530PredSU" title='PredSU' data-ref="530PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="3004">3004</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="534PredSuccSU" title='PredSuccSU' data-type='llvm::SUnit *' data-ref="534PredSuccSU">PredSuccSU</dfn> = <a class="local col3 ref" href="#533PredSucc" title='PredSucc' data-ref="533PredSucc">PredSucc</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="3005">3005</th><td>      <b>if</b> (<a class="local col4 ref" href="#534PredSuccSU" title='PredSuccSU' data-ref="534PredSuccSU">PredSuccSU</a> == &amp;<a class="local col5 ref" href="#525SU" title='SU' data-ref="525SU">SU</a>) <b>continue</b>;</td></tr>
<tr><th id="3006">3006</th><td>      <i>// If PredSU has another successor with no data successors, for</i></td></tr>
<tr><th id="3007">3007</th><td><i>      // now don't attempt to choose either over the other.</i></td></tr>
<tr><th id="3008">3008</th><td>      <b>if</b> (<a class="local col4 ref" href="#534PredSuccSU" title='PredSuccSU' data-ref="534PredSuccSU">PredSuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NumSuccs" title='llvm::SUnit::NumSuccs' data-ref="llvm::SUnit::NumSuccs">NumSuccs</a> == <var>0</var>)</td></tr>
<tr><th id="3009">3009</th><td>        <b>goto</b> <a class="lbl" href="#535outer_loop_continue" data-ref="535outer_loop_continue">outer_loop_continue</a>;</td></tr>
<tr><th id="3010">3010</th><td>      <i>// Don't break physical register dependencies.</i></td></tr>
<tr><th id="3011">3011</th><td>      <b>if</b> (<a class="local col5 ref" href="#525SU" title='SU' data-ref="525SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegClobbers" title='llvm::SUnit::hasPhysRegClobbers' data-ref="llvm::SUnit::hasPhysRegClobbers">hasPhysRegClobbers</a> &amp;&amp; <a class="local col4 ref" href="#534PredSuccSU" title='PredSuccSU' data-ref="534PredSuccSU">PredSuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegDefs" title='llvm::SUnit::hasPhysRegDefs' data-ref="llvm::SUnit::hasPhysRegDefs">hasPhysRegDefs</a>)</td></tr>
<tr><th id="3012">3012</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL21canClobberPhysRegDefsPKN4llvm5SUnitES2_PKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='canClobberPhysRegDefs' data-use='c' data-ref="_ZL21canClobberPhysRegDefsPKN4llvm5SUnitES2_PKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">canClobberPhysRegDefs</a>(<a class="local col4 ref" href="#534PredSuccSU" title='PredSuccSU' data-ref="534PredSuccSU">PredSuccSU</a>, &amp;<a class="local col5 ref" href="#525SU" title='SU' data-ref="525SU">SU</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TII" title='(anonymous namespace)::RegReductionPQBase::TII' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TRI" title='(anonymous namespace)::RegReductionPQBase::TRI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TRI">TRI</a>))</td></tr>
<tr><th id="3013">3013</th><td>          <b>goto</b> <a class="lbl" href="#535outer_loop_continue" data-ref="535outer_loop_continue">outer_loop_continue</a>;</td></tr>
<tr><th id="3014">3014</th><td>      <i>// Don't introduce graph cycles.</i></td></tr>
<tr><th id="3015">3015</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList11IsReachableEPKN4llvm5SUnitES4_" title='(anonymous namespace)::ScheduleDAGRRList::IsReachable' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList11IsReachableEPKN4llvm5SUnitES4_">IsReachable</a>(&amp;<a class="local col5 ref" href="#525SU" title='SU' data-ref="525SU">SU</a>, <a class="local col4 ref" href="#534PredSuccSU" title='PredSuccSU' data-ref="534PredSuccSU">PredSuccSU</a>))</td></tr>
<tr><th id="3016">3016</th><td>        <b>goto</b> <a class="lbl" href="#535outer_loop_continue" data-ref="535outer_loop_continue">outer_loop_continue</a>;</td></tr>
<tr><th id="3017">3017</th><td>    }</td></tr>
<tr><th id="3018">3018</th><td></td></tr>
<tr><th id="3019">3019</th><td>    <i>// Ok, the transformation is safe and the heuristics suggest it is</i></td></tr>
<tr><th id="3020">3020</th><td><i>    // profitable. Update the graph.</i></td></tr>
<tr><th id="3021">3021</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;    Prescheduling SU #&quot; &lt;&lt; SU.NodeNum &lt;&lt; &quot; next to PredSU #&quot; &lt;&lt; PredSU-&gt;NodeNum &lt;&lt; &quot; to guide scheduling in the presence of multiple uses\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="3022">3022</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    Prescheduling SU #"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col5 ref" href="#525SU" title='SU' data-ref="525SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" next to PredSU #"</q></td></tr>
<tr><th id="3023">3023</th><td>               <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#530PredSU" title='PredSU' data-ref="530PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a></td></tr>
<tr><th id="3024">3024</th><td>               <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to guide scheduling in the presence of multiple uses\n"</q>);</td></tr>
<tr><th id="3025">3025</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="536i" title='i' data-type='unsigned int' data-ref="536i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#536i" title='i' data-ref="536i">i</a> != <a class="local col0 ref" href="#530PredSU" title='PredSU' data-ref="530PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); ++<a class="local col6 ref" href="#536i" title='i' data-ref="536i">i</a>) {</td></tr>
<tr><th id="3026">3026</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> <dfn class="local col7 decl" id="537Edge" title='Edge' data-type='llvm::SDep' data-ref="537Edge">Edge</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#49" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1ERKS0_"></a><a class="local col0 ref" href="#530PredSU" title='PredSU' data-ref="530PredSU">PredSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#536i" title='i' data-ref="536i">i</a>]</a>;</td></tr>
<tr><th id="3027">3027</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Edge.isAssignedRegDep()) ? void (0) : __assert_fail (&quot;!Edge.isAssignedRegDep()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp&quot;, 3027, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col7 ref" href="#537Edge" title='Edge' data-ref="537Edge">Edge</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep16isAssignedRegDepEv" title='llvm::SDep::isAssignedRegDep' data-ref="_ZNK4llvm4SDep16isAssignedRegDepEv">isAssignedRegDep</a>());</td></tr>
<tr><th id="3028">3028</th><td>      <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="538SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="538SuccSU">SuccSU</dfn> = <a class="local col7 ref" href="#537Edge" title='Edge' data-ref="537Edge">Edge</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="3029">3029</th><td>      <b>if</b> (<a class="local col8 ref" href="#538SuccSU" title='SuccSU' data-ref="538SuccSU">SuccSU</a> != &amp;<a class="local col5 ref" href="#525SU" title='SU' data-ref="525SU">SU</a>) {</td></tr>
<tr><th id="3030">3030</th><td>        <a class="local col7 ref" href="#537Edge" title='Edge' data-ref="537Edge">Edge</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(<a class="local col0 ref" href="#530PredSU" title='PredSU' data-ref="530PredSU">PredSU</a>);</td></tr>
<tr><th id="3031">3031</th><td>        <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::RemovePred' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList10RemovePredEPN4llvm5SUnitERKNS1_4SDepE">RemovePred</a>(<a class="local col8 ref" href="#538SuccSU" title='SuccSU' data-ref="538SuccSU">SuccSU</a>, <a class="local col7 ref" href="#537Edge" title='Edge' data-ref="537Edge">Edge</a>);</td></tr>
<tr><th id="3032">3032</th><td>        <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(&amp;<a class="local col5 ref" href="#525SU" title='SU' data-ref="525SU">SU</a>, <a class="local col7 ref" href="#537Edge" title='Edge' data-ref="537Edge">Edge</a>);</td></tr>
<tr><th id="3033">3033</th><td>        <a class="local col7 ref" href="#537Edge" title='Edge' data-ref="537Edge">Edge</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDep8setSUnitEPNS_5SUnitE" title='llvm::SDep::setSUnit' data-ref="_ZN4llvm4SDep8setSUnitEPNS_5SUnitE">setSUnit</a>(&amp;<a class="local col5 ref" href="#525SU" title='SU' data-ref="525SU">SU</a>);</td></tr>
<tr><th id="3034">3034</th><td>        <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(<a class="local col8 ref" href="#538SuccSU" title='SuccSU' data-ref="538SuccSU">SuccSU</a>, <a class="local col7 ref" href="#537Edge" title='Edge' data-ref="537Edge">Edge</a>);</td></tr>
<tr><th id="3035">3035</th><td>        --<a class="local col6 ref" href="#536i" title='i' data-ref="536i">i</a>;</td></tr>
<tr><th id="3036">3036</th><td>      }</td></tr>
<tr><th id="3037">3037</th><td>    }</td></tr>
<tr><th id="3038">3038</th><td>  <dfn class="lbl" id="535outer_loop_continue" data-ref="535outer_loop_continue">outer_loop_continue</dfn>:;</td></tr>
<tr><th id="3039">3039</th><td>  }</td></tr>
<tr><th id="3040">3040</th><td>}</td></tr>
<tr><th id="3041">3041</th><td></td></tr>
<tr><th id="3042">3042</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv">/// AddPseudoTwoAddrDeps - If two nodes share an operand and one of them uses</i></td></tr>
<tr><th id="3043">3043</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv">/// it as a def&amp;use operand. Add a pseudo control edge from it to the other</i></td></tr>
<tr><th id="3044">3044</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv">/// node (if it won't create a cycle) so the two-address one will be scheduled</i></td></tr>
<tr><th id="3045">3045</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv">/// first (lower in the schedule). If both nodes are two-address, favor the</i></td></tr>
<tr><th id="3046">3046</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv">/// one that has a CopyToReg use (more likely to be a loop induction update).</i></td></tr>
<tr><th id="3047">3047</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv">/// If both are two-address, but one is commutable while the other is not</i></td></tr>
<tr><th id="3048">3048</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv">/// commutable, favor the one that's not commutable.</i></td></tr>
<tr><th id="3049">3049</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RegReductionPQBase" title='(anonymous namespace)::RegReductionPQBase' data-ref="(anonymousnamespace)::RegReductionPQBase">RegReductionPQBase</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv" title='(anonymous namespace)::RegReductionPQBase::AddPseudoTwoAddrDeps' data-type='void (anonymous namespace)::RegReductionPQBase::AddPseudoTwoAddrDeps()' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv">AddPseudoTwoAddrDeps</dfn>() {</td></tr>
<tr><th id="3050">3050</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> &amp;<dfn class="local col9 decl" id="539SU" title='SU' data-type='llvm::SUnit &amp;' data-ref="539SU">SU</dfn> : *<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SUnits" title='(anonymous namespace)::RegReductionPQBase::SUnits' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::SUnits">SUnits</a>) {</td></tr>
<tr><th id="3051">3051</th><td>    <b>if</b> (!<a class="local col9 ref" href="#539SU" title='SU' data-ref="539SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isTwoAddress" title='llvm::SUnit::isTwoAddress' data-ref="llvm::SUnit::isTwoAddress">isTwoAddress</a>)</td></tr>
<tr><th id="3052">3052</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3053">3053</th><td></td></tr>
<tr><th id="3054">3054</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col0 decl" id="540Node" title='Node' data-type='llvm::SDNode *' data-ref="540Node">Node</dfn> = <a class="local col9 ref" href="#539SU" title='SU' data-ref="539SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>();</td></tr>
<tr><th id="3055">3055</th><td>    <b>if</b> (!<a class="local col0 ref" href="#540Node" title='Node' data-ref="540Node">Node</a> || !<a class="local col0 ref" href="#540Node" title='Node' data-ref="540Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() || <a class="local col9 ref" href="#539SU" title='SU' data-ref="539SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getGluedNodeEv" title='llvm::SDNode::getGluedNode' data-ref="_ZNK4llvm6SDNode12getGluedNodeEv">getGluedNode</a>())</td></tr>
<tr><th id="3056">3056</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3057">3057</th><td></td></tr>
<tr><th id="3058">3058</th><td>    <em>bool</em> <dfn class="local col1 decl" id="541isLiveOut" title='isLiveOut' data-type='bool' data-ref="541isLiveOut">isLiveOut</dfn> = <a class="tu ref" href="#_ZL18hasOnlyLiveOutUsesPKN4llvm5SUnitE" title='hasOnlyLiveOutUses' data-use='c' data-ref="_ZL18hasOnlyLiveOutUsesPKN4llvm5SUnitE">hasOnlyLiveOutUses</a>(&amp;<a class="local col9 ref" href="#539SU" title='SU' data-ref="539SU">SU</a>);</td></tr>
<tr><th id="3059">3059</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="542Opc" title='Opc' data-type='unsigned int' data-ref="542Opc">Opc</dfn> = <a class="local col0 ref" href="#540Node" title='Node' data-ref="540Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="3060">3060</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="543MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="543MCID">MCID</dfn> = <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TII" title='(anonymous namespace)::RegReductionPQBase::TII' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#542Opc" title='Opc' data-ref="542Opc">Opc</a>);</td></tr>
<tr><th id="3061">3061</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="544NumRes" title='NumRes' data-type='unsigned int' data-ref="544NumRes">NumRes</dfn> = <a class="local col3 ref" href="#543MCID" title='MCID' data-ref="543MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="3062">3062</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="545NumOps" title='NumOps' data-type='unsigned int' data-ref="545NumOps">NumOps</dfn> = <a class="local col3 ref" href="#543MCID" title='MCID' data-ref="543MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() - <a class="local col4 ref" href="#544NumRes" title='NumRes' data-ref="544NumRes">NumRes</a>;</td></tr>
<tr><th id="3063">3063</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="546j" title='j' data-type='unsigned int' data-ref="546j">j</dfn> = <var>0</var>; <a class="local col6 ref" href="#546j" title='j' data-ref="546j">j</a> != <a class="local col5 ref" href="#545NumOps" title='NumOps' data-ref="545NumOps">NumOps</a>; ++<a class="local col6 ref" href="#546j" title='j' data-ref="546j">j</a>) {</td></tr>
<tr><th id="3064">3064</th><td>      <b>if</b> (<a class="local col3 ref" href="#543MCID" title='MCID' data-ref="543MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col6 ref" href="#546j" title='j' data-ref="546j">j</a>+<a class="local col4 ref" href="#544NumRes" title='NumRes' data-ref="544NumRes">NumRes</a>, <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandConstraint::TIED_TO" title='llvm::MCOI::OperandConstraint::TIED_TO' data-ref="llvm::MCOI::OperandConstraint::TIED_TO">TIED_TO</a>) == -<var>1</var>)</td></tr>
<tr><th id="3065">3065</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3066">3066</th><td>      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col7 decl" id="547DU" title='DU' data-type='llvm::SDNode *' data-ref="547DU">DU</dfn> = <a class="local col9 ref" href="#539SU" title='SU' data-ref="539SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#546j" title='j' data-ref="546j">j</a>).<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv">getNode</a>();</td></tr>
<tr><th id="3067">3067</th><td>      <b>if</b> (<a class="local col7 ref" href="#547DU" title='DU' data-ref="547DU">DU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>() == -<var>1</var>)</td></tr>
<tr><th id="3068">3068</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3069">3069</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="548DUSU" title='DUSU' data-type='const llvm::SUnit *' data-ref="548DUSU">DUSU</dfn> = &amp;(*<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::SUnits" title='(anonymous namespace)::RegReductionPQBase::SUnits' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::SUnits">SUnits</a>)<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col7 ref" href="#547DU" title='DU' data-ref="547DU">DU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode9getNodeIdEv" title='llvm::SDNode::getNodeId' data-ref="_ZNK4llvm6SDNode9getNodeIdEv">getNodeId</a>()]</a>;</td></tr>
<tr><th id="3070">3070</th><td>      <b>if</b> (!<a class="local col8 ref" href="#548DUSU" title='DUSU' data-ref="548DUSU">DUSU</a>)</td></tr>
<tr><th id="3071">3071</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3072">3072</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col9 decl" id="549Succ" title='Succ' data-type='const llvm::SDep &amp;' data-ref="549Succ">Succ</dfn> : <a class="local col8 ref" href="#548DUSU" title='DUSU' data-ref="548DUSU">DUSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>) {</td></tr>
<tr><th id="3073">3073</th><td>        <b>if</b> (<a class="local col9 ref" href="#549Succ" title='Succ' data-ref="549Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep6isCtrlEv" title='llvm::SDep::isCtrl' data-ref="_ZNK4llvm4SDep6isCtrlEv">isCtrl</a>())</td></tr>
<tr><th id="3074">3074</th><td>          <b>continue</b>;</td></tr>
<tr><th id="3075">3075</th><td>        <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="550SuccSU" title='SuccSU' data-type='llvm::SUnit *' data-ref="550SuccSU">SuccSU</dfn> = <a class="local col9 ref" href="#549Succ" title='Succ' data-ref="549Succ">Succ</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="3076">3076</th><td>        <b>if</b> (<a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a> == &amp;<a class="local col9 ref" href="#539SU" title='SU' data-ref="539SU">SU</a>)</td></tr>
<tr><th id="3077">3077</th><td>          <b>continue</b>;</td></tr>
<tr><th id="3078">3078</th><td>        <i>// Be conservative. Ignore if nodes aren't at roughly the same</i></td></tr>
<tr><th id="3079">3079</th><td><i>        // depth and height.</i></td></tr>
<tr><th id="3080">3080</th><td>        <b>if</b> (<a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &lt; <a class="local col9 ref" href="#539SU" title='SU' data-ref="539SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() &amp;&amp;</td></tr>
<tr><th id="3081">3081</th><td>            (<a class="local col9 ref" href="#539SU" title='SU' data-ref="539SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>() - <a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit9getHeightEv" title='llvm::SUnit::getHeight' data-ref="_ZNK4llvm5SUnit9getHeightEv">getHeight</a>()) &gt; <var>1</var>)</td></tr>
<tr><th id="3082">3082</th><td>          <b>continue</b>;</td></tr>
<tr><th id="3083">3083</th><td>        <i>// Skip past COPY_TO_REGCLASS nodes, so that the pseudo edge</i></td></tr>
<tr><th id="3084">3084</th><td><i>        // constrains whatever is using the copy, instead of the copy</i></td></tr>
<tr><th id="3085">3085</th><td><i>        // itself. In the case that the copy is coalesced, this</i></td></tr>
<tr><th id="3086">3086</th><td><i>        // preserves the intent of the pseudo two-address heurietics.</i></td></tr>
<tr><th id="3087">3087</th><td>        <b>while</b> (<a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="3088">3088</th><td>               <a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() &amp;&amp;</td></tr>
<tr><th id="3089">3089</th><td>               <a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>() ==</td></tr>
<tr><th id="3090">3090</th><td>                 <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#75" title='llvm::TargetOpcode::COPY_TO_REGCLASS' data-ref="llvm::TargetOpcode::COPY_TO_REGCLASS">COPY_TO_REGCLASS</a>)</td></tr>
<tr><th id="3091">3091</th><td>          <a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a> = <a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::Succs" title='llvm::SUnit::Succs' data-ref="llvm::SUnit::Succs">Succs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>().<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm4SDep8getSUnitEv" title='llvm::SDep::getSUnit' data-ref="_ZNK4llvm4SDep8getSUnitEv">getSUnit</a>();</td></tr>
<tr><th id="3092">3092</th><td>        <i>// Don't constrain non-instruction nodes.</i></td></tr>
<tr><th id="3093">3093</th><td>        <b>if</b> (!<a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>() || !<a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="3094">3094</th><td>          <b>continue</b>;</td></tr>
<tr><th id="3095">3095</th><td>        <i>// Don't constrain nodes with physical register defs if the</i></td></tr>
<tr><th id="3096">3096</th><td><i>        // predecessor can clobber them.</i></td></tr>
<tr><th id="3097">3097</th><td>        <b>if</b> (<a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegDefs" title='llvm::SUnit::hasPhysRegDefs' data-ref="llvm::SUnit::hasPhysRegDefs">hasPhysRegDefs</a> &amp;&amp; <a class="local col9 ref" href="#539SU" title='SU' data-ref="539SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::hasPhysRegClobbers" title='llvm::SUnit::hasPhysRegClobbers' data-ref="llvm::SUnit::hasPhysRegClobbers">hasPhysRegClobbers</a>) {</td></tr>
<tr><th id="3098">3098</th><td>          <b>if</b> (<a class="tu ref" href="#_ZL21canClobberPhysRegDefsPKN4llvm5SUnitES2_PKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='canClobberPhysRegDefs' data-use='c' data-ref="_ZL21canClobberPhysRegDefsPKN4llvm5SUnitES2_PKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">canClobberPhysRegDefs</a>(<a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>, &amp;<a class="local col9 ref" href="#539SU" title='SU' data-ref="539SU">SU</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TII" title='(anonymous namespace)::RegReductionPQBase::TII' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TRI" title='(anonymous namespace)::RegReductionPQBase::TRI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TRI">TRI</a>))</td></tr>
<tr><th id="3099">3099</th><td>            <b>continue</b>;</td></tr>
<tr><th id="3100">3100</th><td>        }</td></tr>
<tr><th id="3101">3101</th><td>        <i>// Don't constrain EXTRACT_SUBREG, INSERT_SUBREG, and SUBREG_TO_REG;</i></td></tr>
<tr><th id="3102">3102</th><td><i>        // these may be coalesced away. We want them close to their uses.</i></td></tr>
<tr><th id="3103">3103</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="551SuccOpc" title='SuccOpc' data-type='unsigned int' data-ref="551SuccOpc">SuccOpc</dfn> = <a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit7getNodeEv" title='llvm::SUnit::getNode' data-ref="_ZNK4llvm5SUnit7getNodeEv">getNode</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="3104">3104</th><td>        <b>if</b> (<a class="local col1 ref" href="#551SuccOpc" title='SuccOpc' data-ref="551SuccOpc">SuccOpc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a> ||</td></tr>
<tr><th id="3105">3105</th><td>            <a class="local col1 ref" href="#551SuccOpc" title='SuccOpc' data-ref="551SuccOpc">SuccOpc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a> ||</td></tr>
<tr><th id="3106">3106</th><td>            <a class="local col1 ref" href="#551SuccOpc" title='SuccOpc' data-ref="551SuccOpc">SuccOpc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG">SUBREG_TO_REG</a>)</td></tr>
<tr><th id="3107">3107</th><td>          <b>continue</b>;</td></tr>
<tr><th id="3108">3108</th><td>        <b>if</b> (!<a class="tu ref" href="#_ZL28canClobberReachingPhysRegUsePKN4llvm5SUnitES2_PN12_GLOBAL__N_117ScheduleDAGRRListEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='canClobberReachingPhysRegUse' data-use='c' data-ref="_ZL28canClobberReachingPhysRegUsePKN4llvm5SUnitES2_PN12_GLOBAL__N_117ScheduleDAGRRListEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">canClobberReachingPhysRegUse</a>(<a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>, &amp;<a class="local col9 ref" href="#539SU" title='SU' data-ref="539SU">SU</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TII" title='(anonymous namespace)::RegReductionPQBase::TII' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TII">TII</a>, <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::TRI" title='(anonymous namespace)::RegReductionPQBase::TRI' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::TRI">TRI</a>) &amp;&amp;</td></tr>
<tr><th id="3109">3109</th><td>            (!<a class="tu member" href="#_ZN12_GLOBAL__N_118RegReductionPQBase10canClobberEPKN4llvm5SUnitES4_" title='(anonymous namespace)::RegReductionPQBase::canClobber' data-use='c' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase10canClobberEPKN4llvm5SUnitES4_">canClobber</a>(<a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>, <a class="local col8 ref" href="#548DUSU" title='DUSU' data-ref="548DUSU">DUSU</a>) ||</td></tr>
<tr><th id="3110">3110</th><td>             (<a class="local col1 ref" href="#541isLiveOut" title='isLiveOut' data-ref="541isLiveOut">isLiveOut</a> &amp;&amp; !<a class="tu ref" href="#_ZL18hasOnlyLiveOutUsesPKN4llvm5SUnitE" title='hasOnlyLiveOutUses' data-use='c' data-ref="_ZL18hasOnlyLiveOutUsesPKN4llvm5SUnitE">hasOnlyLiveOutUses</a>(<a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>)) ||</td></tr>
<tr><th id="3111">3111</th><td>             (!<a class="local col9 ref" href="#539SU" title='SU' data-ref="539SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCommutable" title='llvm::SUnit::isCommutable' data-ref="llvm::SUnit::isCommutable">isCommutable</a> &amp;&amp; <a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::isCommutable" title='llvm::SUnit::isCommutable' data-ref="llvm::SUnit::isCommutable">isCommutable</a>)) &amp;&amp;</td></tr>
<tr><th id="3112">3112</th><td>            !<a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList11IsReachableEPKN4llvm5SUnitES4_" title='(anonymous namespace)::ScheduleDAGRRList::IsReachable' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList11IsReachableEPKN4llvm5SUnitES4_">IsReachable</a>(<a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>, &amp;<a class="local col9 ref" href="#539SU" title='SU' data-ref="539SU">SU</a>)) {</td></tr>
<tr><th id="3113">3113</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;pre-RA-sched&quot;)) { dbgs() &lt;&lt; &quot;    Adding a pseudo-two-addr edge from SU #&quot; &lt;&lt; SU.NodeNum &lt;&lt; &quot; to SU #&quot; &lt;&lt; SuccSU-&gt;NodeNum &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="3114">3114</th><td>                     <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    Adding a pseudo-two-addr edge from SU #"</q></td></tr>
<tr><th id="3115">3115</th><td>                     <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#539SU" title='SU' data-ref="539SU">SU</a>.<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" to SU #"</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum">NodeNum</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="3116">3116</th><td>          <a class="tu member" href="#(anonymousnamespace)::RegReductionPQBase::scheduleDAG" title='(anonymous namespace)::RegReductionPQBase::scheduleDAG' data-use='r' data-ref="(anonymousnamespace)::RegReductionPQBase::scheduleDAG">scheduleDAG</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE" title='(anonymous namespace)::ScheduleDAGRRList::AddPredQueued' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRList13AddPredQueuedEPN4llvm5SUnitERKNS1_4SDepE">AddPredQueued</a>(&amp;<a class="local col9 ref" href="#539SU" title='SU' data-ref="539SU">SU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a><a class="ref" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE" title='llvm::SDep::SDep' data-ref="_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE">(</a><a class="local col0 ref" href="#550SuccSU" title='SuccSU' data-ref="550SuccSU">SuccSU</a>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a>::<a class="enum" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep::OrderKind::Artificial" title='llvm::SDep::OrderKind::Artificial' data-ref="llvm::SDep::OrderKind::Artificial">Artificial</a>));</td></tr>
<tr><th id="3117">3117</th><td>        }</td></tr>
<tr><th id="3118">3118</th><td>      }</td></tr>
<tr><th id="3119">3119</th><td>    }</td></tr>
<tr><th id="3120">3120</th><td>  }</td></tr>
<tr><th id="3121">3121</th><td>}</td></tr>
<tr><th id="3122">3122</th><td></td></tr>
<tr><th id="3123">3123</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="3124">3124</th><td><i>//                         Public Constructor Functions</i></td></tr>
<tr><th id="3125">3125</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="3126">3126</th><td></td></tr>
<tr><th id="3127">3127</th><td><a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *</td></tr>
<tr><th id="3128">3128</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm26createBURRListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createBURRListDAGScheduler' data-ref="_ZN4llvm26createBURRListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createBURRListDAGScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel">SelectionDAGISel</a> *<dfn class="local col2 decl" id="552IS" title='IS' data-type='llvm::SelectionDAGISel *' data-ref="552IS">IS</dfn>,</td></tr>
<tr><th id="3129">3129</th><td>                                 <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col3 decl" id="553OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="553OptLevel">OptLevel</dfn>) {</td></tr>
<tr><th id="3130">3130</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="554STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="554STI">STI</dfn> = <a class="local col2 ref" href="#552IS" title='IS' data-ref="552IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="3131">3131</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col5 decl" id="555TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="555TII">TII</dfn> = <a class="local col4 ref" href="#554STI" title='STI' data-ref="554STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="3132">3132</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="556TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="556TRI">TRI</dfn> = <a class="local col4 ref" href="#554STI" title='STI' data-ref="554STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3133">3133</th><td></td></tr>
<tr><th id="3134">3134</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::BURegReductionPriorityQueue" title='(anonymous namespace)::BURegReductionPriorityQueue' data-type='RegReductionPriorityQueue&lt;(anonymous namespace)::bu_ls_rr_sort&gt;' data-ref="(anonymousnamespace)::BURegReductionPriorityQueue">BURegReductionPriorityQueue</a> *<dfn class="local col7 decl" id="557PQ" title='PQ' data-type='BURegReductionPriorityQueue *' data-ref="557PQ">PQ</dfn> =</td></tr>
<tr><th id="3135">3135</th><td>    <b>new</b> <a class="tu typedef" href="#(anonymousnamespace)::BURegReductionPriorityQueue" title='(anonymous namespace)::BURegReductionPriorityQueue' data-type='RegReductionPriorityQueue&lt;(anonymous namespace)::bu_ls_rr_sort&gt;' data-ref="(anonymousnamespace)::BURegReductionPriorityQueue">BURegReductionPriorityQueue</a><a class="tu ref" href="#_ZN12_GLOBAL__N_125RegReductionPriorityQueueC1ERN4llvm15MachineFunctionEbbPKNS1_15TargetInstrInfoEPKNS1_18TargetRegisterInfoEPKNS1_14TargetLoweringE" title='(anonymous namespace)::RegReductionPriorityQueue::RegReductionPriorityQueue&lt;SF&gt;' data-use='c' data-ref="_ZN12_GLOBAL__N_125RegReductionPriorityQueueC1ERN4llvm15MachineFunctionEbbPKNS1_15TargetInstrInfoEPKNS1_18TargetRegisterInfoEPKNS1_14TargetLoweringE">(</a>*<a class="local col2 ref" href="#552IS" title='IS' data-ref="552IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>, <b>false</b>, <b>false</b>, <a class="local col5 ref" href="#555TII" title='TII' data-ref="555TII">TII</a>, <a class="local col6 ref" href="#556TRI" title='TRI' data-ref="556TRI">TRI</a>, <b>nullptr</b>);</td></tr>
<tr><th id="3136">3136</th><td>  <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a> *<dfn class="local col8 decl" id="558SD" title='SD' data-type='(anonymous namespace)::ScheduleDAGRRList *' data-ref="558SD">SD</dfn> = <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a><a class="tu ref" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRListC1ERN4llvm15MachineFunctionEbPNS1_23SchedulingPriorityQueueENS1_10CodeGenOpt5LevelE" title='(anonymous namespace)::ScheduleDAGRRList::ScheduleDAGRRList' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRListC1ERN4llvm15MachineFunctionEbPNS1_23SchedulingPriorityQueueENS1_10CodeGenOpt5LevelE">(</a>*<a class="local col2 ref" href="#552IS" title='IS' data-ref="552IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>, <b>false</b>, <a class="local col7 ref" href="#557PQ" title='PQ' data-ref="557PQ">PQ</a>, <a class="local col3 ref" href="#553OptLevel" title='OptLevel' data-ref="553OptLevel">OptLevel</a>);</td></tr>
<tr><th id="3137">3137</th><td>  <a class="local col7 ref" href="#557PQ" title='PQ' data-ref="557PQ">PQ</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_118RegReductionPQBase14setScheduleDAGEPNS_17ScheduleDAGRRListE" title='(anonymous namespace)::RegReductionPQBase::setScheduleDAG' data-use='c' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase14setScheduleDAGEPNS_17ScheduleDAGRRListE">setScheduleDAG</a>(<a class="local col8 ref" href="#558SD" title='SD' data-ref="558SD">SD</a>);</td></tr>
<tr><th id="3138">3138</th><td>  <b>return</b> <a class="local col8 ref" href="#558SD" title='SD' data-ref="558SD">SD</a>;</td></tr>
<tr><th id="3139">3139</th><td>}</td></tr>
<tr><th id="3140">3140</th><td></td></tr>
<tr><th id="3141">3141</th><td><a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *</td></tr>
<tr><th id="3142">3142</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm28createSourceListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createSourceListDAGScheduler' data-ref="_ZN4llvm28createSourceListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createSourceListDAGScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel">SelectionDAGISel</a> *<dfn class="local col9 decl" id="559IS" title='IS' data-type='llvm::SelectionDAGISel *' data-ref="559IS">IS</dfn>,</td></tr>
<tr><th id="3143">3143</th><td>                                   <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col0 decl" id="560OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="560OptLevel">OptLevel</dfn>) {</td></tr>
<tr><th id="3144">3144</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="561STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="561STI">STI</dfn> = <a class="local col9 ref" href="#559IS" title='IS' data-ref="559IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="3145">3145</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col2 decl" id="562TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="562TII">TII</dfn> = <a class="local col1 ref" href="#561STI" title='STI' data-ref="561STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="3146">3146</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="563TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="563TRI">TRI</dfn> = <a class="local col1 ref" href="#561STI" title='STI' data-ref="561STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3147">3147</th><td></td></tr>
<tr><th id="3148">3148</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::SrcRegReductionPriorityQueue" title='(anonymous namespace)::SrcRegReductionPriorityQueue' data-type='RegReductionPriorityQueue&lt;(anonymous namespace)::src_ls_rr_sort&gt;' data-ref="(anonymousnamespace)::SrcRegReductionPriorityQueue">SrcRegReductionPriorityQueue</a> *<dfn class="local col4 decl" id="564PQ" title='PQ' data-type='SrcRegReductionPriorityQueue *' data-ref="564PQ">PQ</dfn> =</td></tr>
<tr><th id="3149">3149</th><td>    <b>new</b> <a class="tu typedef" href="#(anonymousnamespace)::SrcRegReductionPriorityQueue" title='(anonymous namespace)::SrcRegReductionPriorityQueue' data-type='RegReductionPriorityQueue&lt;(anonymous namespace)::src_ls_rr_sort&gt;' data-ref="(anonymousnamespace)::SrcRegReductionPriorityQueue">SrcRegReductionPriorityQueue</a><a class="tu ref" href="#_ZN12_GLOBAL__N_125RegReductionPriorityQueueC1ERN4llvm15MachineFunctionEbbPKNS1_15TargetInstrInfoEPKNS1_18TargetRegisterInfoEPKNS1_14TargetLoweringE" title='(anonymous namespace)::RegReductionPriorityQueue::RegReductionPriorityQueue&lt;SF&gt;' data-use='c' data-ref="_ZN12_GLOBAL__N_125RegReductionPriorityQueueC1ERN4llvm15MachineFunctionEbbPKNS1_15TargetInstrInfoEPKNS1_18TargetRegisterInfoEPKNS1_14TargetLoweringE">(</a>*<a class="local col9 ref" href="#559IS" title='IS' data-ref="559IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>, <b>false</b>, <b>true</b>, <a class="local col2 ref" href="#562TII" title='TII' data-ref="562TII">TII</a>, <a class="local col3 ref" href="#563TRI" title='TRI' data-ref="563TRI">TRI</a>, <b>nullptr</b>);</td></tr>
<tr><th id="3150">3150</th><td>  <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a> *<dfn class="local col5 decl" id="565SD" title='SD' data-type='(anonymous namespace)::ScheduleDAGRRList *' data-ref="565SD">SD</dfn> = <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a><a class="tu ref" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRListC1ERN4llvm15MachineFunctionEbPNS1_23SchedulingPriorityQueueENS1_10CodeGenOpt5LevelE" title='(anonymous namespace)::ScheduleDAGRRList::ScheduleDAGRRList' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRListC1ERN4llvm15MachineFunctionEbPNS1_23SchedulingPriorityQueueENS1_10CodeGenOpt5LevelE">(</a>*<a class="local col9 ref" href="#559IS" title='IS' data-ref="559IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>, <b>false</b>, <a class="local col4 ref" href="#564PQ" title='PQ' data-ref="564PQ">PQ</a>, <a class="local col0 ref" href="#560OptLevel" title='OptLevel' data-ref="560OptLevel">OptLevel</a>);</td></tr>
<tr><th id="3151">3151</th><td>  <a class="local col4 ref" href="#564PQ" title='PQ' data-ref="564PQ">PQ</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_118RegReductionPQBase14setScheduleDAGEPNS_17ScheduleDAGRRListE" title='(anonymous namespace)::RegReductionPQBase::setScheduleDAG' data-use='c' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase14setScheduleDAGEPNS_17ScheduleDAGRRListE">setScheduleDAG</a>(<a class="local col5 ref" href="#565SD" title='SD' data-ref="565SD">SD</a>);</td></tr>
<tr><th id="3152">3152</th><td>  <b>return</b> <a class="local col5 ref" href="#565SD" title='SD' data-ref="565SD">SD</a>;</td></tr>
<tr><th id="3153">3153</th><td>}</td></tr>
<tr><th id="3154">3154</th><td></td></tr>
<tr><th id="3155">3155</th><td><a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *</td></tr>
<tr><th id="3156">3156</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm28createHybridListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createHybridListDAGScheduler' data-ref="_ZN4llvm28createHybridListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createHybridListDAGScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel">SelectionDAGISel</a> *<dfn class="local col6 decl" id="566IS" title='IS' data-type='llvm::SelectionDAGISel *' data-ref="566IS">IS</dfn>,</td></tr>
<tr><th id="3157">3157</th><td>                                   <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col7 decl" id="567OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="567OptLevel">OptLevel</dfn>) {</td></tr>
<tr><th id="3158">3158</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="568STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="568STI">STI</dfn> = <a class="local col6 ref" href="#566IS" title='IS' data-ref="566IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="3159">3159</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col9 decl" id="569TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="569TII">TII</dfn> = <a class="local col8 ref" href="#568STI" title='STI' data-ref="568STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="3160">3160</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="570TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="570TRI">TRI</dfn> = <a class="local col8 ref" href="#568STI" title='STI' data-ref="568STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3161">3161</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="local col1 decl" id="571TLI" title='TLI' data-type='const llvm::TargetLowering *' data-ref="571TLI">TLI</dfn> = <a class="local col6 ref" href="#566IS" title='IS' data-ref="566IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>;</td></tr>
<tr><th id="3162">3162</th><td></td></tr>
<tr><th id="3163">3163</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::HybridBURRPriorityQueue" title='(anonymous namespace)::HybridBURRPriorityQueue' data-type='RegReductionPriorityQueue&lt;(anonymous namespace)::hybrid_ls_rr_sort&gt;' data-ref="(anonymousnamespace)::HybridBURRPriorityQueue">HybridBURRPriorityQueue</a> *<dfn class="local col2 decl" id="572PQ" title='PQ' data-type='HybridBURRPriorityQueue *' data-ref="572PQ">PQ</dfn> =</td></tr>
<tr><th id="3164">3164</th><td>    <b>new</b> <a class="tu typedef" href="#(anonymousnamespace)::HybridBURRPriorityQueue" title='(anonymous namespace)::HybridBURRPriorityQueue' data-type='RegReductionPriorityQueue&lt;(anonymous namespace)::hybrid_ls_rr_sort&gt;' data-ref="(anonymousnamespace)::HybridBURRPriorityQueue">HybridBURRPriorityQueue</a><a class="tu ref" href="#_ZN12_GLOBAL__N_125RegReductionPriorityQueueC1ERN4llvm15MachineFunctionEbbPKNS1_15TargetInstrInfoEPKNS1_18TargetRegisterInfoEPKNS1_14TargetLoweringE" title='(anonymous namespace)::RegReductionPriorityQueue::RegReductionPriorityQueue&lt;SF&gt;' data-use='c' data-ref="_ZN12_GLOBAL__N_125RegReductionPriorityQueueC1ERN4llvm15MachineFunctionEbbPKNS1_15TargetInstrInfoEPKNS1_18TargetRegisterInfoEPKNS1_14TargetLoweringE">(</a>*<a class="local col6 ref" href="#566IS" title='IS' data-ref="566IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>, <b>true</b>, <b>false</b>, <a class="local col9 ref" href="#569TII" title='TII' data-ref="569TII">TII</a>, <a class="local col0 ref" href="#570TRI" title='TRI' data-ref="570TRI">TRI</a>, <a class="local col1 ref" href="#571TLI" title='TLI' data-ref="571TLI">TLI</a>);</td></tr>
<tr><th id="3165">3165</th><td></td></tr>
<tr><th id="3166">3166</th><td>  <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a> *<dfn class="local col3 decl" id="573SD" title='SD' data-type='(anonymous namespace)::ScheduleDAGRRList *' data-ref="573SD">SD</dfn> = <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a><a class="tu ref" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRListC1ERN4llvm15MachineFunctionEbPNS1_23SchedulingPriorityQueueENS1_10CodeGenOpt5LevelE" title='(anonymous namespace)::ScheduleDAGRRList::ScheduleDAGRRList' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRListC1ERN4llvm15MachineFunctionEbPNS1_23SchedulingPriorityQueueENS1_10CodeGenOpt5LevelE">(</a>*<a class="local col6 ref" href="#566IS" title='IS' data-ref="566IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>, <b>true</b>, <a class="local col2 ref" href="#572PQ" title='PQ' data-ref="572PQ">PQ</a>, <a class="local col7 ref" href="#567OptLevel" title='OptLevel' data-ref="567OptLevel">OptLevel</a>);</td></tr>
<tr><th id="3167">3167</th><td>  <a class="local col2 ref" href="#572PQ" title='PQ' data-ref="572PQ">PQ</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_118RegReductionPQBase14setScheduleDAGEPNS_17ScheduleDAGRRListE" title='(anonymous namespace)::RegReductionPQBase::setScheduleDAG' data-use='c' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase14setScheduleDAGEPNS_17ScheduleDAGRRListE">setScheduleDAG</a>(<a class="local col3 ref" href="#573SD" title='SD' data-ref="573SD">SD</a>);</td></tr>
<tr><th id="3168">3168</th><td>  <b>return</b> <a class="local col3 ref" href="#573SD" title='SD' data-ref="573SD">SD</a>;</td></tr>
<tr><th id="3169">3169</th><td>}</td></tr>
<tr><th id="3170">3170</th><td></td></tr>
<tr><th id="3171">3171</th><td><a class="type" href="ScheduleDAGSDNodes.h.html#llvm::ScheduleDAGSDNodes" title='llvm::ScheduleDAGSDNodes' data-ref="llvm::ScheduleDAGSDNodes">ScheduleDAGSDNodes</a> *</td></tr>
<tr><th id="3172">3172</th><td><span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm25createILPListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE" title='llvm::createILPListDAGScheduler' data-ref="_ZN4llvm25createILPListDAGSchedulerEPNS_16SelectionDAGISelENS_10CodeGenOpt5LevelE">createILPListDAGScheduler</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel" title='llvm::SelectionDAGISel' data-ref="llvm::SelectionDAGISel">SelectionDAGISel</a> *<dfn class="local col4 decl" id="574IS" title='IS' data-type='llvm::SelectionDAGISel *' data-ref="574IS">IS</dfn>,</td></tr>
<tr><th id="3173">3173</th><td>                                <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col5 decl" id="575OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="575OptLevel">OptLevel</dfn>) {</td></tr>
<tr><th id="3174">3174</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="576STI" title='STI' data-type='const llvm::TargetSubtargetInfo &amp;' data-ref="576STI">STI</dfn> = <a class="local col4 ref" href="#574IS" title='IS' data-ref="574IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>();</td></tr>
<tr><th id="3175">3175</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col7 decl" id="577TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="577TII">TII</dfn> = <a class="local col6 ref" href="#576STI" title='STI' data-ref="576STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="3176">3176</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="578TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="578TRI">TRI</dfn> = <a class="local col6 ref" href="#576STI" title='STI' data-ref="576STI">STI</a>.<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3177">3177</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="local col9 decl" id="579TLI" title='TLI' data-type='const llvm::TargetLowering *' data-ref="579TLI">TLI</dfn> = <a class="local col4 ref" href="#574IS" title='IS' data-ref="574IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::TLI" title='llvm::SelectionDAGISel::TLI' data-ref="llvm::SelectionDAGISel::TLI">TLI</a>;</td></tr>
<tr><th id="3178">3178</th><td></td></tr>
<tr><th id="3179">3179</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::ILPBURRPriorityQueue" title='(anonymous namespace)::ILPBURRPriorityQueue' data-type='RegReductionPriorityQueue&lt;(anonymous namespace)::ilp_ls_rr_sort&gt;' data-ref="(anonymousnamespace)::ILPBURRPriorityQueue">ILPBURRPriorityQueue</a> *<dfn class="local col0 decl" id="580PQ" title='PQ' data-type='ILPBURRPriorityQueue *' data-ref="580PQ">PQ</dfn> =</td></tr>
<tr><th id="3180">3180</th><td>    <b>new</b> <a class="tu typedef" href="#(anonymousnamespace)::ILPBURRPriorityQueue" title='(anonymous namespace)::ILPBURRPriorityQueue' data-type='RegReductionPriorityQueue&lt;(anonymous namespace)::ilp_ls_rr_sort&gt;' data-ref="(anonymousnamespace)::ILPBURRPriorityQueue">ILPBURRPriorityQueue</a><a class="tu ref" href="#_ZN12_GLOBAL__N_125RegReductionPriorityQueueC1ERN4llvm15MachineFunctionEbbPKNS1_15TargetInstrInfoEPKNS1_18TargetRegisterInfoEPKNS1_14TargetLoweringE" title='(anonymous namespace)::RegReductionPriorityQueue::RegReductionPriorityQueue&lt;SF&gt;' data-use='c' data-ref="_ZN12_GLOBAL__N_125RegReductionPriorityQueueC1ERN4llvm15MachineFunctionEbbPKNS1_15TargetInstrInfoEPKNS1_18TargetRegisterInfoEPKNS1_14TargetLoweringE">(</a>*<a class="local col4 ref" href="#574IS" title='IS' data-ref="574IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>, <b>true</b>, <b>false</b>, <a class="local col7 ref" href="#577TII" title='TII' data-ref="577TII">TII</a>, <a class="local col8 ref" href="#578TRI" title='TRI' data-ref="578TRI">TRI</a>, <a class="local col9 ref" href="#579TLI" title='TLI' data-ref="579TLI">TLI</a>);</td></tr>
<tr><th id="3181">3181</th><td>  <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a> *<dfn class="local col1 decl" id="581SD" title='SD' data-type='(anonymous namespace)::ScheduleDAGRRList *' data-ref="581SD">SD</dfn> = <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ScheduleDAGRRList" title='(anonymous namespace)::ScheduleDAGRRList' data-ref="(anonymousnamespace)::ScheduleDAGRRList">ScheduleDAGRRList</a><a class="tu ref" href="#_ZN12_GLOBAL__N_117ScheduleDAGRRListC1ERN4llvm15MachineFunctionEbPNS1_23SchedulingPriorityQueueENS1_10CodeGenOpt5LevelE" title='(anonymous namespace)::ScheduleDAGRRList::ScheduleDAGRRList' data-use='c' data-ref="_ZN12_GLOBAL__N_117ScheduleDAGRRListC1ERN4llvm15MachineFunctionEbPNS1_23SchedulingPriorityQueueENS1_10CodeGenOpt5LevelE">(</a>*<a class="local col4 ref" href="#574IS" title='IS' data-ref="574IS">IS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::MF" title='llvm::SelectionDAGISel::MF' data-ref="llvm::SelectionDAGISel::MF">MF</a>, <b>true</b>, <a class="local col0 ref" href="#580PQ" title='PQ' data-ref="580PQ">PQ</a>, <a class="local col5 ref" href="#575OptLevel" title='OptLevel' data-ref="575OptLevel">OptLevel</a>);</td></tr>
<tr><th id="3182">3182</th><td>  <a class="local col0 ref" href="#580PQ" title='PQ' data-ref="580PQ">PQ</a>-&gt;<a class="tu ref" href="#_ZN12_GLOBAL__N_118RegReductionPQBase14setScheduleDAGEPNS_17ScheduleDAGRRListE" title='(anonymous namespace)::RegReductionPQBase::setScheduleDAG' data-use='c' data-ref="_ZN12_GLOBAL__N_118RegReductionPQBase14setScheduleDAGEPNS_17ScheduleDAGRRListE">setScheduleDAG</a>(<a class="local col1 ref" href="#581SD" title='SD' data-ref="581SD">SD</a>);</td></tr>
<tr><th id="3183">3183</th><td>  <b>return</b> <a class="local col1 ref" href="#581SD" title='SD' data-ref="581SD">SD</a>;</td></tr>
<tr><th id="3184">3184</th><td>}</td></tr>
<tr><th id="3185">3185</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
