Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 13:57:15 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   230 |
|    Minimum number of control sets                        |   230 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   230 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   213 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           35 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             255 |           51 |
| Yes          | No                    | No                     |            6652 |         1800 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              23 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------+-------------------+------------------+----------------+
| Clock Signal |            Enable Signal           |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+------------------------------------+-------------------+------------------+----------------+
|  clk         | fsm0/done_reg_1                    |                   |                1 |              1 |
|  clk         | fsm4/fsm4_write_en                 |                   |                1 |              2 |
|  clk         | fsm1/out0                          |                   |                1 |              2 |
|  clk         | fsm0/fsm0_write_en                 |                   |                1 |              2 |
|  clk         | fsm7/fsm7_write_en                 |                   |                1 |              2 |
|  clk         | fsm2/out[2]_i_1__1_n_0             |                   |                1 |              3 |
|  clk         | fsm5/out[2]_i_1__3_n_0             |                   |                2 |              3 |
|  clk         | fsm6/fsm6_write_en                 |                   |                2 |              3 |
|  clk         | fsm8/fsm8_write_en                 |                   |                1 |              3 |
|  clk         | fsm/fsm_write_en                   |                   |                2 |              3 |
|  clk         | fsm0/done_reg_1                    | fsm0/done_reg_0   |                1 |              3 |
|  clk         | fsm4/k0_write_en                   | fsm4/done_reg_1   |                1 |              4 |
|  clk         | fsm5/i0_write_en                   | fsm5/done_reg_1   |                1 |              4 |
|  clk         | fsm5/j2_0_write_en                 | fsm5/out_reg[1]_0 |                2 |              4 |
|  clk         | fsm5/j_0_write_en                  | fsm5/done_reg_0   |                2 |              4 |
|  clk         | fsm3/fsm3_write_en                 |                   |                2 |              4 |
|  clk         | fsm7/j01_write_en                  | fsm7/done_reg     |                3 |              4 |
|  clk         | fsm3/out_reg[2]_9                  |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_3                  |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_8                  |                   |               30 |             32 |
|  clk         | fsm3/out_reg[2]_7                  |                   |               29 |             32 |
|  clk         | fsm3/out_reg[2]_6                  |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_5                  |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_4                  |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_34                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_33                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_32                 |                   |               28 |             32 |
|  clk         | fsm3/out_reg[2]_31                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_30                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_18                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[3]_0                  |                   |               30 |             32 |
|  clk         | fsm3/out_reg[3]_19                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_57                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_1                  |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_10                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_11                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_12                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_13                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_14                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_15                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_16                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_17                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_17                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_56                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_58                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_59                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_60                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_61                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_10                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_11                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_12                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_13                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_14                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_15                 |                   |               29 |             32 |
|  clk         | fsm3/out_reg[2]_16                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[2]_29                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_18                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_19                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[2]_20                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[2]_21                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_22                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_23                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_24                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[2]_25                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_26                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[2]_27                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[2]_28                 |                   |               30 |             32 |
|  clk         | fsm3/E[0]                          |                   |               28 |             32 |
|  clk         | fsm3/out_reg[3]_42                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_43                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[3]_44                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_45                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_46                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_47                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_5                  |                   |               30 |             32 |
|  clk         | fsm3/out_reg[3]_6                  |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_7                  |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_8                  |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_9                  |                   |               31 |             32 |
|  clk         | fsm3/t_0_write_en                  |                   |                4 |             32 |
|  clk         | fsm3/out_reg[3]_41                 |                   |               31 |             32 |
|  clk         | fsm6/A_sh_read0_0_write_en         |                   |               32 |             32 |
|  clk         | fsm8/alpha__0_write_en             |                   |                7 |             32 |
|  clk         | fsm8/beta__0_write_en              |                   |                8 |             32 |
|  clk         | B_sh_read0_0/B_sh_read0_0_write_en |                   |                8 |             32 |
|  clk         | par_done_reg0/E[0]                 |                   |               27 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en    |                   |               11 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en    |                   |                8 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en    |                   |                8 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en    |                   |                7 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en    |                   |                7 |             32 |
|  clk         | fsm2/C_i_j_0_write_en              |                   |                8 |             32 |
|  clk         | fsm3/out_reg[3]_30                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_20                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_21                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_22                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_23                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[3]_24                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_25                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_26                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_27                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_28                 |                   |               29 |             32 |
|  clk         | fsm3/out_reg[3]_29                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_3                  |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_2                  |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_31                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_32                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_33                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[3]_34                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[3]_35                 |                   |               29 |             32 |
|  clk         | fsm3/out_reg[3]_36                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_37                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[3]_38                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_39                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_4                  |                   |               32 |             32 |
|  clk         | fsm3/out_reg[3]_40                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_57                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_44                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_45                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_46                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_47                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_48                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_49                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_50                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_51                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_52                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_53                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_54                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_55                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_56                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_43                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_58                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_59                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_60                 |                   |               29 |             32 |
|  clk         | fsm3/out_reg[0]_61                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_62                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_63                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_64                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_65                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_66                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_67                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_68                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_69                 |                   |               29 |             32 |
|  clk         | fsm3/out_reg[0]_70                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_30                 |                   |               32 |             32 |
|  clk         | fsm3/B_i_k_0_write_en              |                   |               16 |             32 |
|  clk         | fsm3/B_read0_0_write_en            |                   |               11 |             32 |
|  clk         | fsm3/out_reg[0]_19                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_20                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_21                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_22                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_23                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_24                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_25                 |                   |               29 |             32 |
|  clk         | fsm3/out_reg[0]_26                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_27                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_28                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_29                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_55                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_31                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_32                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_33                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_34                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_35                 |                   |               29 |             32 |
|  clk         | fsm3/out_reg[0]_36                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_37                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_38                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_39                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_40                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_41                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_42                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_42                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_29                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_30                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_31                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_32                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_33                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_34                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_35                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_36                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_37                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_38                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_39                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_40                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_41                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_72                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_43                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_44                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_45                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_46                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_47                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_48                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_49                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_50                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_51                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_52                 |                   |               29 |             32 |
|  clk         | fsm3/out_reg[1]_53                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_54                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_27                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_71                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_73                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_74                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_75                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_76                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_77                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_78                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_79                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[0]_80                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[0]_81                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[0]_82                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_14                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_16                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_28                 |                   |               29 |             32 |
|  clk         | fsm3/out_reg[1]_26                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_25                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_24                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_23                 |                   |               30 |             32 |
|  clk         | fsm3/out_reg[1]_22                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_21                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_20                 |                   |               31 |             32 |
|  clk         | fsm3/out_reg[1]_19                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_18                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_17                 |                   |               32 |             32 |
|  clk         | fsm3/out_reg[1]_15                 |                   |               29 |             32 |
|  clk         |                                    | mult_pipe4/p_0_in |               10 |             51 |
|  clk         |                                    | mult_pipe3/p_0_in |                7 |             51 |
|  clk         |                                    | mult_pipe2/p_0_in |               12 |             51 |
|  clk         |                                    | mult_pipe1/p_0_in |               15 |             51 |
|  clk         |                                    | mult_pipe0/p_0_in |                9 |             51 |
|  clk         |                                    |                   |               35 |             68 |
+--------------+------------------------------------+-------------------+------------------+----------------+


