
---------- Begin Simulation Statistics ----------
final_tick                                14495867500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 262818                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434548                       # Number of bytes of host memory used
host_op_rate                                   433004                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.83                       # Real time elapsed on the host
host_tick_rate                              303064268                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12570820                       # Number of instructions simulated
sim_ops                                      20711022                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014496                       # Number of seconds simulated
sim_ticks                                 14495867500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               89                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     89                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.899173                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872051                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157443                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2424                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003193                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1713                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        6058844                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.344926                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443184                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          209                       # TLB misses on write requests
system.cpu0.numCycles                        28991735                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22932891                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    2570820                       # Number of instructions committed
system.cpu1.committedOps                      3783091                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.277233                       # CPI: cycles per instruction
system.cpu1.discardedOps                       525194                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     497215                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        90791                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1789939                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         6985                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       23734790                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.088674                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     611122                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          254                       # TLB misses on write requests
system.cpu1.numCycles                        28991735                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.05%      0.05% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                1407509     37.21%     37.26% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     37.26% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.04%     37.30% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               266118      7.03%     44.33% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     44.33% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     44.33% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     44.33% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     44.33% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     44.33% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     44.33% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     44.33% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.03%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.04%     44.40% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     44.40% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.05%     44.45% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.03%     44.48% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     44.48% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     44.48% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.01%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     44.50% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      1.12%     45.62% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               103798      2.74%     48.36% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           268200      7.09%     55.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1685365     44.55%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 3783091                       # Class of committed instruction
system.cpu1.tickCycles                        5256945                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       249299                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        499641                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       478915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2096                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       957894                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2096                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              18836                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       231404                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17895                       # Transaction distribution
system.membus.trans_dist::ReadExReq            231506                       # Transaction distribution
system.membus.trans_dist::ReadExResp           231506                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18836                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       749983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       749983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 749983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30831744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     30831744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30831744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            250342                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  250342    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              250342                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1517084500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1309605750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429331                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429331                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429331                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429331                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13806                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13806                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13806                       # number of overall misses
system.cpu0.icache.overall_misses::total        13806                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    524629500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    524629500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    524629500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    524629500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443137                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443137                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443137                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443137                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005651                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005651                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005651                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005651                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 38000.108648                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 38000.108648                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 38000.108648                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 38000.108648                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13790                       # number of writebacks
system.cpu0.icache.writebacks::total            13790                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13806                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13806                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13806                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13806                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    510823500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    510823500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    510823500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    510823500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005651                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005651                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005651                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005651                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 37000.108648                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 37000.108648                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 37000.108648                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 37000.108648                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13790                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429331                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429331                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13806                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13806                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    524629500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    524629500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443137                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443137                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005651                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005651                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 38000.108648                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 38000.108648                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13806                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13806                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    510823500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    510823500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005651                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005651                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 37000.108648                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 37000.108648                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999065                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443137                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13806                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.961973                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999065                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999942                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19558902                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19558902                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861333                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861333                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5863149                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5863149                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226569                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226569                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       232144                       # number of overall misses
system.cpu0.dcache.overall_misses::total       232144                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4573042487                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4573042487                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4573042487                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4573042487                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087902                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087902                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095293                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095293                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037216                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037216                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038086                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038086                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20183.884322                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20183.884322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19699.162964                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19699.162964                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1240                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               42                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    29.523810                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        59516                       # number of writebacks
system.cpu0.dcache.writebacks::total            59516                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8943                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8943                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8943                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8943                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217626                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217626                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221369                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221369                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3970408500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3970408500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4304204000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4304204000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18244.182680                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18244.182680                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19443.571593                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19443.571593                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221353                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983093                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983093                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163120                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163120                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2614223000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2614223000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146213                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146213                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039342                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039342                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 16026.379353                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 16026.379353                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          496                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          496                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162624                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162624                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2429059500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2429059500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14936.660640                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14936.660640                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878240                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878240                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63449                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63449                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1958819487                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1958819487                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032677                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032677                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30872.346089                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30872.346089                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8447                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8447                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55002                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55002                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1541349000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1541349000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28023.508236                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28023.508236                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data         1816                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1816                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         5575                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         5575                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.754296                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.754296                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    333795500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    333795500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 89178.600053                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 89178.600053                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998984                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6084518                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221369                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.485863                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998984                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999936                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48983713                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48983713                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       599936                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          599936                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       599936                       # number of overall hits
system.cpu1.icache.overall_hits::total         599936                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11119                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11119                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11119                       # number of overall misses
system.cpu1.icache.overall_misses::total        11119                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    279750500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    279750500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    279750500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    279750500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       611055                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       611055                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       611055                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       611055                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.018196                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.018196                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.018196                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.018196                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25159.681626                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25159.681626                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25159.681626                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25159.681626                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11103                       # number of writebacks
system.cpu1.icache.writebacks::total            11103                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11119                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11119                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11119                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11119                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    268631500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    268631500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    268631500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    268631500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.018196                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.018196                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.018196                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.018196                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24159.681626                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24159.681626                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24159.681626                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24159.681626                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11103                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       599936                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         599936                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11119                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11119                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    279750500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    279750500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       611055                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       611055                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.018196                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.018196                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25159.681626                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25159.681626                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11119                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11119                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    268631500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    268631500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.018196                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.018196                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24159.681626                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24159.681626                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999030                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             611055                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11119                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            54.955931                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999030                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999939                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4899559                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4899559                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1824782                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1824782                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1824782                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1824782                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       366889                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        366889                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       366889                       # number of overall misses
system.cpu1.dcache.overall_misses::total       366889                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  24231212500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24231212500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  24231212500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24231212500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2191671                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2191671                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2191671                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2191671                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.167401                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.167401                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.167401                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.167401                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66045.077667                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66045.077667                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66045.077667                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66045.077667                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       226045                       # number of writebacks
system.cpu1.dcache.writebacks::total           226045                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       134204                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       134204                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       134204                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       134204                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       232685                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       232685                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       232685                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       232685                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  19169226000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19169226000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  19169226000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  19169226000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.106168                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.106168                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.106168                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.106168                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82382.732020                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82382.732020                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82382.732020                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82382.732020                       # average overall mshr miss latency
system.cpu1.dcache.replacements                232669                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       396612                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         396612                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9371                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9371                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    330495500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    330495500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       405983                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       405983                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.023082                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.023082                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35267.900971                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35267.900971                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9038                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9038                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    307568500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    307568500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022262                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022262                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34030.593052                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34030.593052                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1428170                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1428170                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       357518                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       357518                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  23900717000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  23900717000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1785688                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1785688                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200213                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200213                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66851.786483                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66851.786483                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       133871                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       133871                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       223647                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       223647                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  18861657500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  18861657500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125244                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125244                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84336.733781                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84336.733781                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999091                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2057467                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           232685                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.842285                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999091                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999943                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999943                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17766053                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17766053                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9313                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              202241                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9355                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7728                       # number of demand (read+write) hits
system.l2.demand_hits::total                   228637                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9313                       # number of overall hits
system.l2.overall_hits::.cpu0.data             202241                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9355                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7728                       # number of overall hits
system.l2.overall_hits::total                  228637                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              4493                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             19128                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1764                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            224957                       # number of demand (read+write) misses
system.l2.demand_misses::total                 250342                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             4493                       # number of overall misses
system.l2.overall_misses::.cpu0.data            19128                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1764                       # number of overall misses
system.l2.overall_misses::.cpu1.data           224957                       # number of overall misses
system.l2.overall_misses::total                250342                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    386980000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1697857000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    148250000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  18735311500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20968398500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    386980000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1697857000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    148250000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  18735311500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20968398500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221369                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11119                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          232685                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               478979                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221369                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11119                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         232685                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              478979                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.325438                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.086408                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.158647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.966788                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.522658                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.325438                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.086408                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.158647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.966788                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.522658                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86129.534832                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88762.913007                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84041.950113                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83283.967603                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83759.011672                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86129.534832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88762.913007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84041.950113                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83283.967603                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83759.011672                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              231404                       # number of writebacks
system.l2.writebacks::total                    231404                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         4493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        19128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       224957                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            250342                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         4493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        19128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       224957                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           250342                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    342050000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1506577000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    130610000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  16485741500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18464978500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    342050000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1506577000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    130610000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  16485741500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18464978500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.325438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.086408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.158647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.966788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.522658                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.325438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.086408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.158647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.966788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.522658                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76129.534832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78762.913007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74041.950113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73283.967603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73759.011672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76129.534832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78762.913007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74041.950113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73283.967603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73759.011672                       # average overall mshr miss latency
system.l2.replacements                         251103                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       285561                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           285561                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       285561                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       285561                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24893                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24893                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24893                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24893                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          292                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           292                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            45729                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1414                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47143                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           9273                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         222233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              231506                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    831734000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  18509236000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19340970000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       223647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            278649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.168594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.993678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.830816                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89694.165858                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83287.522555                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83544.141405                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         9273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       222233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         231506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    739004000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  16286906000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17025910000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.168594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.993678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.830816                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 79694.165858                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73287.522555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73544.141405                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9313                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         4493                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6257                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    386980000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    148250000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    535230000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.325438                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.158647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.251033                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86129.534832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84041.950113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85540.994087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         4493                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1764                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    342050000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    130610000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    472660000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.325438                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.158647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.251033                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76129.534832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74041.950113                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75540.994087                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       156512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6314                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            162826                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         9855                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    866123000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    226075500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1092198500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166367                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        175405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.059237                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.301394                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.071714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87886.656520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82993.942731                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86827.132522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         9855                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2724                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12579                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    767573000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    198835500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    966408500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.059237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.301394                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77886.656520                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72993.942731                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76827.132522                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.029015                       # Cycle average of tags in use
system.l2.tags.total_refs                      957601                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    252127                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.798090                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.789108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       41.314027                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      206.648982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       10.959554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      748.317343                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.040346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.201806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.010703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.730779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998075                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          750                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7915271                       # Number of tag accesses
system.l2.tags.data_accesses                  7915271                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        287552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1224192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        112896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      14397248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16021888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       287552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       112896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        400448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14809856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14809856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           4493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          19128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         224957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              250342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       231404                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             231404                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19836826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         84451103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7788151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        993196716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1105272796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19836826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7788151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27624977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1021660553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1021660553                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1021660553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19836826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        84451103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7788151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       993196716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2126933348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    231400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      4493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     18981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    224948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000201474500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14424                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14424                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              701632                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             217277                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      250342                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     231404                       # Number of write requests accepted
system.mem_ctrls.readBursts                    250342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   231404                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    156                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14635                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3460754000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1250930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8151741500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13832.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32582.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   225480                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  212307                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                250342                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               231404                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  146377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   96945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    704.112589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   492.068138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   402.246950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5936     13.56%     13.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5058     11.56%     25.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1985      4.54%     29.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1500      3.43%     33.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1469      3.36%     36.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1138      2.60%     39.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1156      2.64%     41.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1263      2.89%     44.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24265     55.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43770                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.344565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.792138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.432869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          14316     99.25%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            53      0.37%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            16      0.11%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      0.10%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14424                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.040904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.037731                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.339037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14166     98.21%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      0.60%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               61      0.42%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               67      0.46%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               39      0.27%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14424                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16011904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14807936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16021888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14809856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1104.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1021.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1105.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1021.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14495852000                       # Total gap between requests
system.mem_ctrls.avgGap                      30090.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       287552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1214784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       112896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     14396672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14807936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19836825.909177217633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 83802090.492342039943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7788150.657420122996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 993156980.774003267288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1021528101.026033759117                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         4493                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        19128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       224957                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       231404                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    157054500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    717892000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     58106000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   7218689000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 363210372250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34955.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     37530.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32939.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32089.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1569594.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            161770980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             85979520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           897812160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          609977880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1143845040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6011769480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        503870400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         9415025460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.497207                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1228630750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    483860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12783376750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            150768240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             80127630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           888515880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          597794400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1143845040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5821827810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        663821280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         9346700280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.783783                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1637070500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    483860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12374937000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            200330                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       516965                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24893                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188160                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           278649                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          278649                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24925                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       175405                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       698039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1436873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1766144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     17976640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1422208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     29358720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               50523712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          251103                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14809856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           730082                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002872                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053517                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 727985     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2097      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             730082                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          789401000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         349867316                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16686484                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332082941                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20721974                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14495867500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
