{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713506128560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713506128560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 23:55:28 2024 " "Processing started: Thu Apr 18 23:55:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713506128560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1713506128560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Battleship -c Battleship --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1713506128561 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1713506128837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1713506128837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "battleship.sv 1 1 " "Found 1 design units, including 1 entities, in source file battleship.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Battleship " "Found entity 1: Battleship" {  } { { "Battleship.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/Battleship.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 1 1 " "Found 1 design units, including 1 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Random " "Found entity 1: Random" {  } { { "Random.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/Random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Random_TB " "Found entity 1: Random_TB" {  } { { "Random_TB.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/Random_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135590 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regCasillas.sv(11) " "Verilog HDL information at regCasillas.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "regCasillas.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1713506135592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regcasillas.sv 1 1 " "Found 1 design units, including 1 entities, in source file regcasillas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regCasillas " "Found entity 1: regCasillas" {  } { { "regCasillas.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorsegundos.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparadorsegundos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparadorSegundos " "Found entity 1: comparadorSegundos" {  } { { "comparadorSegundos.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/comparadorSegundos.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135593 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "regBarcosperdidos.sv(6) " "Verilog HDL information at regBarcosperdidos.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "regBarcosperdidos.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regBarcosperdidos.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1713506135594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbarcosperdidos.sv 1 1 " "Found 1 design units, including 1 entities, in source file regbarcosperdidos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regBarcosperdidos " "Found entity 1: regBarcosperdidos" {  } { { "regBarcosperdidos.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regBarcosperdidos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regciclos.sv 1 1 " "Found 1 design units, including 1 entities, in source file regciclos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regCiclos " "Found entity 1: regCiclos" {  } { { "regCiclos.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCiclos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135595 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registroBarcos.sv(39) " "Verilog HDL information at registroBarcos.sv(39): always construct contains both blocking and non-blocking assignments" {  } { { "registroBarcos.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroBarcos.sv" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1713506135595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrobarcos.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrobarcos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registroBarcos " "Found entity 1: registroBarcos" {  } { { "registroBarcos.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroBarcos.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regciclos_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regciclos_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regCiclos_tb " "Found entity 1: regCiclos_tb" {  } { { "regCiclos_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCiclos_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrobarcos_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrobarcos_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registroBarcos_tb " "Found entity 1: registroBarcos_tb" {  } { { "registroBarcos_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroBarcos_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135597 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registroB1.sv(6) " "Verilog HDL information at registroB1.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "registroB1.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroB1.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1713506135598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrob1.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrob1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registroB1 " "Found entity 1: registroB1" {  } { { "registroB1.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroB1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135598 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "registroB1_tb.sv(21) " "Verilog HDL Module Instantiation warning at registroB1_tb.sv(21): ignored dangling comma in List of Port Connections" {  } { { "registroB1_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroB1_tb.sv" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1713506135599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrob1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrob1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registroB1_tb " "Found entity 1: registroB1_tb" {  } { { "registroB1_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroB1_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135599 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registroB.sv(9) " "Verilog HDL information at registroB.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "registroB.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroB.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1713506135600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrob.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrob.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registroB " "Found entity 1: registroB" {  } { { "registroB.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroB.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrob_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file registrob_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registroB_tb " "Found entity 1: registroB_tb" {  } { { "registroB_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/registroB_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbarcosperdidos_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regbarcosperdidos_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regBarcosperdidos_tb " "Found entity 1: regBarcosperdidos_tb" {  } { { "regBarcosperdidos_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regBarcosperdidos_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regcasillas_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file regcasillas_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regCasillas_tb " "Found entity 1: regCasillas_tb" {  } { { "regCasillas_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/regCasillas_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file randomgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RandomGen " "Found entity 1: RandomGen" {  } { { "RandomGen.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/RandomGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomgen_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file randomgen_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RandomGen_tb " "Found entity 1: RandomGen_tb" {  } { { "RandomGen_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/RandomGen_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_tb " "Found entity 1: FSM_tb" {  } { { "FSM_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/FSM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713506135605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713506135605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM_tb " "Elaborating entity \"FSM_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1713506135624 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk FSM_tb.sv(31) " "Verilog HDL warning at FSM_tb.sv(31): assignments to clk create a combinational loop" {  } { { "FSM_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/FSM_tb.sv" 31 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1713506135625 "|FSM_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "FSM_tb.sv(53) " "Verilog HDL warning at FSM_tb.sv(53): ignoring unsupported system task" {  } { { "FSM_tb.sv" "" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/FSM_tb.sv" 53 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1713506135625 "|FSM_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:uut " "Elaborating entity \"FSM\" for hierarchy \"FSM:uut\"" {  } { { "FSM_tb.sv" "uut" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/FSM_tb.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713506135637 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "FSM_tb.sv" "clk" { Text "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/FSM_tb.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713506135666 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1713506135666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/output_files/Battleship.map.smsg " "Generated suppressed messages file C:/Users/andre/Desktop/TEC/TallerDigital/Lab3/L_gonzalez_digital_design_lab_lll/output_files/Battleship.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1713506135720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713506135727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 23:55:35 2024 " "Processing ended: Thu Apr 18 23:55:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713506135727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713506135727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713506135727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1713506135727 ""}
