

================================================================
== Vitis HLS Report for 'scheduler_hls'
================================================================
* Date:           Tue Nov 25 19:09:24 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        scheduler_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.939 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     285|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     390|    -|
|Register         |        -|     -|      82|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      82|     675|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln270_fu_2449_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln356_fu_2042_p2   |         +|   0|  0|  39|          32|           1|
    |and_ln192_fu_2649_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln223_fu_2553_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln234_fu_2513_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln257_fu_2409_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln262_fu_2419_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln279_fu_2338_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln290_fu_2298_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln338_fu_2150_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln349_fu_2110_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln369_fu_2683_p2   |       and|   0|  0|   2|           1|           1|
    |ap_condition_130       |       and|   0|  0|   2|           1|           1|
    |ap_condition_136       |       and|   0|  0|   2|           1|           1|
    |ap_condition_149       |       and|   0|  0|   2|           1|           1|
    |ap_condition_161       |       and|   0|  0|   2|           1|           1|
    |ap_condition_174       |       and|   0|  0|   2|           1|           1|
    |ap_condition_186       |       and|   0|  0|   2|           1|           1|
    |ap_condition_199       |       and|   0|  0|   2|           1|           1|
    |ap_condition_211       |       and|   0|  0|   2|           1|           1|
    |ap_condition_224       |       and|   0|  0|   2|           1|           1|
    |ap_condition_236       |       and|   0|  0|   2|           1|           1|
    |ap_condition_246       |       and|   0|  0|   2|           1|           1|
    |ap_condition_259       |       and|   0|  0|   2|           1|           1|
    |ap_condition_271       |       and|   0|  0|   2|           1|           1|
    |ap_condition_284       |       and|   0|  0|   2|           1|           1|
    |ap_condition_296       |       and|   0|  0|   2|           1|           1|
    |ap_condition_313       |       and|   0|  0|   2|           1|           1|
    |ap_condition_330       |       and|   0|  0|   2|           1|           1|
    |ap_condition_342       |       and|   0|  0|   2|           1|           1|
    |ap_condition_357       |       and|   0|  0|   2|           1|           1|
    |ap_condition_366       |       and|   0|  0|   2|           1|           1|
    |ap_condition_372       |       and|   0|  0|   2|           1|           1|
    |ap_condition_391       |       and|   0|  0|   2|           1|           1|
    |ap_condition_402       |       and|   0|  0|   2|           1|           1|
    |ap_condition_414       |       and|   0|  0|   2|           1|           1|
    |ap_condition_422       |       and|   0|  0|   2|           1|           1|
    |ap_condition_871       |       and|   0|  0|   2|           1|           1|
    |ap_condition_877       |       and|   0|  0|   2|           1|           1|
    |ap_condition_910       |       and|   0|  0|   2|           1|           1|
    |grp_fu_1866_p2         |       and|   0|  0|   2|           1|           1|
    |icmp_ln241_fu_2371_p2  |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln356_fu_2058_p2  |      icmp|   0|  0|  38|          31|           1|
    |ap_condition_110       |        or|   0|  0|   2|           1|           1|
    |or_ln219_fu_2541_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln230_fu_2501_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln248_fu_2387_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln268_1_fu_2437_p2  |        or|   0|  0|   2|           1|           1|
    |or_ln268_fu_2431_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln275_fu_2326_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln286_fu_2286_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln300_fu_2252_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln310_fu_2186_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln320_fu_2216_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln334_fu_2138_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln345_fu_2098_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln366_fu_2671_p2    |        or|   0|  0|   2|           1|           1|
    |wl_head                |    select|   0|  0|   2|           1|           2|
    |xor_ln219_fu_2535_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln230_fu_2495_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln248_fu_2381_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln268_fu_2425_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln275_fu_2320_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln286_fu_2280_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln300_fu_2246_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln310_fu_2180_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln320_fu_2210_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln334_fu_2132_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln345_fu_2092_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln366_fu_2665_p2   |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 285|         191|          83|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_axis_in_ready_new_0_phi_fu_363_p82  |  14|          3|    1|          3|
    |ap_phi_mux_compute_op_new_5_phi_fu_1007_p82    |  65|         12|    5|         60|
    |ap_phi_mux_compute_start_new_5_phi_fu_878_p82  |  14|          3|    1|          3|
    |ap_phi_mux_done_new_0_phi_fu_1264_p82          |  14|          3|    1|          3|
    |ap_phi_mux_empty_6_phi_fu_1740_p82             |  20|          4|    1|          4|
    |ap_phi_mux_empty_phi_fu_1521_p82               |  14|          3|   32|         96|
    |ap_phi_mux_phi_ln149_phi_fu_621_p82            |  14|          3|   32|         96|
    |ap_phi_mux_phi_ln162_phi_fu_1611_p82           |  14|          3|    1|          3|
    |ap_phi_mux_storemerge55_phi_fu_1393_p82        |  65|         14|    4|         56|
    |ap_phi_mux_stream_start_new_0_phi_fu_1135_p82  |  14|          3|    1|          3|
    |ap_phi_mux_wl_start_new_1_phi_fu_492_p82       |  14|          3|    1|          3|
    |ap_phi_mux_wl_tile_new_1_phi_fu_750_p82        |  14|          3|   32|         96|
    |ffn_stage                                      |  26|          5|    2|         10|
    |layer_idx                                      |   9|          2|   32|         64|
    |st                                             |  65|         15|    4|         60|
    |wo_tile                                        |  14|          3|   32|         96|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 390|         82|  182|        656|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   1|   0|    1|          0|
    |attn_started     |   1|   0|    1|          0|
    |concat_started   |   1|   0|    1|          0|
    |ffn_stage        |   2|   0|    2|          0|
    |ffn_started      |   1|   0|    1|          0|
    |layer_idx        |  32|   0|   32|          0|
    |ln0_started      |   1|   0|    1|          0|
    |ln1_started      |   1|   0|    1|          0|
    |outproj_started  |   1|   0|    1|          0|
    |resid0_started   |   1|   0|    1|          0|
    |resid1_started   |   1|   0|    1|          0|
    |st               |   4|   0|    4|          0|
    |stream_started   |   1|   0|    1|          0|
    |wo_comp_busy     |   1|   0|    1|          0|
    |wo_dma_busy      |   1|   0|    1|          0|
    |wo_tile          |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  82|   0|   82|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|    scheduler_hls|  return value|
|cntrl_start             |   in|    1|     ap_none|      cntrl_start|        scalar|
|cntrl_reset_n           |   in|    1|     ap_none|    cntrl_reset_n|        scalar|
|cntrl_layer_idx         |  out|   32|      ap_vld|  cntrl_layer_idx|       pointer|
|cntrl_layer_idx_ap_vld  |  out|    1|      ap_vld|  cntrl_layer_idx|       pointer|
|cntrl_busy              |  out|    1|      ap_vld|       cntrl_busy|       pointer|
|cntrl_busy_ap_vld       |  out|    1|      ap_vld|       cntrl_busy|       pointer|
|cntrl_start_out         |  out|    1|      ap_vld|  cntrl_start_out|       pointer|
|cntrl_start_out_ap_vld  |  out|    1|      ap_vld|  cntrl_start_out|       pointer|
|axis_in_valid           |   in|    1|     ap_none|    axis_in_valid|        scalar|
|axis_in_last            |   in|    1|     ap_none|     axis_in_last|        scalar|
|axis_in_ready           |  out|    1|      ap_vld|    axis_in_ready|       pointer|
|axis_in_ready_ap_vld    |  out|    1|      ap_vld|    axis_in_ready|       pointer|
|wl_ready                |   in|    1|     ap_none|         wl_ready|        scalar|
|wl_start                |  out|    1|      ap_vld|         wl_start|       pointer|
|wl_start_ap_vld         |  out|    1|      ap_vld|         wl_start|       pointer|
|wl_addr_sel             |  out|   32|      ap_vld|      wl_addr_sel|       pointer|
|wl_addr_sel_ap_vld      |  out|    1|      ap_vld|      wl_addr_sel|       pointer|
|wl_layer                |  out|   32|      ap_vld|         wl_layer|       pointer|
|wl_layer_ap_vld         |  out|    1|      ap_vld|         wl_layer|       pointer|
|wl_head                 |  out|   32|      ap_vld|          wl_head|       pointer|
|wl_head_ap_vld          |  out|    1|      ap_vld|          wl_head|       pointer|
|wl_tile                 |  out|   32|      ap_vld|          wl_tile|       pointer|
|wl_tile_ap_vld          |  out|    1|      ap_vld|          wl_tile|       pointer|
|dma_done                |   in|    1|     ap_none|         dma_done|        scalar|
|compute_ready           |   in|    1|     ap_none|    compute_ready|        scalar|
|compute_done            |   in|    1|     ap_none|     compute_done|        scalar|
|requant_ready           |   in|    1|     ap_none|    requant_ready|        scalar|
|requant_done            |   in|    1|     ap_none|     requant_done|        scalar|
|compute_start           |  out|    1|      ap_vld|    compute_start|       pointer|
|compute_start_ap_vld    |  out|    1|      ap_vld|    compute_start|       pointer|
|compute_op              |  out|   32|      ap_vld|       compute_op|       pointer|
|compute_op_ap_vld       |  out|    1|      ap_vld|       compute_op|       pointer|
|requant_start           |  out|    1|      ap_vld|    requant_start|       pointer|
|requant_start_ap_vld    |  out|    1|      ap_vld|    requant_start|       pointer|
|requant_op              |  out|   32|      ap_vld|       requant_op|       pointer|
|requant_op_ap_vld       |  out|    1|      ap_vld|       requant_op|       pointer|
|stream_ready            |   in|    1|     ap_none|     stream_ready|        scalar|
|stream_start            |  out|    1|      ap_vld|     stream_start|       pointer|
|stream_start_ap_vld     |  out|    1|      ap_vld|     stream_start|       pointer|
|stream_done             |   in|    1|     ap_none|      stream_done|        scalar|
|done                    |  out|    1|      ap_vld|             done|       pointer|
|done_ap_vld             |  out|    1|      ap_vld|             done|       pointer|
|STATE                   |  out|   32|      ap_vld|            STATE|       pointer|
|STATE_ap_vld            |  out|    1|      ap_vld|            STATE|       pointer|
+------------------------+-----+-----+------------+-----------------+--------------+

