<?xml version="1.0" encoding="UTF-8"?>
<module id="CRC" HW_revision="" XML_version="1.0" description="EC register offsets" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="CRC_CTRL" width="32" description="CRC Control" id="CRC_CTRL" offset="0x00000400" >
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="Operation Type" id="CRC_CTRL_TYPE" resetval="" >
            <bitenum id="CRC_CTRL_TYPE_P8055" value="0x00000000" token="" description="Polynomial 0x8005"/>
            <bitenum id="CRC_CTRL_TYPE_P1021" value="0x00000001" token="" description="Polynomial 0x1021"/>
            <bitenum id="CRC_CTRL_TYPE_P4C11DB7" value="0x00000002" token="" description="Polynomial 0x4C11DB7"/>
            <bitenum id="CRC_CTRL_TYPE_P1EDC6F41" value="0x00000003" token="" description="Polynomial 0x1EDC6F41"/>
            <bitenum id="CRC_CTRL_TYPE_TCPCHKSUM" value="0x00000008" token="" description="TCP checksum"/>
        </bitfield>
        <bitfield range="" begin="5" width="2" end="4" rwaccess="RW" description="Endian Control" id="CRC_CTRL_ENDIAN" resetval="" >
            <bitenum id="CRC_CTRL_ENDIAN_SBHW" value="0x00000000" token="" description="Configuration unchanged. (B3, B2, B1, B0)"/>
            <bitenum id="CRC_CTRL_ENDIAN_SHW" value="0x00000010" token="" description="Bytes are swapped in half-words but half-words are not swapped (B2, B3, B0, B1)"/>
            <bitenum id="CRC_CTRL_ENDIAN_SHWNB" value="0x00000020" token="" description="Half-words are swapped but bytes are not swapped in half-word. (B1, B0, B3, B2)"/>
            <bitenum id="CRC_CTRL_ENDIAN_SBSW" value="0x00000030" token="" description="Bytes are swapped in half-words and half-words are swapped. (B0, B1, B2, B3)"/>
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Bit reverse enable" id="CRC_CTRL_BR" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Output Reverse Enable" id="CRC_CTRL_OBR" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Result Inverse Enable" id="CRC_CTRL_RESINV" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="Input Data Size" id="CRC_CTRL_SIZE" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="2" end="13" rwaccess="RW" description="CRC Initialization" id="CRC_CTRL_INIT" resetval="" >
            <bitenum id="CRC_CTRL_INIT_SEED" value="0x00000000" token="" description="Use the CRC_SEED register context as the starting value"/>
            <bitenum id="CRC_CTRL_INIT_0" value="0x00004000" token="" description="Initialize to all '0s'"/>
            <bitenum id="CRC_CTRL_INIT_1" value="0x00006000" token="" description="Initialize to all '1s'"/>
        </bitfield>
    </register>
    <register acronym="CRC_SEED" width="32" description="CRC SEED/Context" id="CRC_SEED" offset="0x00000410" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="SEED/Context Value" id="CRC_SEED_SEED" resetval="" >
        </bitfield>
    </register>
    <register acronym="CRC_DIN" width="32" description="CRC Data Input" id="CRC_DIN" offset="0x00000414" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Data Input" id="CRC_DIN_DATAIN" resetval="" >
        </bitfield>
    </register>
    <register acronym="CRC_RSLTPP" width="32" description="CRC Post Processing Result" id="CRC_RSLTPP" offset="0x00000418" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="R" description="Post Processing Result" id="CRC_RSLTPP_RSLTPP" resetval="" >
        </bitfield>
    </register>
</module>
