==38406== Cachegrind, a cache and branch-prediction profiler
==38406== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==38406== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==38406== Command: ./sift .
==38406== 
--38406-- warning: L3 cache found, using its data for the LL simulation.
--38406-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--38406-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==38406== brk segment overflow in thread #1: can't grow to 0x4cd9000
==38406== (see section Limitations in user manual)
==38406== NOTE: further instances of this message will not be shown
==38406== 
==38406== I   refs:      3,167,698,646
==38406== I1  misses:        8,101,924
==38406== LLi misses:            2,167
==38406== I1  miss rate:          0.26%
==38406== LLi miss rate:          0.00%
==38406== 
==38406== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==38406== D1  misses:      187,313,892  (167,945,967 rd   +  19,367,925 wr)
==38406== LLd misses:        2,805,158  (  1,158,573 rd   +   1,646,585 wr)
==38406== D1  miss rate:          19.2% (       24.8%     +         6.5%  )
==38406== LLd miss rate:           0.3% (        0.2%     +         0.6%  )
==38406== 
==38406== LL refs:         195,415,816  (176,047,891 rd   +  19,367,925 wr)
==38406== LL misses:         2,807,325  (  1,160,740 rd   +   1,646,585 wr)
==38406== LL miss rate:            0.1% (        0.0%     +         0.6%  )
