<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Sep  3 16:50:39 2020" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="design_1" PACKAGE="ftg256" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PC_0" PORT="clk"/>
        <CONNECTION INSTANCE="ALU_control_0" PORT="clk"/>
        <CONNECTION INSTANCE="control_0" PORT="clk"/>
        <CONNECTION INSTANCE="Registers_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_0" SIGIS="rst" SIGNAME="External_Ports_rst_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="PC_0" PORT="rst"/>
        <CONNECTION INSTANCE="Registers_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2" FULLNAME="/ALU_0" HWVERSION="1.0" INSTANCE="ALU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU" VLNV="xilinx.com:user:ALU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADD" VALUE="&quot;000010&quot;"/>
        <PARAMETER NAME="AND" VALUE="&quot;000000&quot;"/>
        <PARAMETER NAME="OR" VALUE="&quot;000001&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ALU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="alu_out" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_alu_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Registers_0" PORT="WriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data1" RIGHT="0" SIGIS="undef" SIGNAME="Registers_0_ReadData1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Registers_0" PORT="ReadData1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data2" RIGHT="0" SIGIS="undef" SIGNAME="MUX_data_choice_0_data_final">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_data_choice_0" PORT="data_final"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="func" RIGHT="0" SIGIS="undef" SIGNAME="ALU_control_0_ALU_func">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_control_0" PORT="ALU_func"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/ALU_control_0" HWVERSION="1.0" INSTANCE="ALU_control_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU_control" VLNV="xilinx.com:user:ALU_control:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADD" VALUE="&quot;0010&quot;"/>
        <PARAMETER NAME="AND" VALUE="&quot;0000&quot;"/>
        <PARAMETER NAME="OR" VALUE="&quot;0001&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ALU_control_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="op" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="func" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_func">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="func"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ALU_func" RIGHT="0" SIGIS="undef" SIGNAME="ALU_control_0_ALU_func">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="func"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/IM_0" HWVERSION="1.0" INSTANCE="IM_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IM" VLNV="xilinx.com:user:IM:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_IM_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Addr" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="op" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_control_0" PORT="op"/>
            <CONNECTION INSTANCE="control_0" PORT="op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="func" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_func">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_control_0" PORT="func"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rs" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_rs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Registers_0" PORT="ReadRegister1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rt" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Registers_0" PORT="ReadRegister2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="rd" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Registers_0" PORT="WriteRegister"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="sign_extend" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_sign_extend">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sign_extend_0" PORT="sign_extend"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="26" NAME="J_addr" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_J_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shifter2_0" PORT="J_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/MUX_addr_0" HWVERSION="1.0" INSTANCE="MUX_addr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MUX_addr" VLNV="xilinx.com:user:MUX_addr:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_MUX_addr_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="pc_addr" RIGHT="0" SIGIS="undef" SIGNAME="add_0_PC_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="add_0" PORT="PC_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_addr_J" RIGHT="0" SIGIS="undef" SIGNAME="shifter2_0_pc_addr_J">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shifter2_0" PORT="pc_addr_J"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Branch" SIGIS="undef" SIGNAME="control_0_Branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control_0" PORT="Branch"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc_addr_final" RIGHT="0" SIGIS="undef" SIGNAME="MUX_addr_0_pc_addr_final">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="pc_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/MUX_data_choice_0" HWVERSION="1.0" INSTANCE="MUX_data_choice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MUX_data_choice" VLNV="xilinx.com:user:MUX_data_choice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_MUX_data_choice_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="data2" RIGHT="0" SIGIS="undef" SIGNAME="Registers_0_ReadData2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Registers_0" PORT="ReadData2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data_sign_extend" RIGHT="0" SIGIS="undef" SIGNAME="MUX_sign_extend_data_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_sign_extend_data_0" PORT="data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ALUSrc" SIGIS="undef" SIGNAME="control_0_ALUSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control_0" PORT="ALUSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data_final" RIGHT="0" SIGIS="undef" SIGNAME="MUX_data_choice_0_data_final">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="data2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/MUX_sign_extend_data_0" HWVERSION="1.0" INSTANCE="MUX_sign_extend_data_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MUX_sign_extend_data" VLNV="xilinx.com:user:MUX_sign_extend_data:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_MUX_sign_extend_data_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Se" SIGIS="undef" SIGNAME="control_0_Se">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control_0" PORT="Se"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="sign_extend_zero" RIGHT="0" SIGIS="undef" SIGNAME="sign_extend_0_sign_extend_zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sign_extend_0" PORT="sign_extend_zero"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="sign_extend_one" RIGHT="0" SIGIS="undef" SIGNAME="sign_extend_0_sign_extend_one">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sign_extend_0" PORT="sign_extend_one"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="MUX_sign_extend_data_0_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_data_choice_0" PORT="data_sign_extend"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/PC_0" HWVERSION="1.0" INSTANCE="PC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PC" VLNV="xilinx.com:user:PC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_PC_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="pc_addr" RIGHT="0" SIGIS="undef" SIGNAME="MUX_addr_0_pc_addr_final">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_addr_0" PORT="pc_addr_final"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Addr" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="Addr"/>
            <CONNECTION INSTANCE="add_0" PORT="Addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Registers_0" HWVERSION="1.0" INSTANCE="Registers_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Registers" VLNV="xilinx.com:user:Registers:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Registers_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="ReadRegister1" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_rs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="rs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="ReadRegister2" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_rt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="rt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="WriteRegister" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="WriteData" RIGHT="0" SIGIS="undef" SIGNAME="ALU_0_alu_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="alu_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RegDst" SIGIS="undef" SIGNAME="control_0_RegDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control_0" PORT="RegDst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ReadData1" RIGHT="0" SIGIS="undef" SIGNAME="Registers_0_ReadData1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALU_0" PORT="data1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ReadData2" RIGHT="0" SIGIS="undef" SIGNAME="Registers_0_ReadData2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_data_choice_0" PORT="data2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/add_0" HWVERSION="1.0" INSTANCE="add_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="add" VLNV="xilinx.com:user:add:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_add_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Addr" RIGHT="0" SIGIS="undef" SIGNAME="PC_0_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC_0" PORT="Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_Addr" RIGHT="0" SIGIS="undef" SIGNAME="add_0_PC_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="shifter2_0" PORT="pc_addr"/>
            <CONNECTION INSTANCE="MUX_addr_0" PORT="pc_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/control_0" HWVERSION="1.0" INSTANCE="control_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="control" VLNV="xilinx.com:user:control:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_control_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="op" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="op"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ALUSrc" SIGIS="undef" SIGNAME="control_0_ALUSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_data_choice_0" PORT="ALUSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RegDst" SIGIS="undef" SIGNAME="control_0_RegDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Registers_0" PORT="RegDst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Se" SIGIS="undef" SIGNAME="control_0_Se">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_sign_extend_data_0" PORT="Se"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Branch" SIGIS="undef" SIGNAME="control_0_Branch">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_addr_0" PORT="Branch"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/shifter2_0" HWVERSION="1.0" INSTANCE="shifter2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="shifter2" VLNV="xilinx.com:user:shifter2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="zero" VALUE="&quot;00&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_shifter2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="26" NAME="J_addr" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_J_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="J_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_addr" RIGHT="0" SIGIS="undef" SIGNAME="add_0_PC_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="add_0" PORT="PC_Addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc_addr_J" RIGHT="0" SIGIS="undef" SIGNAME="shifter2_0_pc_addr_J">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_addr_0" PORT="pc_addr_J"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/sign_extend_0" HWVERSION="1.0" INSTANCE="sign_extend_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sign_extend" VLNV="xilinx.com:user:sign_extend:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="zero" VALUE="0x0000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sign_extend_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="sign_extend" RIGHT="0" SIGIS="undef" SIGNAME="IM_0_sign_extend">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IM_0" PORT="sign_extend"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sign_extend_zero" RIGHT="0" SIGIS="undef" SIGNAME="sign_extend_0_sign_extend_zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_sign_extend_data_0" PORT="sign_extend_zero"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sign_extend_one" RIGHT="0" SIGIS="undef" SIGNAME="sign_extend_0_sign_extend_one">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MUX_sign_extend_data_0" PORT="sign_extend_one"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
