Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Jul 29 00:27:51 2025
| Host         : tech-bench running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay             2           
XDCH-2     Warning   Same min and max delay values on IO port  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.308        0.000                      0                  882        0.109        0.000                      0                  882        4.020        0.000                       0                   350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.308        0.000                      0                  797        0.109        0.000                      0                  797        4.020        0.000                       0                   350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.982        0.000                      0                   85        0.627        0.000                      0                   85  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 design_1_i/manhattan_distance/inst/distance_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_k_sort/inst/dists_reg[2][0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 3.319ns (39.511%)  route 5.081ns (60.489%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.707     5.309    design_1_i/manhattan_distance/inst/clk
    SLICE_X85Y115        FDRE                                         r  design_1_i/manhattan_distance/inst/distance_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  design_1_i/manhattan_distance/inst/distance_reg[4]/Q
                         net (fo=15, routed)          1.438     7.203    design_1_i/top_k_sort/inst/distance[4]
    SLICE_X76Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.327 r  design_1_i/top_k_sort/inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.327    design_1_i/top_k_sort/inst/i__carry_i_6_n_0
    SLICE_X76Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.707 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.707    design_1_i/top_k_sort/inst/_inferred__0/i__carry_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.824    design_1_i/top_k_sort/inst/_inferred__0/i__carry__0_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.078 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__1/CO[0]
                         net (fo=127, routed)         0.959     9.037    design_1_i/top_k_sort/inst/_inferred__0/i__carry__1_n_3
    SLICE_X77Y115        LUT3 (Prop_lut3_I2_O)        0.396     9.433 r  design_1_i/top_k_sort/inst/i__carry_i_11/O
                         net (fo=1, routed)           0.407     9.840    design_1_i/top_k_sort/inst/temp_dists__135[3]
    SLICE_X77Y115        LUT6 (Prop_lut6_I5_O)        0.327    10.167 r  design_1_i/top_k_sort/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.522    10.689    design_1_i/top_k_sort/inst/i__carry_i_3__0_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.196 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/top_k_sort/inst/_inferred__1/i__carry_n_0
    SLICE_X77Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.310    design_1_i/top_k_sort/inst/_inferred__1/i__carry__0_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.581 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__1/CO[0]
                         net (fo=75, routed)          0.837    12.418    design_1_i/top_k_sort/inst/_inferred__1/i__carry__1_n_3
    SLICE_X83Y119        LUT3 (Prop_lut3_I2_O)        0.373    12.791 r  design_1_i/top_k_sort/inst/dists[2][16]_i_1/O
                         net (fo=18, routed)          0.918    13.709    design_1_i/top_k_sort/inst/dists[2][16]_i_1_n_0
    SLICE_X79Y116        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.577    14.999    design_1_i/top_k_sort/inst/clk
    SLICE_X79Y116        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[2][0]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X79Y116        FDSE (Setup_fdse_C_CE)      -0.205    15.018    design_1_i/top_k_sort/inst/dists_reg[2][0]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -13.709    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 design_1_i/manhattan_distance/inst/distance_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_k_sort/inst/dists_reg[2][2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 3.319ns (39.511%)  route 5.081ns (60.489%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.707     5.309    design_1_i/manhattan_distance/inst/clk
    SLICE_X85Y115        FDRE                                         r  design_1_i/manhattan_distance/inst/distance_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  design_1_i/manhattan_distance/inst/distance_reg[4]/Q
                         net (fo=15, routed)          1.438     7.203    design_1_i/top_k_sort/inst/distance[4]
    SLICE_X76Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.327 r  design_1_i/top_k_sort/inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.327    design_1_i/top_k_sort/inst/i__carry_i_6_n_0
    SLICE_X76Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.707 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.707    design_1_i/top_k_sort/inst/_inferred__0/i__carry_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.824    design_1_i/top_k_sort/inst/_inferred__0/i__carry__0_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.078 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__1/CO[0]
                         net (fo=127, routed)         0.959     9.037    design_1_i/top_k_sort/inst/_inferred__0/i__carry__1_n_3
    SLICE_X77Y115        LUT3 (Prop_lut3_I2_O)        0.396     9.433 r  design_1_i/top_k_sort/inst/i__carry_i_11/O
                         net (fo=1, routed)           0.407     9.840    design_1_i/top_k_sort/inst/temp_dists__135[3]
    SLICE_X77Y115        LUT6 (Prop_lut6_I5_O)        0.327    10.167 r  design_1_i/top_k_sort/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.522    10.689    design_1_i/top_k_sort/inst/i__carry_i_3__0_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.196 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/top_k_sort/inst/_inferred__1/i__carry_n_0
    SLICE_X77Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.310    design_1_i/top_k_sort/inst/_inferred__1/i__carry__0_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.581 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__1/CO[0]
                         net (fo=75, routed)          0.837    12.418    design_1_i/top_k_sort/inst/_inferred__1/i__carry__1_n_3
    SLICE_X83Y119        LUT3 (Prop_lut3_I2_O)        0.373    12.791 r  design_1_i/top_k_sort/inst/dists[2][16]_i_1/O
                         net (fo=18, routed)          0.918    13.709    design_1_i/top_k_sort/inst/dists[2][16]_i_1_n_0
    SLICE_X79Y116        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.577    14.999    design_1_i/top_k_sort/inst/clk
    SLICE_X79Y116        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[2][2]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X79Y116        FDSE (Setup_fdse_C_CE)      -0.205    15.018    design_1_i/top_k_sort/inst/dists_reg[2][2]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -13.709    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 design_1_i/manhattan_distance/inst/distance_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_k_sort/inst/dists_reg[2][4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 3.319ns (39.511%)  route 5.081ns (60.489%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.707     5.309    design_1_i/manhattan_distance/inst/clk
    SLICE_X85Y115        FDRE                                         r  design_1_i/manhattan_distance/inst/distance_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  design_1_i/manhattan_distance/inst/distance_reg[4]/Q
                         net (fo=15, routed)          1.438     7.203    design_1_i/top_k_sort/inst/distance[4]
    SLICE_X76Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.327 r  design_1_i/top_k_sort/inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.327    design_1_i/top_k_sort/inst/i__carry_i_6_n_0
    SLICE_X76Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.707 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.707    design_1_i/top_k_sort/inst/_inferred__0/i__carry_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.824    design_1_i/top_k_sort/inst/_inferred__0/i__carry__0_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.078 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__1/CO[0]
                         net (fo=127, routed)         0.959     9.037    design_1_i/top_k_sort/inst/_inferred__0/i__carry__1_n_3
    SLICE_X77Y115        LUT3 (Prop_lut3_I2_O)        0.396     9.433 r  design_1_i/top_k_sort/inst/i__carry_i_11/O
                         net (fo=1, routed)           0.407     9.840    design_1_i/top_k_sort/inst/temp_dists__135[3]
    SLICE_X77Y115        LUT6 (Prop_lut6_I5_O)        0.327    10.167 r  design_1_i/top_k_sort/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.522    10.689    design_1_i/top_k_sort/inst/i__carry_i_3__0_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.196 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/top_k_sort/inst/_inferred__1/i__carry_n_0
    SLICE_X77Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.310    design_1_i/top_k_sort/inst/_inferred__1/i__carry__0_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.581 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__1/CO[0]
                         net (fo=75, routed)          0.837    12.418    design_1_i/top_k_sort/inst/_inferred__1/i__carry__1_n_3
    SLICE_X83Y119        LUT3 (Prop_lut3_I2_O)        0.373    12.791 r  design_1_i/top_k_sort/inst/dists[2][16]_i_1/O
                         net (fo=18, routed)          0.918    13.709    design_1_i/top_k_sort/inst/dists[2][16]_i_1_n_0
    SLICE_X79Y116        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.577    14.999    design_1_i/top_k_sort/inst/clk
    SLICE_X79Y116        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[2][4]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X79Y116        FDSE (Setup_fdse_C_CE)      -0.205    15.018    design_1_i/top_k_sort/inst/dists_reg[2][4]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -13.709    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 design_1_i/manhattan_distance/inst/distance_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_k_sort/inst/dists_reg[2][6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 3.319ns (39.511%)  route 5.081ns (60.489%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.707     5.309    design_1_i/manhattan_distance/inst/clk
    SLICE_X85Y115        FDRE                                         r  design_1_i/manhattan_distance/inst/distance_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  design_1_i/manhattan_distance/inst/distance_reg[4]/Q
                         net (fo=15, routed)          1.438     7.203    design_1_i/top_k_sort/inst/distance[4]
    SLICE_X76Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.327 r  design_1_i/top_k_sort/inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.327    design_1_i/top_k_sort/inst/i__carry_i_6_n_0
    SLICE_X76Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.707 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.707    design_1_i/top_k_sort/inst/_inferred__0/i__carry_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.824    design_1_i/top_k_sort/inst/_inferred__0/i__carry__0_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.078 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__1/CO[0]
                         net (fo=127, routed)         0.959     9.037    design_1_i/top_k_sort/inst/_inferred__0/i__carry__1_n_3
    SLICE_X77Y115        LUT3 (Prop_lut3_I2_O)        0.396     9.433 r  design_1_i/top_k_sort/inst/i__carry_i_11/O
                         net (fo=1, routed)           0.407     9.840    design_1_i/top_k_sort/inst/temp_dists__135[3]
    SLICE_X77Y115        LUT6 (Prop_lut6_I5_O)        0.327    10.167 r  design_1_i/top_k_sort/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.522    10.689    design_1_i/top_k_sort/inst/i__carry_i_3__0_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.196 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/top_k_sort/inst/_inferred__1/i__carry_n_0
    SLICE_X77Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.310    design_1_i/top_k_sort/inst/_inferred__1/i__carry__0_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.581 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__1/CO[0]
                         net (fo=75, routed)          0.837    12.418    design_1_i/top_k_sort/inst/_inferred__1/i__carry__1_n_3
    SLICE_X83Y119        LUT3 (Prop_lut3_I2_O)        0.373    12.791 r  design_1_i/top_k_sort/inst/dists[2][16]_i_1/O
                         net (fo=18, routed)          0.918    13.709    design_1_i/top_k_sort/inst/dists[2][16]_i_1_n_0
    SLICE_X79Y116        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.577    14.999    design_1_i/top_k_sort/inst/clk
    SLICE_X79Y116        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[2][6]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X79Y116        FDSE (Setup_fdse_C_CE)      -0.205    15.018    design_1_i/top_k_sort/inst/dists_reg[2][6]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -13.709    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 design_1_i/manhattan_distance/inst/distance_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_k_sort/inst/dists_reg[2][11]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.374ns  (logic 3.319ns (39.634%)  route 5.055ns (60.366%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.707     5.309    design_1_i/manhattan_distance/inst/clk
    SLICE_X85Y115        FDRE                                         r  design_1_i/manhattan_distance/inst/distance_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  design_1_i/manhattan_distance/inst/distance_reg[4]/Q
                         net (fo=15, routed)          1.438     7.203    design_1_i/top_k_sort/inst/distance[4]
    SLICE_X76Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.327 r  design_1_i/top_k_sort/inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.327    design_1_i/top_k_sort/inst/i__carry_i_6_n_0
    SLICE_X76Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.707 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.707    design_1_i/top_k_sort/inst/_inferred__0/i__carry_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.824    design_1_i/top_k_sort/inst/_inferred__0/i__carry__0_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.078 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__1/CO[0]
                         net (fo=127, routed)         0.959     9.037    design_1_i/top_k_sort/inst/_inferred__0/i__carry__1_n_3
    SLICE_X77Y115        LUT3 (Prop_lut3_I2_O)        0.396     9.433 r  design_1_i/top_k_sort/inst/i__carry_i_11/O
                         net (fo=1, routed)           0.407     9.840    design_1_i/top_k_sort/inst/temp_dists__135[3]
    SLICE_X77Y115        LUT6 (Prop_lut6_I5_O)        0.327    10.167 r  design_1_i/top_k_sort/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.522    10.689    design_1_i/top_k_sort/inst/i__carry_i_3__0_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.196 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/top_k_sort/inst/_inferred__1/i__carry_n_0
    SLICE_X77Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.310    design_1_i/top_k_sort/inst/_inferred__1/i__carry__0_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.581 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__1/CO[0]
                         net (fo=75, routed)          0.837    12.418    design_1_i/top_k_sort/inst/_inferred__1/i__carry__1_n_3
    SLICE_X83Y119        LUT3 (Prop_lut3_I2_O)        0.373    12.791 r  design_1_i/top_k_sort/inst/dists[2][16]_i_1/O
                         net (fo=18, routed)          0.892    13.683    design_1_i/top_k_sort/inst/dists[2][16]_i_1_n_0
    SLICE_X78Y116        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[2][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.577    14.999    design_1_i/top_k_sort/inst/clk
    SLICE_X78Y116        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[2][11]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X78Y116        FDSE (Setup_fdse_C_CE)      -0.169    15.054    design_1_i/top_k_sort/inst/dists_reg[2][11]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 design_1_i/manhattan_distance/inst/distance_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_k_sort/inst/dists_reg[2][7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.374ns  (logic 3.319ns (39.634%)  route 5.055ns (60.366%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.707     5.309    design_1_i/manhattan_distance/inst/clk
    SLICE_X85Y115        FDRE                                         r  design_1_i/manhattan_distance/inst/distance_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  design_1_i/manhattan_distance/inst/distance_reg[4]/Q
                         net (fo=15, routed)          1.438     7.203    design_1_i/top_k_sort/inst/distance[4]
    SLICE_X76Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.327 r  design_1_i/top_k_sort/inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.327    design_1_i/top_k_sort/inst/i__carry_i_6_n_0
    SLICE_X76Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.707 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.707    design_1_i/top_k_sort/inst/_inferred__0/i__carry_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.824    design_1_i/top_k_sort/inst/_inferred__0/i__carry__0_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.078 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__1/CO[0]
                         net (fo=127, routed)         0.959     9.037    design_1_i/top_k_sort/inst/_inferred__0/i__carry__1_n_3
    SLICE_X77Y115        LUT3 (Prop_lut3_I2_O)        0.396     9.433 r  design_1_i/top_k_sort/inst/i__carry_i_11/O
                         net (fo=1, routed)           0.407     9.840    design_1_i/top_k_sort/inst/temp_dists__135[3]
    SLICE_X77Y115        LUT6 (Prop_lut6_I5_O)        0.327    10.167 r  design_1_i/top_k_sort/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.522    10.689    design_1_i/top_k_sort/inst/i__carry_i_3__0_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.196 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/top_k_sort/inst/_inferred__1/i__carry_n_0
    SLICE_X77Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.310    design_1_i/top_k_sort/inst/_inferred__1/i__carry__0_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.581 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__1/CO[0]
                         net (fo=75, routed)          0.837    12.418    design_1_i/top_k_sort/inst/_inferred__1/i__carry__1_n_3
    SLICE_X83Y119        LUT3 (Prop_lut3_I2_O)        0.373    12.791 r  design_1_i/top_k_sort/inst/dists[2][16]_i_1/O
                         net (fo=18, routed)          0.892    13.683    design_1_i/top_k_sort/inst/dists[2][16]_i_1_n_0
    SLICE_X78Y116        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[2][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.577    14.999    design_1_i/top_k_sort/inst/clk
    SLICE_X78Y116        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[2][7]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X78Y116        FDSE (Setup_fdse_C_CE)      -0.169    15.054    design_1_i/top_k_sort/inst/dists_reg[2][7]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 design_1_i/manhattan_distance/inst/distance_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_k_sort/inst/dists_reg[4][0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 3.315ns (40.670%)  route 4.836ns (59.330%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.707     5.309    design_1_i/manhattan_distance/inst/clk
    SLICE_X85Y115        FDRE                                         r  design_1_i/manhattan_distance/inst/distance_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  design_1_i/manhattan_distance/inst/distance_reg[4]/Q
                         net (fo=15, routed)          1.438     7.203    design_1_i/top_k_sort/inst/distance[4]
    SLICE_X76Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.327 r  design_1_i/top_k_sort/inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.327    design_1_i/top_k_sort/inst/i__carry_i_6_n_0
    SLICE_X76Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.707 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.707    design_1_i/top_k_sort/inst/_inferred__0/i__carry_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.824    design_1_i/top_k_sort/inst/_inferred__0/i__carry__0_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.078 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__1/CO[0]
                         net (fo=127, routed)         0.959     9.037    design_1_i/top_k_sort/inst/_inferred__0/i__carry__1_n_3
    SLICE_X77Y115        LUT3 (Prop_lut3_I2_O)        0.396     9.433 r  design_1_i/top_k_sort/inst/i__carry_i_11/O
                         net (fo=1, routed)           0.407     9.840    design_1_i/top_k_sort/inst/temp_dists__135[3]
    SLICE_X77Y115        LUT6 (Prop_lut6_I5_O)        0.327    10.167 r  design_1_i/top_k_sort/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.522    10.689    design_1_i/top_k_sort/inst/i__carry_i_3__0_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.196 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/top_k_sort/inst/_inferred__1/i__carry_n_0
    SLICE_X77Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.310    design_1_i/top_k_sort/inst/_inferred__1/i__carry__0_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.581 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__1/CO[0]
                         net (fo=75, routed)          0.837    12.418    design_1_i/top_k_sort/inst/_inferred__1/i__carry__1_n_3
    SLICE_X83Y119        LUT5 (Prop_lut5_I4_O)        0.369    12.787 r  design_1_i/top_k_sort/inst/dists[4][16]_i_1/O
                         net (fo=18, routed)          0.673    13.460    design_1_i/top_k_sort/inst/dists[4][16]_i_1_n_0
    SLICE_X83Y114        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.589    15.011    design_1_i/top_k_sort/inst/clk
    SLICE_X83Y114        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[4][0]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X83Y114        FDSE (Setup_fdse_C_CE)      -0.408    14.843    design_1_i/top_k_sort/inst/dists_reg[4][0]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 design_1_i/manhattan_distance/inst/distance_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_k_sort/inst/dists_reg[4][1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 3.315ns (40.670%)  route 4.836ns (59.330%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.707     5.309    design_1_i/manhattan_distance/inst/clk
    SLICE_X85Y115        FDRE                                         r  design_1_i/manhattan_distance/inst/distance_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  design_1_i/manhattan_distance/inst/distance_reg[4]/Q
                         net (fo=15, routed)          1.438     7.203    design_1_i/top_k_sort/inst/distance[4]
    SLICE_X76Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.327 r  design_1_i/top_k_sort/inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.327    design_1_i/top_k_sort/inst/i__carry_i_6_n_0
    SLICE_X76Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.707 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.707    design_1_i/top_k_sort/inst/_inferred__0/i__carry_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.824    design_1_i/top_k_sort/inst/_inferred__0/i__carry__0_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.078 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__1/CO[0]
                         net (fo=127, routed)         0.959     9.037    design_1_i/top_k_sort/inst/_inferred__0/i__carry__1_n_3
    SLICE_X77Y115        LUT3 (Prop_lut3_I2_O)        0.396     9.433 r  design_1_i/top_k_sort/inst/i__carry_i_11/O
                         net (fo=1, routed)           0.407     9.840    design_1_i/top_k_sort/inst/temp_dists__135[3]
    SLICE_X77Y115        LUT6 (Prop_lut6_I5_O)        0.327    10.167 r  design_1_i/top_k_sort/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.522    10.689    design_1_i/top_k_sort/inst/i__carry_i_3__0_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.196 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/top_k_sort/inst/_inferred__1/i__carry_n_0
    SLICE_X77Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.310    design_1_i/top_k_sort/inst/_inferred__1/i__carry__0_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.581 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__1/CO[0]
                         net (fo=75, routed)          0.837    12.418    design_1_i/top_k_sort/inst/_inferred__1/i__carry__1_n_3
    SLICE_X83Y119        LUT5 (Prop_lut5_I4_O)        0.369    12.787 r  design_1_i/top_k_sort/inst/dists[4][16]_i_1/O
                         net (fo=18, routed)          0.673    13.460    design_1_i/top_k_sort/inst/dists[4][16]_i_1_n_0
    SLICE_X83Y114        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.589    15.011    design_1_i/top_k_sort/inst/clk
    SLICE_X83Y114        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[4][1]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X83Y114        FDSE (Setup_fdse_C_CE)      -0.408    14.843    design_1_i/top_k_sort/inst/dists_reg[4][1]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 design_1_i/manhattan_distance/inst/distance_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_k_sort/inst/dists_reg[4][2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 3.315ns (40.670%)  route 4.836ns (59.330%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.707     5.309    design_1_i/manhattan_distance/inst/clk
    SLICE_X85Y115        FDRE                                         r  design_1_i/manhattan_distance/inst/distance_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  design_1_i/manhattan_distance/inst/distance_reg[4]/Q
                         net (fo=15, routed)          1.438     7.203    design_1_i/top_k_sort/inst/distance[4]
    SLICE_X76Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.327 r  design_1_i/top_k_sort/inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.327    design_1_i/top_k_sort/inst/i__carry_i_6_n_0
    SLICE_X76Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.707 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.707    design_1_i/top_k_sort/inst/_inferred__0/i__carry_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.824    design_1_i/top_k_sort/inst/_inferred__0/i__carry__0_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.078 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__1/CO[0]
                         net (fo=127, routed)         0.959     9.037    design_1_i/top_k_sort/inst/_inferred__0/i__carry__1_n_3
    SLICE_X77Y115        LUT3 (Prop_lut3_I2_O)        0.396     9.433 r  design_1_i/top_k_sort/inst/i__carry_i_11/O
                         net (fo=1, routed)           0.407     9.840    design_1_i/top_k_sort/inst/temp_dists__135[3]
    SLICE_X77Y115        LUT6 (Prop_lut6_I5_O)        0.327    10.167 r  design_1_i/top_k_sort/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.522    10.689    design_1_i/top_k_sort/inst/i__carry_i_3__0_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.196 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/top_k_sort/inst/_inferred__1/i__carry_n_0
    SLICE_X77Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.310    design_1_i/top_k_sort/inst/_inferred__1/i__carry__0_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.581 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__1/CO[0]
                         net (fo=75, routed)          0.837    12.418    design_1_i/top_k_sort/inst/_inferred__1/i__carry__1_n_3
    SLICE_X83Y119        LUT5 (Prop_lut5_I4_O)        0.369    12.787 r  design_1_i/top_k_sort/inst/dists[4][16]_i_1/O
                         net (fo=18, routed)          0.673    13.460    design_1_i/top_k_sort/inst/dists[4][16]_i_1_n_0
    SLICE_X83Y114        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[4][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.589    15.011    design_1_i/top_k_sort/inst/clk
    SLICE_X83Y114        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[4][2]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X83Y114        FDSE (Setup_fdse_C_CE)      -0.408    14.843    design_1_i/top_k_sort/inst/dists_reg[4][2]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (required time - arrival time)
  Source:                 design_1_i/manhattan_distance/inst/distance_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_k_sort/inst/dists_reg[4][3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 3.315ns (40.670%)  route 4.836ns (59.330%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.707     5.309    design_1_i/manhattan_distance/inst/clk
    SLICE_X85Y115        FDRE                                         r  design_1_i/manhattan_distance/inst/distance_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  design_1_i/manhattan_distance/inst/distance_reg[4]/Q
                         net (fo=15, routed)          1.438     7.203    design_1_i/top_k_sort/inst/distance[4]
    SLICE_X76Y116        LUT4 (Prop_lut4_I1_O)        0.124     7.327 r  design_1_i/top_k_sort/inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     7.327    design_1_i/top_k_sort/inst/i__carry_i_6_n_0
    SLICE_X76Y116        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.707 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.707    design_1_i/top_k_sort/inst/_inferred__0/i__carry_n_0
    SLICE_X76Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.824    design_1_i/top_k_sort/inst/_inferred__0/i__carry__0_n_0
    SLICE_X76Y118        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.078 r  design_1_i/top_k_sort/inst/_inferred__0/i__carry__1/CO[0]
                         net (fo=127, routed)         0.959     9.037    design_1_i/top_k_sort/inst/_inferred__0/i__carry__1_n_3
    SLICE_X77Y115        LUT3 (Prop_lut3_I2_O)        0.396     9.433 r  design_1_i/top_k_sort/inst/i__carry_i_11/O
                         net (fo=1, routed)           0.407     9.840    design_1_i/top_k_sort/inst/temp_dists__135[3]
    SLICE_X77Y115        LUT6 (Prop_lut6_I5_O)        0.327    10.167 r  design_1_i/top_k_sort/inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.522    10.689    design_1_i/top_k_sort/inst/i__carry_i_3__0_n_0
    SLICE_X77Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.196 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.196    design_1_i/top_k_sort/inst/_inferred__1/i__carry_n_0
    SLICE_X77Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.310 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.310    design_1_i/top_k_sort/inst/_inferred__1/i__carry__0_n_0
    SLICE_X77Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.581 r  design_1_i/top_k_sort/inst/_inferred__1/i__carry__1/CO[0]
                         net (fo=75, routed)          0.837    12.418    design_1_i/top_k_sort/inst/_inferred__1/i__carry__1_n_3
    SLICE_X83Y119        LUT5 (Prop_lut5_I4_O)        0.369    12.787 r  design_1_i/top_k_sort/inst/dists[4][16]_i_1/O
                         net (fo=18, routed)          0.673    13.460    design_1_i/top_k_sort/inst/dists[4][16]_i_1_n_0
    SLICE_X83Y114        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.589    15.011    design_1_i/top_k_sort/inst/clk
    SLICE_X83Y114        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[4][3]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X83Y114        FDSE (Setup_fdse_C_CE)      -0.408    14.843    design_1_i/top_k_sort/inst/dists_reg[4][3]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                  1.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx/inst/msb_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.597     1.516    design_1_i/uart_rx/inst/clk
    SLICE_X89Y115        FDCE                                         r  design_1_i/uart_rx/inst/msb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y115        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  design_1_i/uart_rx/inst/msb_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.714    design_1_i/uart_rx/inst/msb_reg[3]
    SLICE_X88Y115        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.866     2.032    design_1_i/uart_rx/inst/clk
    SLICE_X88Y115        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[11]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X88Y115        FDCE (Hold_fdce_C_D)         0.075     1.604    design_1_i/uart_rx/inst/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.587     1.506    design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X77Y114        FDRE                                         r  design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.703    design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff[0]
    SLICE_X77Y114        FDRE                                         r  design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.859     2.024    design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X77Y114        FDRE                                         r  design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]/C
                         clock pessimism             -0.517     1.506    
    SLICE_X77Y114        FDRE (Hold_fdre_C_D)         0.075     1.581    design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/global_reset/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/global_reset/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.587     1.506    design_1_i/global_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X77Y114        FDRE                                         r  design_1_i/global_reset/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  design_1_i/global_reset/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     1.714    design_1_i/global_reset/U0/EXT_LPF/p_1_in
    SLICE_X77Y114        FDRE                                         r  design_1_i/global_reset/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.859     2.024    design_1_i/global_reset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X77Y114        FDRE                                         r  design_1_i/global_reset/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.517     1.506    
    SLICE_X77Y114        FDRE (Hold_fdre_C_D)         0.078     1.584    design_1_i/global_reset/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.585     1.504    design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X72Y115        FDRE                                         r  design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y115        FDRE (Prop_fdre_C_Q)         0.141     1.645 r  design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     1.711    design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff[0]
    SLICE_X72Y115        FDRE                                         r  design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.855     2.020    design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X72Y115        FDRE                                         r  design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X72Y115        FDRE (Hold_fdre_C_D)         0.075     1.579    design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx/inst/msb_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.597     1.516    design_1_i/uart_rx/inst/clk
    SLICE_X87Y114        FDCE                                         r  design_1_i/uart_rx/inst/msb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  design_1_i/uart_rx/inst/msb_reg_reg[4]/Q
                         net (fo=1, routed)           0.058     1.716    design_1_i/uart_rx/inst/msb_reg[4]
    SLICE_X86Y114        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.867     2.033    design_1_i/uart_rx/inst/clk
    SLICE_X86Y114        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[12]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X86Y114        FDCE (Hold_fdce_C_D)         0.047     1.576    design_1_i/uart_rx/inst/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/top_k_sort/inst/dists_reg[2][13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_k_sort/inst/dists_reg[3][13]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.589     1.508    design_1_i/top_k_sort/inst/clk
    SLICE_X81Y118        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDSE (Prop_fdse_C_Q)         0.141     1.649 r  design_1_i/top_k_sort/inst/dists_reg[2][13]/Q
                         net (fo=3, routed)           0.099     1.749    design_1_i/top_k_sort/inst/sorted_distance[47]
    SLICE_X80Y118        LUT5 (Prop_lut5_I2_O)        0.045     1.794 r  design_1_i/top_k_sort/inst/dists[3][13]_i_1/O
                         net (fo=1, routed)           0.000     1.794    design_1_i/top_k_sort/inst/dists[3][13]_i_1_n_0
    SLICE_X80Y118        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.859     2.024    design_1_i/top_k_sort/inst/clk
    SLICE_X80Y118        FDSE                                         r  design_1_i/top_k_sort/inst/dists_reg[3][13]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X80Y118        FDSE (Hold_fdse_C_D)         0.120     1.641    design_1_i/top_k_sort/inst/dists_reg[3][13]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/timer/inst/contador_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/timer/inst/elapsed_time_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.609%)  route 0.071ns (33.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.587     1.506    design_1_i/timer/inst/clk
    SLICE_X83Y124        FDRE                                         r  design_1_i/timer/inst/contador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y124        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  design_1_i/timer/inst/contador_reg[10]/Q
                         net (fo=2, routed)           0.071     1.718    design_1_i/timer/inst/contador_reg[10]
    SLICE_X82Y124        FDRE                                         r  design_1_i/timer/inst/elapsed_time_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.855     2.021    design_1_i/timer/inst/clk
    SLICE_X82Y124        FDRE                                         r  design_1_i/timer/inst/elapsed_time_reg[10]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X82Y124        FDRE (Hold_fdre_C_D)         0.046     1.565    design_1_i/timer/inst/elapsed_time_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/uart_packer/inst/tx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_tx/inst/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.587     1.506    design_1_i/uart_packer/inst/clk
    SLICE_X84Y125        FDCE                                         r  design_1_i/uart_packer/inst/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDCE (Prop_fdce_C_Q)         0.164     1.670 r  design_1_i/uart_packer/inst/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.049     1.720    design_1_i/uart_tx/inst/tx_data[2]
    SLICE_X85Y125        FDRE                                         r  design_1_i/uart_tx/inst/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.855     2.021    design_1_i/uart_tx/inst/clk
    SLICE_X85Y125        FDRE                                         r  design_1_i/uart_tx/inst/tx_data_reg_reg[2]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X85Y125        FDRE (Hold_fdre_C_D)         0.047     1.566    design_1_i/uart_tx/inst/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx/inst/uart_inst/rx_shift_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/uart_inst/data_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.206%)  route 0.124ns (46.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.591     1.510    design_1_i/uart_rx/inst/uart_inst/clk
    SLICE_X85Y120        FDCE                                         r  design_1_i/uart_rx/inst/uart_inst/rx_shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  design_1_i/uart_rx/inst/uart_inst/rx_shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.124     1.775    design_1_i/uart_rx/inst/uart_inst/rx_shift_reg_reg_n_0_[5]
    SLICE_X86Y119        FDCE                                         r  design_1_i/uart_rx/inst/uart_inst/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.862     2.028    design_1_i/uart_rx/inst/uart_inst/clk
    SLICE_X86Y119        FDCE                                         r  design_1_i/uart_rx/inst/uart_inst/data_in_reg[5]/C
                         clock pessimism             -0.479     1.548    
    SLICE_X86Y119        FDCE (Hold_fdce_C_D)         0.070     1.618    design_1_i/uart_rx/inst/uart_inst/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/global_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/global_reset/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.592     1.511    design_1_i/global_reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X78Y111        FDRE                                         r  design_1_i/global_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  design_1_i/global_reset/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.060     1.735    design_1_i/global_reset/U0/SEQ/seq_cnt[3]
    SLICE_X79Y111        LUT4 (Prop_lut4_I1_O)        0.045     1.780 r  design_1_i/global_reset/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.780    design_1_i/global_reset/U0/SEQ/p_3_out[0]
    SLICE_X79Y111        FDRE                                         r  design_1_i/global_reset/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.864     2.029    design_1_i/global_reset/U0/SEQ/slowest_sync_clk
    SLICE_X79Y111        FDRE                                         r  design_1_i/global_reset/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.504     1.524    
    SLICE_X79Y111        FDRE (Hold_fdre_C_D)         0.092     1.616    design_1_i/global_reset/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y46    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y46    <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y47    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y47    <hidden>
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y44    <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y44    <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y127   design_1_i/uart_tx/inst/tx_serial_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y113   design_1_i/counter/inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X82Y113   design_1_i/counter/inst/cnt_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y113   design_1_i/global_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y113   design_1_i/global_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y113   design_1_i/counter/inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y113   design_1_i/counter/inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y113   design_1_i/counter/inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y113   design_1_i/counter/inst/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y113   design_1_i/counter/inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y113   design_1_i/counter/inst/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y113   design_1_i/counter/inst/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y113   design_1_i/counter/inst/cnt_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y113   design_1_i/global_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y113   design_1_i/global_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y113   design_1_i/counter/inst/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y113   design_1_i/counter/inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y113   design_1_i/counter/inst/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y113   design_1_i/counter/inst/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y113   design_1_i/counter/inst/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y113   design_1_i/counter/inst/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y113   design_1_i/counter/inst/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y113   design_1_i/counter/inst/cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.456ns (10.028%)  route 4.091ns (89.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.700     5.302    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         4.091     9.849    design_1_i/uart_rx/inst/rst
    SLICE_X86Y114        FDCE                                         f  design_1_i/uart_rx/inst/data_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.591    15.013    design_1_i/uart_rx/inst/clk
    SLICE_X86Y114        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[0]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X86Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.832    design_1_i/uart_rx/inst/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.456ns (10.028%)  route 4.091ns (89.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.700     5.302    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         4.091     9.849    design_1_i/uart_rx/inst/rst
    SLICE_X86Y114        FDCE                                         f  design_1_i/uart_rx/inst/data_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.591    15.013    design_1_i/uart_rx/inst/clk
    SLICE_X86Y114        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[10]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X86Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.832    design_1_i/uart_rx/inst/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.456ns (10.028%)  route 4.091ns (89.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.700     5.302    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         4.091     9.849    design_1_i/uart_rx/inst/rst
    SLICE_X86Y114        FDCE                                         f  design_1_i/uart_rx/inst/data_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.591    15.013    design_1_i/uart_rx/inst/clk
    SLICE_X86Y114        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[12]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X86Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.832    design_1_i/uart_rx/inst/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.456ns (10.028%)  route 4.091ns (89.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.700     5.302    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         4.091     9.849    design_1_i/uart_rx/inst/rst
    SLICE_X86Y114        FDCE                                         f  design_1_i/uart_rx/inst/data_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.591    15.013    design_1_i/uart_rx/inst/clk
    SLICE_X86Y114        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[14]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X86Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.832    design_1_i/uart_rx/inst/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.456ns (10.028%)  route 4.091ns (89.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.700     5.302    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         4.091     9.849    design_1_i/uart_rx/inst/rst
    SLICE_X86Y114        FDCE                                         f  design_1_i/uart_rx/inst/data_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.591    15.013    design_1_i/uart_rx/inst/clk
    SLICE_X86Y114        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[1]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X86Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.832    design_1_i/uart_rx/inst/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.456ns (10.028%)  route 4.091ns (89.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.700     5.302    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         4.091     9.849    design_1_i/uart_rx/inst/rst
    SLICE_X86Y114        FDCE                                         f  design_1_i/uart_rx/inst/data_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.591    15.013    design_1_i/uart_rx/inst/clk
    SLICE_X86Y114        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[2]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X86Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.832    design_1_i/uart_rx/inst/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.456ns (10.028%)  route 4.091ns (89.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.700     5.302    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         4.091     9.849    design_1_i/uart_rx/inst/rst
    SLICE_X86Y114        FDCE                                         f  design_1_i/uart_rx/inst/data_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.591    15.013    design_1_i/uart_rx/inst/clk
    SLICE_X86Y114        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[4]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X86Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.832    design_1_i/uart_rx/inst/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.456ns (10.028%)  route 4.091ns (89.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.700     5.302    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         4.091     9.849    design_1_i/uart_rx/inst/rst
    SLICE_X86Y114        FDCE                                         f  design_1_i/uart_rx/inst/data_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.591    15.013    design_1_i/uart_rx/inst/clk
    SLICE_X86Y114        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[6]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X86Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.832    design_1_i/uart_rx/inst/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/msb_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.456ns (10.038%)  route 4.087ns (89.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.700     5.302    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         4.087     9.845    design_1_i/uart_rx/inst/rst
    SLICE_X87Y114        FDCE                                         f  design_1_i/uart_rx/inst/msb_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.591    15.013    design_1_i/uart_rx/inst/clk
    SLICE_X87Y114        FDCE                                         r  design_1_i/uart_rx/inst/msb_reg_reg[2]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X87Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.832    design_1_i/uart_rx/inst/msb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/msb_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.456ns (10.038%)  route 4.087ns (89.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.700     5.302    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.456     5.758 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         4.087     9.845    design_1_i/uart_rx/inst/rst
    SLICE_X87Y114        FDCE                                         f  design_1_i/uart_rx/inst/msb_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.591    15.013    design_1_i/uart_rx/inst/clk
    SLICE_X87Y114        FDCE                                         r  design_1_i/uart_rx/inst/msb_reg_reg[4]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X87Y114        FDCE (Recov_fdce_C_CLR)     -0.405    14.832    design_1_i/uart_rx/inst/msb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  4.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/FSM_sequential_state_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.141ns (23.347%)  route 0.463ns (76.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.590     1.509    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     1.650 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         0.463     2.113    design_1_i/uart_rx/inst/rst
    SLICE_X88Y114        FDCE                                         f  design_1_i/uart_rx/inst/FSM_sequential_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.867     2.033    design_1_i/uart_rx/inst/clk
    SLICE_X88Y114        FDCE                                         r  design_1_i/uart_rx/inst/FSM_sequential_state_reg/C
                         clock pessimism             -0.479     1.553    
    SLICE_X88Y114        FDCE (Remov_fdce_C_CLR)     -0.067     1.486    design_1_i/uart_rx/inst/FSM_sequential_state_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/byte_valid_d_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.141ns (23.347%)  route 0.463ns (76.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.590     1.509    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     1.650 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         0.463     2.113    design_1_i/uart_rx/inst/rst
    SLICE_X88Y114        FDCE                                         f  design_1_i/uart_rx/inst/byte_valid_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.867     2.033    design_1_i/uart_rx/inst/clk
    SLICE_X88Y114        FDCE                                         r  design_1_i/uart_rx/inst/byte_valid_d_reg/C
                         clock pessimism             -0.479     1.553    
    SLICE_X88Y114        FDCE (Remov_fdce_C_CLR)     -0.067     1.486    design_1_i/uart_rx/inst/byte_valid_d_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/new_data_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.141ns (23.347%)  route 0.463ns (76.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.590     1.509    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     1.650 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         0.463     2.113    design_1_i/uart_rx/inst/rst
    SLICE_X88Y114        FDCE                                         f  design_1_i/uart_rx/inst/new_data_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.867     2.033    design_1_i/uart_rx/inst/clk
    SLICE_X88Y114        FDCE                                         r  design_1_i/uart_rx/inst/new_data_reg/C
                         clock pessimism             -0.479     1.553    
    SLICE_X88Y114        FDCE (Remov_fdce_C_CLR)     -0.067     1.486    design_1_i/uart_rx/inst/new_data_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.899%)  route 0.534ns (79.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.590     1.509    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     1.650 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         0.534     2.184    design_1_i/uart_rx/inst/rst
    SLICE_X88Y115        FDCE                                         f  design_1_i/uart_rx/inst/data_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.866     2.032    design_1_i/uart_rx/inst/clk
    SLICE_X88Y115        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[11]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X88Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.485    design_1_i/uart_rx/inst/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.899%)  route 0.534ns (79.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.590     1.509    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     1.650 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         0.534     2.184    design_1_i/uart_rx/inst/rst
    SLICE_X88Y115        FDCE                                         f  design_1_i/uart_rx/inst/data_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.866     2.032    design_1_i/uart_rx/inst/clk
    SLICE_X88Y115        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[13]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X88Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.485    design_1_i/uart_rx/inst/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.899%)  route 0.534ns (79.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.590     1.509    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     1.650 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         0.534     2.184    design_1_i/uart_rx/inst/rst
    SLICE_X88Y115        FDCE                                         f  design_1_i/uart_rx/inst/data_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.866     2.032    design_1_i/uart_rx/inst/clk
    SLICE_X88Y115        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[15]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X88Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.485    design_1_i/uart_rx/inst/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.899%)  route 0.534ns (79.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.590     1.509    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     1.650 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         0.534     2.184    design_1_i/uart_rx/inst/rst
    SLICE_X88Y115        FDCE                                         f  design_1_i/uart_rx/inst/data_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.866     2.032    design_1_i/uart_rx/inst/clk
    SLICE_X88Y115        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[3]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X88Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.485    design_1_i/uart_rx/inst/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.899%)  route 0.534ns (79.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.590     1.509    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     1.650 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         0.534     2.184    design_1_i/uart_rx/inst/rst
    SLICE_X88Y115        FDCE                                         f  design_1_i/uart_rx/inst/data_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.866     2.032    design_1_i/uart_rx/inst/clk
    SLICE_X88Y115        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[5]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X88Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.485    design_1_i/uart_rx/inst/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.899%)  route 0.534ns (79.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.590     1.509    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     1.650 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         0.534     2.184    design_1_i/uart_rx/inst/rst
    SLICE_X88Y115        FDCE                                         f  design_1_i/uart_rx/inst/data_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.866     2.032    design_1_i/uart_rx/inst/clk
    SLICE_X88Y115        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[7]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X88Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.485    design_1_i/uart_rx/inst/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx/inst/data_in_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.141ns (20.899%)  route 0.534ns (79.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.590     1.509    design_1_i/global_reset/U0/slowest_sync_clk
    SLICE_X79Y113        FDRE                                         r  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y113        FDRE (Prop_fdre_C_Q)         0.141     1.650 f  design_1_i/global_reset/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=143, routed)         0.534     2.184    design_1_i/uart_rx/inst/rst
    SLICE_X88Y115        FDCE                                         f  design_1_i/uart_rx/inst/data_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.866     2.032    design_1_i/uart_rx/inst/clk
    SLICE_X88Y115        FDCE                                         r  design_1_i/uart_rx/inst/data_in_reg[8]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X88Y115        FDCE (Remov_fdce_C_CLR)     -0.067     1.485    design_1_i/uart_rx/inst/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.699    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.593ns  (logic 1.631ns (29.163%)  route 3.962ns (70.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=1, routed)           3.962     5.469    design_1_i/global_reset/U0/EXT_LPF/ext_reset_in
    SLICE_X72Y115        LUT1 (Prop_lut1_I0_O)        0.124     5.593 r  design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     5.593    design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X72Y115        FDRE                                         r  design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.573     4.995    design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X72Y115        FDRE                                         r  design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.066ns  (logic 0.320ns (15.466%)  route 1.747ns (84.534%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=1, routed)           1.747     2.021    design_1_i/global_reset/U0/EXT_LPF/ext_reset_in
    SLICE_X72Y115        LUT1 (Prop_lut1_I0_O)        0.045     2.066 r  design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     2.066    design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X72Y115        FDRE                                         r  design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.855     2.020    design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X72Y115        FDRE                                         r  design_1_i/global_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/uart_tx/inst/tx_serial_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.028ns  (logic 4.027ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         1.706     5.309    design_1_i/uart_tx/inst/clk
    OLOGIC_X1Y127        FDSE                                         r  design_1_i/uart_tx/inst/tx_serial_reg_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y127        FDSE (Prop_fdse_C_Q)         0.472     5.781 r  design_1_i/uart_tx/inst/tx_serial_reg_reg/Q
                         net (fo=1, routed)           0.001     5.782    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     9.337 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     9.337    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/uart_tx/inst/tx_serial_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.434ns  (logic 1.433ns (99.930%)  route 0.001ns (0.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=349, routed)         0.586     1.505    design_1_i/uart_tx/inst/clk
    OLOGIC_X1Y127        FDSE                                         r  design_1_i/uart_tx/inst/tx_serial_reg_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y127        FDSE (Prop_fdse_C_Q)         0.177     1.682 r  design_1_i/uart_tx/inst/tx_serial_reg_reg/Q
                         net (fo=1, routed)           0.001     1.683    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     2.939 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.939    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





