// Seed: 2564227296
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout tri1 id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  assign id_6 = -1;
  wire [1 'h0 : -1] id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd99,
    parameter id_3 = 32'd96
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire _id_3;
  output wire _id_2;
  inout wire id_1;
  wire  id_9;
  logic id_10;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_6,
      id_1,
      id_1,
      id_10
  );
  logic [-1 'b0 : -1 'b0] id_11[id_3 : -1  >  id_2];
endmodule
