
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032787                       # Number of seconds simulated
sim_ticks                                 32786629587                       # Number of ticks simulated
final_tick                               604289552706                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58089                       # Simulator instruction rate (inst/s)
host_op_rate                                    75644                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 836277                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892376                       # Number of bytes of host memory used
host_seconds                                 39205.47                       # Real time elapsed on the host
sim_insts                                  2277420655                       # Number of instructions simulated
sim_ops                                    2965677628                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2206592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2861056                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5071360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       834304                       # Number of bytes written to this memory
system.physmem.bytes_written::total            834304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17239                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22352                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39620                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6518                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6518                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     67301581                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50752                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     87262888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               154677686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50752                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             113217                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25446470                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25446470                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25446470                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     67301581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50752                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     87262888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              180124157                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78625012                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28425260                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24857010                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801179                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14201485                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13677061                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043411                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56590                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33526955                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158186786                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28425260                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15720472                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32563303                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8846270                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3978926                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16526683                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714199                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77104032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.361577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44540729     57.77%     57.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1613926      2.09%     59.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2952075      3.83%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2767246      3.59%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557006      5.91%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4748077      6.16%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126411      1.46%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848084      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13950478     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77104032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361529                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.011914                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34585724                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3846735                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31516906                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125015                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7029642                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3091135                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176982216                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1374                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7029642                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36041343                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1393252                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       430136                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30175529                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2034121                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172335876                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690668                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       830915                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228811758                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784423629                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784423629                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79915477                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20296                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9937                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5416764                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26518585                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761742                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        98294                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2061910                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163118417                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137678201                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182249                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48922252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134381206                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77104032                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785616                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839253                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26710375     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14360895     18.63%     53.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12615345     16.36%     69.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7665615      9.94%     79.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8009352     10.39%     89.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4723367      6.13%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2080444      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556248      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382391      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77104032                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540097     66.26%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174911     21.46%     87.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100079     12.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107993420     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085409      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23704244     17.22%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4885207      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137678201                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.751074                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             815087                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005920                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353457766                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212060956                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133188957                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138493288                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       340418                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7588508                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          820                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408384                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7029642                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         776661                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        61813                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163138279                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189808                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26518585                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761742                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9937                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30843                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          217                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061174                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2019505                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135108943                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22781601                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2569254                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27549860                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20418423                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4768259                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.718396                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133337603                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133188957                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81837507                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199727910                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693977                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409745                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49527294                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805938                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70074390                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.621300                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318174                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32265641     46.04%     46.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14841972     21.18%     67.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8301907     11.85%     79.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2813780      4.02%     83.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2699811      3.85%     86.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1129474      1.61%     88.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3009585      4.29%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       877421      1.25%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4134799      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70074390                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4134799                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229078474                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333313121                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32379                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1520980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.786250                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.786250                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.271860                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.271860                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624990182                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174584522                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182421457                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78625012                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28151285                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22883999                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1919509                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11709743                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10973576                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2966995                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81122                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28226730                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156087670                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28151285                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13940571                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34324578                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10318157                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5924399                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13823773                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       824505                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76831886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.509973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42507308     55.33%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3018485      3.93%     59.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2430016      3.16%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5925409      7.71%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1602021      2.09%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2060355      2.68%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1493694      1.94%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          837574      1.09%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16957024     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76831886                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358045                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.985216                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29534182                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5749675                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33003350                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       225914                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8318760                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4803923                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        37686                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186614486                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        69865                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8318760                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31696753                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1305757                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1241588                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31014370                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3254653                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180037303                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        32827                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1347825                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1010038                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3861                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252081208                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    840431009                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    840431009                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154407217                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97673960                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36446                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20339                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8909654                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16794518                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8544874                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133828                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2786464                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170233855                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35055                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135196006                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       261439                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58879969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179742114                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5147                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76831886                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759634                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886465                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26724853     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16522995     21.51%     56.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10836624     14.10%     70.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8008065     10.42%     80.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6884514      8.96%     89.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3569259      4.65%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3059540      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       574311      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       651725      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76831886                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         791509     70.94%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163701     14.67%     85.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160598     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112658658     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1924137      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14954      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13410635      9.92%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7187622      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135196006                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.719504                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1115817                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008253                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348601150                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229149465                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131750808                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136311823                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       507513                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6633623                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2526                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          588                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2190583                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8318760                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         514495                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73764                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170268911                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       365769                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16794518                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8544874                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20101                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66056                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          588                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1145510                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1083327                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2228837                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133043622                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12584965                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2152380                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19583423                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18770761                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6998458                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.692128                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131838555                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131750808                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85862520                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242424134                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.675686                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354183                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90454850                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111085562                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59184184                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29908                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1924207                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68513126                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621376                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.139221                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26704748     38.98%     38.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18954671     27.67%     66.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7708804     11.25%     77.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4334894      6.33%     84.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3544265      5.17%     89.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1435651      2.10%     91.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1714125      2.50%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       859208      1.25%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3256760      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68513126                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90454850                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111085562                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16515186                       # Number of memory references committed
system.switch_cpus1.commit.loads             10160895                       # Number of loads committed
system.switch_cpus1.commit.membars              14954                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15960685                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100091906                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2261252                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3256760                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235526112                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348863455                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42782                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1793126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90454850                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111085562                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90454850                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.869218                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.869218                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.150459                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.150459                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598494522                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182123106                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172181750                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29908                       # number of misc regfile writes
system.l2.replacements                          39626                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           365469                       # Total number of references to valid blocks.
system.l2.sampled_refs                          47818                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.642917                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            61.325384                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.931639                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3133.401138                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.047784                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2886.559270                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            965.522794                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1140.211991                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007486                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000358                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.382495                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000250                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.352363                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.117862                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.139186                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        32393                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        43466                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   75859                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            17731                       # number of Writeback hits
system.l2.Writeback_hits::total                 17731                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        32393                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        43466                       # number of demand (read+write) hits
system.l2.demand_hits::total                    75859                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        32393                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        43466                       # number of overall hits
system.l2.overall_hits::total                   75859                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        17239                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        22352                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 39620                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        17239                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        22352                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39620                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        17239                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        22352                       # number of overall misses
system.l2.overall_misses::total                 39620                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       904995                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1062385070                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       755427                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1337349683                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2401395175                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       904995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1062385070                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       755427                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1337349683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2401395175                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       904995                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1062385070                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       755427                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1337349683                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2401395175                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49632                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65818                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              115479                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        17731                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             17731                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49632                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65818                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               115479                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49632                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65818                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              115479                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.347336                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.339603                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.343093                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.347336                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.339603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.343093                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.347336                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.339603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.343093                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 56562.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61626.838564                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 58109.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59831.320821                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60610.680843                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 56562.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61626.838564                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 58109.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59831.320821                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60610.680843                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 56562.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61626.838564                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 58109.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59831.320821                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60610.680843                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6518                       # number of writebacks
system.l2.writebacks::total                      6518                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        17239                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        22352                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            39620                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        17239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        22352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39620                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        17239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        22352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39620                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       814512                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    962577402                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       678299                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1208320572                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2172390785                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       814512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    962577402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       678299                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1208320572                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2172390785                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       814512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    962577402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       678299                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1208320572                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2172390785                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.347336                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.339603                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.343093                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.347336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.339603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.343093                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.347336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.339603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.343093                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        50907                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55837.194849                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52176.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54058.722799                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54830.660904                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        50907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55837.194849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52176.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54058.722799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54830.660904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        50907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55837.194849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52176.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54058.722799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54830.660904                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.989589                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016558778                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872115.613260                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.989589                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025624                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870176                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16526664                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16526664                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16526664                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16526664                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16526664                       # number of overall hits
system.cpu0.icache.overall_hits::total       16526664                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1058564                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1058564                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1058564                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1058564                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1058564                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1058564                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16526683                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16526683                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16526683                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16526683                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16526683                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16526683                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 55713.894737                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55713.894737                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 55713.894737                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55713.894737                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 55713.894737                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55713.894737                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       924622                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       924622                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       924622                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       924622                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       924622                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       924622                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57788.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57788.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57788.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57788.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57788.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57788.875000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49632                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246454612                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49888                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4940.158194                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.205265                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.794735                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825021                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174979                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20671843                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20671843                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25005335                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25005335                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25005335                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25005335                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       165966                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       165966                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       165966                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        165966                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       165966                       # number of overall misses
system.cpu0.dcache.overall_misses::total       165966                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7982114853                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7982114853                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7982114853                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7982114853                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7982114853                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7982114853                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20837809                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20837809                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25171301                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25171301                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25171301                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25171301                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007965                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007965                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006593                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006593                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006593                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006593                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48094.879993                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48094.879993                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 48094.879993                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48094.879993                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 48094.879993                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48094.879993                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7935                       # number of writebacks
system.cpu0.dcache.writebacks::total             7935                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       116334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       116334                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       116334                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       116334                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       116334                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       116334                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49632                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49632                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49632                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49632                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49632                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1327590516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1327590516                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1327590516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1327590516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1327590516                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1327590516                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26748.680609                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26748.680609                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26748.680609                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26748.680609                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26748.680609                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26748.680609                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996893                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100797169                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219349.131048                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996893                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13823755                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13823755                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13823755                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13823755                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13823755                       # number of overall hits
system.cpu1.icache.overall_hits::total       13823755                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1060651                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1060651                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1060651                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1060651                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1060651                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1060651                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13823773                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13823773                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13823773                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13823773                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13823773                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13823773                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 58925.055556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58925.055556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 58925.055556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58925.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 58925.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58925.055556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       781935                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       781935                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       781935                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       781935                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       781935                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       781935                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 60148.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60148.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 60148.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60148.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 60148.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60148.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65818                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192119770                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66074                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2907.645519                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.107344                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.892656                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898857                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101143                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9559987                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9559987                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6324383                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6324383                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19762                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19762                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14954                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14954                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15884370                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15884370                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15884370                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15884370                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       139141                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       139141                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       139141                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        139141                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       139141                       # number of overall misses
system.cpu1.dcache.overall_misses::total       139141                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5278538144                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5278538144                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5278538144                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5278538144                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5278538144                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5278538144                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9699128                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9699128                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6324383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6324383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14954                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14954                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16023511                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16023511                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16023511                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16023511                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014346                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014346                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008684                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008684                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008684                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008684                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37936.612099                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37936.612099                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37936.612099                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37936.612099                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37936.612099                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37936.612099                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9796                       # number of writebacks
system.cpu1.dcache.writebacks::total             9796                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73323                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73323                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        73323                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        73323                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        73323                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        73323                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65818                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65818                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65818                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65818                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65818                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65818                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1699446895                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1699446895                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1699446895                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1699446895                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1699446895                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1699446895                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006786                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006786                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004108                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004108                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004108                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004108                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25820.397080                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25820.397080                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25820.397080                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25820.397080                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25820.397080                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25820.397080                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
