library IEEE; 
use IEEE.STD_LOGIC_1164.all;

entity Mux2_1Demo is
	port( dataIn0 : in std_logic;
			dataIn1 : in std_logic;
			sel     : in std_logic;
			dataOut : out std_logic);
end Mux2_1Demo;

architecture 