{
  "design": {
    "design_info": {
      "boundary_crc": "0x5B614ABC0818CE69",
      "device": "xczu2eg-sfvc784-1-i",
      "gen_directory": "../../../../Mercury_XU5_PE1.gen/sources_1/bd/Mercury_XU5",
      "name": "Mercury_XU5",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "zynq_ultra_ps_e": "",
      "system_management_wiz": "",
      "led": "",
      "ddr4": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {
          "auto_cc": ""
        },
        "m01_couplers": {
          "auto_ds": "",
          "auto_pc": "",
          "auto_rs": "",
          "auto_rs_w": ""
        }
      },
      "clk_wiz_0": "",
      "ps_sys_rst": "",
      "ddr4_sys_rst": "",
      "smartconnect_00": "",
      "reg_bank_0": ""
    },
    "interface_ports": {
      "IIC": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0",
        "port_maps": {
          "SCL_I": {
            "physical_name": "IIC_scl_i",
            "direction": "I"
          },
          "SCL_O": {
            "physical_name": "IIC_scl_o",
            "direction": "O"
          },
          "SCL_T": {
            "physical_name": "IIC_scl_t",
            "direction": "O"
          },
          "SDA_I": {
            "physical_name": "IIC_sda_i",
            "direction": "I"
          },
          "SDA_O": {
            "physical_name": "IIC_sda_o",
            "direction": "O"
          },
          "SDA_T": {
            "physical_name": "IIC_sda_t",
            "direction": "O"
          }
        }
      },
      "C0_SYS_CLK": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "C0_SYS_CLK_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "C0_SYS_CLK_clk_p",
            "direction": "I"
          }
        }
      },
      "C0_DDR4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "16",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "16",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A256M16GE-083E",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "938",
            "value_src": "user_prop"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "C0_DDR4_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "C0_DDR4_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "C0_DDR4_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "C0_DDR4_bg",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "C0_DDR4_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T": {
            "physical_name": "C0_DDR4_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "C0_DDR4_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "C0_DDR4_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM_N": {
            "physical_name": "C0_DDR4_dm_n",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQ": {
            "physical_name": "C0_DDR4_dq",
            "direction": "IO",
            "left": "15",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "C0_DDR4_dqs_c",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "C0_DDR4_dqs_t",
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "ODT": {
            "physical_name": "C0_DDR4_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "C0_DDR4_reset_n",
            "direction": "O"
          }
        }
      },
      "GMII": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gmii:1.0",
        "vlnv": "xilinx.com:interface:gmii_rtl:1.0",
        "port_maps": {
          "RX_CLK": {
            "physical_name": "GMII_rx_clk",
            "direction": "I"
          },
          "SPEED_MODE": {
            "physical_name": "GMII_speed_mode",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "CRS": {
            "physical_name": "GMII_crs",
            "direction": "I"
          },
          "COL": {
            "physical_name": "GMII_col",
            "direction": "I"
          },
          "RXD": {
            "physical_name": "GMII_rxd",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "RX_ER": {
            "physical_name": "GMII_rx_er",
            "direction": "I"
          },
          "RX_DV": {
            "physical_name": "GMII_rx_dv",
            "direction": "I"
          },
          "TX_CLK": {
            "physical_name": "GMII_tx_clk",
            "direction": "I"
          },
          "TXD": {
            "physical_name": "GMII_txd",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TX_EN": {
            "physical_name": "GMII_tx_en",
            "direction": "O"
          },
          "TX_ER": {
            "physical_name": "GMII_tx_er",
            "direction": "O"
          }
        }
      },
      "MDIO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MDC": {
            "physical_name": "MDIO_mdc",
            "direction": "O"
          },
          "MDIO_I": {
            "physical_name": "MDIO_mdio_i",
            "direction": "I"
          },
          "MDIO_O": {
            "physical_name": "MDIO_mdio_o",
            "direction": "O"
          },
          "MDIO_T": {
            "physical_name": "MDIO_mdio_t",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "ETH_CLK125": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Mercury_XU5_clk_wiz_0_0_clk_out1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "124998750",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "ETH_CLK125_90": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Mercury_XU5_clk_wiz_0_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "124998750",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "90.0",
            "value_src": "ip_prop"
          }
        }
      },
      "ETH_CLK25": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Mercury_XU5_clk_wiz_0_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "24999750",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "ETH_CLK10": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Mercury_XU5_clk_wiz_0_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "9999900",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "ETH_resetn": {
        "direction": "O"
      },
      "Clk100": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Mercury_XU5_zynq_ultra_ps_e_0_pl_clk0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "99999001",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "Clk50": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Mercury_XU5_zynq_ultra_ps_e_0_pl_clk1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "49999500",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "Rst_N": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "LED_N_PL": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "reg_ro": {
        "type": "data",
        "direction": "I",
        "left": "2047",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "reg_rw": {
        "type": "data",
        "direction": "O",
        "left": "2047",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "zynq_ultra_ps_e": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.4",
        "xci_name": "Mercury_XU5_zynq_ultra_ps_e_0",
        "xci_path": "ip/Mercury_XU5_zynq_ultra_ps_e_0/Mercury_XU5_zynq_ultra_ps_e_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0x7FFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_MIO_12_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_12_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_13_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_14_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_15_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_16_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_17_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_18_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_19_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_20_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_21_PULLUPDOWN": {
            "value": "disable"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_24_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_25_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_40_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_41_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_42_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_43_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_44_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_7_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_8_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_9_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#I2C 0#I2C 0#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD",
              "0#SD 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#Gem 0#UART 0#UART 0#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD",
              "1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#MDIO 0#MDIO 0"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#gpio0[7]#gpio0[8]#gpio0[9]#scl_out#sda_out#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#sdio0_data_out[4]#sdio0_data_out[5]#sdio0_data_out[6]#sdio0_data_out[7]#sdio0_cmd_out#sdio0_clk_out#gpio0[23]#gpio0[24]#gpio0[25]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#rxd#txd#gpio1[40]#gpio1[41]#gpio1[42]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#gem0_mdc#gem0_mdio_out"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "4"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1199.988037"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.988037"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "266.664001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "33.333000"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.999800"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "17"
          },
          "PSU__DDRC__CWL": {
            "value": "12"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Enabled"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "1"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2400T"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "32.0"
          },
          "PSU__DDRC__T_RC": {
            "value": "46.16"
          },
          "PSU__DDRC__T_RCD": {
            "value": "17"
          },
          "PSU__DDRC__T_RP": {
            "value": "17"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "600.000"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__ENET0__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET0__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET0__PERIPHERAL__IO": {
            "value": "MIO 26 .. 37"
          },
          "PSU__ENET0__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET0__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET1__GRP_MDIO__IO": {
            "value": "EMIO"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET1__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__ENET1__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "1"
          },
          "PSU__GEM0_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM1_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO2_MIO__IO": {
            "value": "MIO 52 .. 77"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 10 .. 11"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__PL_CLK1_BUF": {
            "value": "TRUE"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;1|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;1|GEM0:NonSecure;1|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;1|LPD;USB3_1;FF9E0000;FF9EFFFF;1|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;0|LPD;TTC2;FF130000;FF13FFFF;0|LPD;TTC1;FF120000;FF12FFFF;0|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;1|LPD;GEM0;FF0B0000;FF0BFFFF;1|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 5"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Single"
          },
          "PSU__SD0_COHERENCY": {
            "value": "0"
          },
          "PSU__SD0_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD0__CLK_200_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD0__CLK_50_DDR_ITAP_DLY": {
            "value": "0x12"
          },
          "PSU__SD0__CLK_50_DDR_OTAP_DLY": {
            "value": "0x6"
          },
          "PSU__SD0__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD0__CLK_50_SDR_OTAP_DLY": {
            "value": "0x6"
          },
          "PSU__SD0__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD0__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD0__PERIPHERAL__IO": {
            "value": "MIO 13 .. 22"
          },
          "PSU__SD0__SLOT_TYPE": {
            "value": "eMMC"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "4Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 46 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 2.0"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 38 .. 39"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB1_COHERENCY": {
            "value": "0"
          },
          "PSU__USB1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB1__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB2_1__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            }
          },
          "M_AXI_HPM0_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "system_management_wiz": {
        "vlnv": "xilinx.com:ip:system_management_wiz:1.3",
        "xci_name": "Mercury_XU5_system_management_wiz_0",
        "xci_path": "ip/Mercury_XU5_system_management_wiz_0/Mercury_XU5_system_management_wiz_0.xci",
        "inst_hier_path": "system_management_wiz",
        "parameters": {
          "CHANNEL_ENABLE_VP_VN": {
            "value": "false"
          },
          "TEMPERATURE_ALARM_OT_TRIGGER": {
            "value": "85"
          }
        }
      },
      "led": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "Mercury_XU5_led_0",
        "xci_path": "ip/Mercury_XU5_led_0/Mercury_XU5_led_0.xci",
        "inst_hier_path": "led",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_DOUT_DEFAULT": {
            "value": "0x00000003"
          },
          "C_GPIO_WIDTH": {
            "value": "2"
          }
        }
      },
      "ddr4": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "Mercury_XU5_ddr4_0",
        "xci_path": "ip/Mercury_XU5_ddr4_0/Mercury_XU5_ddr4_0.xci",
        "inst_hier_path": "ddr4",
        "parameters": {
          "C0.DDR4_CasLatency": {
            "value": "16"
          },
          "C0.DDR4_CasWriteLatency": {
            "value": "11"
          },
          "C0.DDR4_DataWidth": {
            "value": "16"
          },
          "C0.DDR4_InputClockPeriod": {
            "value": "10006"
          },
          "C0.DDR4_MemoryPart": {
            "value": "MT40A256M16GE-083E"
          },
          "C0.DDR4_TimePeriod": {
            "value": "938"
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        },
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "512M",
                  "width": "29",
                  "usage": "memory",
                  "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                  "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
                }
              }
            }
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/Mercury_XU5_axi_interconnect_0_0/Mercury_XU5_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "Mercury_XU5_axi_interconnect_0_0",
        "parameters": {
          "M01_HAS_REGSLICE": {
            "value": "3"
          },
          "NUM_MI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "Mercury_XU5_xbar_0",
            "xci_path": "ip/Mercury_XU5_xbar_0/Mercury_XU5_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "Mercury_XU5_auto_cc_0",
                "xci_path": "ip/Mercury_XU5_auto_cc_0/Mercury_XU5_auto_cc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "Mercury_XU5_auto_ds_0",
                "xci_path": "ip/Mercury_XU5_auto_ds_0/Mercury_XU5_auto_ds_0.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "Mercury_XU5_auto_pc_0",
                "xci_path": "ip/Mercury_XU5_auto_pc_0/Mercury_XU5_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_rs": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "Mercury_XU5_auto_rs_0",
                "xci_path": "ip/Mercury_XU5_auto_rs_0/Mercury_XU5_auto_rs_0.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/auto_rs",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_rs_w": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "Mercury_XU5_auto_rs_w_0",
                "xci_path": "ip/Mercury_XU5_auto_rs_w_0/Mercury_XU5_auto_rs_w_0.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/auto_rs_w",
                "parameters": {
                  "REG_AR": {
                    "value": "0"
                  },
                  "REG_AW": {
                    "value": "0"
                  },
                  "REG_B": {
                    "value": "0"
                  },
                  "REG_R": {
                    "value": "0"
                  },
                  "REG_W": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_rs": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_rs/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_rs_to_auto_pc": {
                "interface_ports": [
                  "auto_pc/S_AXI",
                  "auto_rs/M_AXI"
                ]
              },
              "auto_rs_w_to_auto_ds": {
                "interface_ports": [
                  "auto_ds/S_AXI",
                  "auto_rs_w/M_AXI"
                ]
              },
              "m01_couplers_to_auto_rs_w": {
                "interface_ports": [
                  "S_AXI",
                  "auto_rs_w/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk",
                  "auto_rs/aclk",
                  "auto_rs_w/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn",
                  "auto_rs/aresetn",
                  "auto_rs_w/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "Mercury_XU5_clk_wiz_0_0",
        "xci_path": "ip/Mercury_XU5_clk_wiz_0_0/Mercury_XU5_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_JITTER": {
            "value": "129.582"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "150.623"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLKOUT2_JITTER": {
            "value": "129.583"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "150.623"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLKOUT2_REQUESTED_PHASE": {
            "value": "90"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "181.251"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "150.623"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLKOUT4_JITTER": {
            "value": "241.956"
          },
          "CLKOUT4_PHASE_ERROR": {
            "value": "150.623"
          },
          "CLKOUT4_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT4_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "25.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.0"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "10"
          },
          "MMCM_CLKOUT1_PHASE": {
            "value": "90"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "50"
          },
          "MMCM_CLKOUT3_DIVIDE": {
            "value": "125"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "4"
          },
          "OVERRIDE_MMCM": {
            "value": "true"
          },
          "PRIM_IN_FREQ": {
            "value": "49.9995"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "true"
          }
        }
      },
      "ps_sys_rst": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "Mercury_XU5_ps_sys_rst_0",
        "xci_path": "ip/Mercury_XU5_ps_sys_rst_0/Mercury_XU5_ps_sys_rst_0.xci",
        "inst_hier_path": "ps_sys_rst"
      },
      "ddr4_sys_rst": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "Mercury_XU5_ddr4_sys_rst_0",
        "xci_path": "ip/Mercury_XU5_ddr4_sys_rst_0/Mercury_XU5_ddr4_sys_rst_0.xci",
        "inst_hier_path": "ddr4_sys_rst"
      },
      "smartconnect_00": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "Mercury_XU5_smartconnect_00_0",
        "xci_path": "ip/Mercury_XU5_smartconnect_00_0/Mercury_XU5_smartconnect_00_0.xci",
        "inst_hier_path": "smartconnect_00",
        "parameters": {
          "NUM_CLKS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "reg_bank_0": {
        "vlnv": "user.org:user:reg_bank:1.0",
        "xci_name": "Mercury_XU5_reg_bank_0_0",
        "xci_path": "ip/Mercury_XU5_reg_bank_0_0/Mercury_XU5_reg_bank_0_0.xci",
        "inst_hier_path": "reg_bank_0"
      }
    },
    "interface_nets": {
      "C0_SYS_CLK_1": {
        "interface_ports": [
          "C0_SYS_CLK",
          "ddr4/C0_SYS_CLK"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "zynq_ultra_ps_e/M_AXI_HPM0_FPD"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "ddr4/C0_DDR4_S_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "reg_bank_0/S00_AXI"
        ]
      },
      "ddr4_C0_DDR4": {
        "interface_ports": [
          "C0_DDR4",
          "ddr4/C0_DDR4"
        ]
      },
      "smartconnect_00_M00_AXI": {
        "interface_ports": [
          "smartconnect_00/M00_AXI",
          "system_management_wiz/S_AXI_LITE"
        ]
      },
      "smartconnect_00_M01_AXI": {
        "interface_ports": [
          "smartconnect_00/M01_AXI",
          "led/S_AXI"
        ]
      },
      "zynq_ultra_ps_e_GMII_ENET1": {
        "interface_ports": [
          "GMII",
          "zynq_ultra_ps_e/GMII_ENET1"
        ]
      },
      "zynq_ultra_ps_e_IIC_1": {
        "interface_ports": [
          "IIC",
          "zynq_ultra_ps_e/IIC_1"
        ]
      },
      "zynq_ultra_ps_e_MDIO_ENET1": {
        "interface_ports": [
          "MDIO",
          "zynq_ultra_ps_e/MDIO_ENET1"
        ]
      },
      "zynq_ultra_ps_e_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "zynq_ultra_ps_e/M_AXI_HPM0_LPD",
          "smartconnect_00/S00_AXI"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "ddr4_sys_rst/interconnect_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN"
        ]
      },
      "CLK_ETH10": {
        "ports": [
          "clk_wiz_0/clk_out4",
          "ETH_CLK10"
        ]
      },
      "CLK_ETH125_90": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "ETH_CLK125_90"
        ]
      },
      "CLK_ETH25": {
        "ports": [
          "clk_wiz_0/clk_out3",
          "ETH_CLK25"
        ]
      },
      "ETH_CLK125": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "ETH_CLK125"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "ETH_resetn"
        ]
      },
      "ddr4_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4/c0_ddr4_ui_clk",
          "axi_interconnect_0/M00_ACLK",
          "ddr4_sys_rst/slowest_sync_clk"
        ]
      },
      "ddr4_sys_rst_peripheral_reset": {
        "ports": [
          "ddr4_sys_rst/peripheral_reset",
          "ddr4/sys_rst"
        ]
      },
      "led_gpio_io_o": {
        "ports": [
          "led/gpio_io_o",
          "LED_N_PL"
        ]
      },
      "ps_sys_rst_interconnect_aresetn": {
        "ports": [
          "ps_sys_rst/interconnect_aresetn",
          "smartconnect_00/aresetn",
          "reg_bank_0/s00_axi_aresetn"
        ]
      },
      "ps_sys_rst_peripheral_aresetn": {
        "ports": [
          "ps_sys_rst/peripheral_aresetn",
          "system_management_wiz/s_axi_aresetn",
          "led/s_axi_aresetn",
          "axi_interconnect_0/M01_ARESETN"
        ]
      },
      "reg_bank_0_reg_rw": {
        "ports": [
          "reg_bank_0/reg_rw",
          "reg_rw"
        ]
      },
      "reg_ro_1": {
        "ports": [
          "reg_ro",
          "reg_bank_0/reg_ro"
        ]
      },
      "zynq_ultra_ps_e_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e/pl_clk0",
          "zynq_ultra_ps_e/maxihpm0_lpd_aclk",
          "ps_sys_rst/slowest_sync_clk",
          "smartconnect_00/aclk",
          "system_management_wiz/s_axi_aclk",
          "led/s_axi_aclk",
          "Clk100",
          "reg_bank_0/s00_axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "zynq_ultra_ps_e/maxihpm0_fpd_aclk",
          "axi_interconnect_0/M01_ACLK"
        ]
      },
      "zynq_ultra_ps_e_pl_clk1": {
        "ports": [
          "zynq_ultra_ps_e/pl_clk1",
          "clk_wiz_0/clk_in1",
          "Clk50"
        ]
      },
      "zynq_ultra_ps_e_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e/pl_resetn0",
          "ps_sys_rst/ext_reset_in",
          "ddr4_sys_rst/ext_reset_in",
          "clk_wiz_0/resetn",
          "Rst_N"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0400000000",
                "range": "512M",
                "offset_base_param": "C0_DDR4_MEMORY_MAP_BASEADDR",
                "offset_high_param": "C0_DDR4_MEMORY_MAP_HIGHADDR"
              },
              "SEG_led_Reg": {
                "address_block": "/led/S_AXI/Reg",
                "offset": "0x0080000000",
                "range": "64K"
              },
              "SEG_reg_bank_0_S00_AXI_reg": {
                "address_block": "/reg_bank_0/S00_AXI/S00_AXI_reg",
                "offset": "0x00A0000000",
                "range": "64K",
                "offset_base_param": "C_S00_AXI_BASEADDR",
                "offset_high_param": "C_S00_AXI_HIGHADDR"
              },
              "SEG_system_management_wiz_Reg": {
                "address_block": "/system_management_wiz/S_AXI_LITE/Reg",
                "offset": "0x0080010000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}