[2025-09-18 02:21:40] START suite=qualcomm_srv trace=srv330_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv330_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2641194 heartbeat IPC: 3.786 cumulative IPC: 3.786 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5082848 heartbeat IPC: 4.096 cumulative IPC: 3.935 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5082848 cumulative IPC: 3.935 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5082848 cumulative IPC: 3.935 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13651373 heartbeat IPC: 1.167 cumulative IPC: 1.167 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22285415 heartbeat IPC: 1.158 cumulative IPC: 1.163 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 30916963 heartbeat IPC: 1.159 cumulative IPC: 1.161 (Simulation time: 00 hr 04 min 40 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 39428486 heartbeat IPC: 1.175 cumulative IPC: 1.165 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 48322562 heartbeat IPC: 1.124 cumulative IPC: 1.156 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 56954543 heartbeat IPC: 1.158 cumulative IPC: 1.157 (Simulation time: 00 hr 08 min 02 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv330_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000013 cycles: 65468909 heartbeat IPC: 1.174 cumulative IPC: 1.159 (Simulation time: 00 hr 09 min 14 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 74237026 heartbeat IPC: 1.14 cumulative IPC: 1.157 (Simulation time: 00 hr 10 min 26 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 82723541 heartbeat IPC: 1.178 cumulative IPC: 1.159 (Simulation time: 00 hr 11 min 36 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 86192117 cumulative IPC: 1.16 (Simulation time: 00 hr 12 min 45 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 86192117 cumulative IPC: 1.16 (Simulation time: 00 hr 12 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv330_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.16 instructions: 100000004 cycles: 86192117
CPU 0 Branch Prediction Accuracy: 92.54% MPKI: 13.43 Average ROB Occupancy at Mispredict: 29.76
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1413
BRANCH_INDIRECT: 0.3618
BRANCH_CONDITIONAL: 11.47
BRANCH_DIRECT_CALL: 0.506
BRANCH_INDIRECT_CALL: 0.5153
BRANCH_RETURN: 0.4341


====Backend Stall Breakdown====
ROB_STALL: 125750
LQ_STALL: 0
SQ_STALL: 435354


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 28.179798
REPLAY_LOAD: 28.624374
NON_REPLAY_LOAD: 7.3200064

== Total ==
ADDR_TRANS: 13949
REPLAY_LOAD: 17146
NON_REPLAY_LOAD: 94655

== Counts ==
ADDR_TRANS: 495
REPLAY_LOAD: 599
NON_REPLAY_LOAD: 12931

cpu0->cpu0_STLB TOTAL        ACCESS:    2065607 HIT:    2052231 MISS:      13376 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2065607 HIT:    2052231 MISS:      13376 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 97.17 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10218542 HIT:    9150098 MISS:    1068444 MSHR_MERGE:      65096
cpu0->cpu0_L2C LOAD         ACCESS:    7866115 HIT:    7015033 MISS:     851082 MSHR_MERGE:       5389
cpu0->cpu0_L2C RFO          ACCESS:     597048 HIT:     500262 MISS:      96786 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     569728 HIT:     469345 MISS:     100383 MSHR_MERGE:      59707
cpu0->cpu0_L2C WRITE        ACCESS:    1163409 HIT:    1155008 MISS:       8401 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22242 HIT:      10450 MISS:      11792 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     930704 ISSUED:     321578 USEFUL:       3865 USELESS:       8427
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.87 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15631299 HIT:    8101764 MISS:    7529535 MSHR_MERGE:    1837513
cpu0->cpu0_L1I LOAD         ACCESS:   15631299 HIT:    8101764 MISS:    7529535 MSHR_MERGE:    1837513
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.15 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30381105 HIT:   25375587 MISS:    5005518 MSHR_MERGE:    1882234
cpu0->cpu0_L1D LOAD         ACCESS:   16521623 HIT:   13801541 MISS:    2720082 MSHR_MERGE:     545986
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     699944 HIT:     229175 MISS:     470769 MSHR_MERGE:     140871
cpu0->cpu0_L1D WRITE        ACCESS:   13132425 HIT:   11340131 MISS:    1792294 MSHR_MERGE:    1195246
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27113 HIT:       4740 MISS:      22373 MSHR_MERGE:        131
cpu0->cpu0_L1D PREFETCH REQUESTED:     854270 ISSUED:     699944 USEFUL:      89343 USELESS:      45187
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.69 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12750135 HIT:   10649443 MISS:    2100692 MSHR_MERGE:    1058520
cpu0->cpu0_ITLB LOAD         ACCESS:   12750135 HIT:   10649443 MISS:    2100692 MSHR_MERGE:    1058520
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.344 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28243119 HIT:   26853765 MISS:    1389354 MSHR_MERGE:     365919
cpu0->cpu0_DTLB LOAD         ACCESS:   28243119 HIT:   26853765 MISS:    1389354 MSHR_MERGE:     365919
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.905 cycles
cpu0->LLC TOTAL        ACCESS:    1173990 HIT:    1137136 MISS:      36854 MSHR_MERGE:       1886
cpu0->LLC LOAD         ACCESS:     845693 HIT:     826428 MISS:      19265 MSHR_MERGE:        507
cpu0->LLC RFO          ACCESS:      96786 HIT:      91608 MISS:       5178 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      40676 HIT:      31780 MISS:       8896 MSHR_MERGE:       1379
cpu0->LLC WRITE        ACCESS:     179043 HIT:     178824 MISS:        219 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11792 HIT:       8496 MISS:       3296 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        779
  ROW_BUFFER_MISS:      33967
  AVG DBUS CONGESTED CYCLE: 3.248
Channel 0 WQ ROW_BUFFER_HIT:        189
  ROW_BUFFER_MISS:       4046
  FULL:          0
Channel 0 REFRESHES ISSUED:       7183

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       508393       570760        90243         2285
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           61         2415         1004          261
  STLB miss resolved @ L2C                0         1789         2362         1131          123
  STLB miss resolved @ LLC                0          708         1542         3588          731
  STLB miss resolved @ MEM                0            1          455         2403         1466

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             183435        49509      1405614       129896          354
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6         1248          387           50
  STLB miss resolved @ L2C                0         1144         6484         1313            4
  STLB miss resolved @ LLC                0          186         2625         1167           61
  STLB miss resolved @ MEM                0            1          108          215          166
[2025-09-18 02:34:26] END   suite=qualcomm_srv trace=srv330_ap (rc=0)
