<dec f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='152' type='64'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='148'>// Reserved for use by target-specific passes.
    // Targets may override getSerializableMachineMemOperandTargetFlags() to
    // enable MIR serialization/parsing of these flags.  If more of these flags
    // are added, the MIR printing/parsing code will need to be updated as well.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1081' u='r' c='_ZNK4llvm17MachineMemOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerERNS_15SmallVectorImplINS_9StringRefEEERKNS_11LLVMContextEPKNS_16MachineFr15543580'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1082' u='r' c='_ZNK4llvm17MachineMemOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerERNS_15SmallVectorImplINS_9StringRefEEERKNS_11LLVMContextEPKNS_16MachineFr15543580'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.h' l='31'/>
