#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55d3d98a9b10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x55d3d97972c0 .enum4 (1)
   "WRITE_8BIT_REGISTER" 1'b0,
   "READ_8BIT" 1'b1
 ;
enum0x55d3d97b8ed0 .enum4 (4)
   "S_IDLE" 4'b0000,
   "S_START" 4'b0001,
   "S_ADDR" 4'b0010,
   "S_ACK_ADDR" 4'b0011,
   "S_WR_DATA" 4'b0100,
   "S_ACK_WR" 4'b0101,
   "S_RD_DATA" 4'b0110,
   "S_ACK_RD" 4'b0111,
   "S_STOP" 4'b1000,
   "S_ERROR" 4'b1001
 ;
enum0x55d3d97ba4a0 .enum4 (8)
   "NO_GESTURE" 8'b00000000,
   "MOVE_UP" 8'b00010000,
   "MOVE_RIGHT" 8'b00010100,
   "MOVE_DOWN" 8'b00011000,
   "MOVE_LEFT" 8'b00011100,
   "ZOOM_IN" 8'b01001000,
   "ZOOM_OUT" 8'b01001001
 ;
enum0x55d3d97bb620 .enum4 (2)
   "PRESS_DOWN" 2'b00,
   "LIFT_UP" 2'b01,
   "CONTACT" 2'b10,
   "NO_EVENT" 2'b11
 ;
enum0x55d3d985a560 .enum4 (8)
   "DEVICE_MODE" 8'b00000000,
   "GEST_ID" 8'b00000001,
   "TD_STATUS" 8'b00000010,
   "P1_XH" 8'b00000011,
   "P1_XL" 8'b00000100,
   "P1_YH" 8'b00000101,
   "P1_YL" 8'b00000110,
   "P1_WEIGHT" 8'b00000111,
   "P1_MISC" 8'b00001000,
   "P2_XH" 8'b00001001,
   "P2_XL" 8'b00001010,
   "P2_YH" 8'b00001011,
   "P2_YL" 8'b00001100,
   "P2_WEIGHT" 8'b00001101,
   "P2_MISC" 8'b00001110,
   "THRESHOLD" 8'b10000000,
   "TH_DIFF" 8'b10000101,
   "CTRL" 8'b10000110,
   "TIME_ENTER_MONITOR" 8'b10000111,
   "PERIOD_ACTIVE" 8'b10001000,
   "PERIOD_MONITOR" 8'b10001001,
   "CHIP_ID" 8'b10100011
 ;
enum0x55d3d985cf90 .enum4 (8)
   "NOP" 8'b00000000,
   "SWRESET" 8'b00000001,
   "RDDID" 8'b00000100,
   "RDDST" 8'b00001001,
   "SLPIN" 8'b00010000,
   "SLPOUT" 8'b00010001,
   "PLTON" 8'b00010010,
   "NORON" 8'b00010011,
   "RDMODE" 8'b00001010,
   "RDMADCTL" 8'b00001011,
   "RDPIXFMT" 8'b00001100,
   "RDIMGFMT" 8'b00001101,
   "RDSELFDIAG" 8'b00001111,
   "INVOFF" 8'b00100000,
   "INVON" 8'b00100001,
   "GAMMASET" 8'b00100110,
   "DISPOFF" 8'b00101000,
   "DISPON" 8'b00101001,
   "CASET" 8'b00101010,
   "PASET" 8'b00101011,
   "RAMWR" 8'b00101100,
   "RAMRD" 8'b00101110,
   "PTLAR" 8'b00110000,
   "VSCRDEF" 8'b00110011,
   "MADCTL" 8'b00110110,
   "VSCRSADD" 8'b00110111,
   "PIXFMT" 8'b00111010,
   "FRMCTR1" 8'b10110001,
   "FRMCTR2" 8'b10110010,
   "FRMCTR3" 8'b10110011,
   "INVCTR" 8'b10110100,
   "DFUNCTR" 8'b10110110,
   "PWCTR1" 8'b11000000,
   "PWCTR2" 8'b11000001,
   "PWCTR3" 8'b11000010,
   "PWCTR4" 8'b11000011,
   "PWCTR5" 8'b11000100,
   "VMCTR1" 8'b11000101,
   "VMCTR2" 8'b11000111,
   "RDID1" 8'b11011010,
   "RDID2" 8'b11011011,
   "RDID3" 8'b11011100,
   "RDID4" 8'b11011101,
   "GMCTRP1" 8'b11100000,
   "GMCTRN1" 8'b11100001,
   "PWCTR6" 8'b11111100
 ;
enum0x55d3d9862230 .enum4 (16)
   "BLACK" 16'b0000000000000000,
   "NAVY" 16'b0000000000001111,
   "DARKGREEN" 16'b0000001111100000,
   "DARKCYAN" 16'b0000001111101111,
   "MAROON" 16'b0111100000000000,
   "PURPLE" 16'b0111100000001111,
   "OLIVE" 16'b0111101111100000,
   "LIGHTGREY" 16'b1100011000011000,
   "DARKGREY" 16'b0111101111101111,
   "BLUE" 16'b0000000000011111,
   "GREEN" 16'b0000011111100000,
   "CYAN" 16'b0000011111111111,
   "RED" 16'b1111100000000000,
   "MAGENTA" 16'b1111100000011111,
   "YELLOW" 16'b1111111111100000,
   "WHITE" 16'b1111111111111111,
   "ORANGE" 16'b1111110100100000,
   "GREENYELLOW" 16'b1010111111100101,
   "PINK" 16'b1111110000011000
 ;
enum0x55d3d9864ed0 .enum4 (3)
   "WRITE_8" 3'b000,
   "WRITE_16" 3'b001,
   "WRITE_8_READ_8" 3'b010,
   "WRITE_8_READ_16" 3'b011,
   "WRITE_8_READ_24" 3'b100
 ;
S_0x55d3d9843d70 .scope task, "print_touch" "print_touch" 3 49, 3 49 0, S_0x55d3d98a9b10;
 .timescale 0 0;
v0x55d3d98a5d90_0 .var "t", 50 0;
TD_$unit.print_touch ;
    %vpi_call/w 3 50 "$display", "touch bus decoded: valid = %b", &PV<v0x55d3d98a5d90_0, 50, 1> {0 0 0};
    %load/vec4 v0x55d3d98a5d90_0;
    %parti/u 1, 50, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call/w 3 52 "$display", "  x = %d, y = %d, weight = %d, area = %d", &PV<v0x55d3d98a5d90_0, 38, 12>, &PV<v0x55d3d98a5d90_0, 26, 12>, &PV<v0x55d3d98a5d90_0, 18, 8>, &PV<v0x55d3d98a5d90_0, 14, 4> {0 0 0};
T_0.0 ;
    %end;
S_0x55d3d982bff0 .scope module, "test_main" "test_main" 4 4;
 .timescale -9 -10;
P_0x55d3d97dd540 .param/l "CLK_HZ" 0 4 5, +C4<00000000101101110001101100000000>;
P_0x55d3d97dd580 .param/l "CLK_PERIOD_NS" 0 4 6, +C4<00000000000000000000000001010011>;
L_0x7f1fe32d7018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d3d98f27c0_0 .net "backlight", 0 0, L_0x7f1fe32d7018;  1 drivers
v0x55d3d98f28b0_0 .var "buttons", 1 0;
v0x55d3d98f2980_0 .var "clk", 0 0;
v0x55d3d98f2a80_0 .var "cycles_to_run", 63 0;
v0x55d3d98f2b20_0 .net "data_commandb", 0 0, v0x55d3d98e9850_0;  1 drivers
v0x55d3d98f2c60_0 .net "display_csb", 0 0, v0x55d3d98e8180_0;  1 drivers
v0x55d3d98f2d00_0 .net "display_rstb", 0 0, v0x55d3d98e9910_0;  1 drivers
v0x55d3d98f2df0_0 .net "interface_mode", 3 0, v0x55d3d98e9db0_0;  1 drivers
v0x55d3d98f2ee0_0 .net "leds", 1 0, L_0x55d3d98f4000;  1 drivers
v0x55d3d98f2fa0_0 .net "pmod", 7 0, v0x55d3d98f1310_0;  1 drivers
v0x55d3d98f3040_0 .net "rgb", 2 0, v0x55d3d98f13f0_0;  1 drivers
v0x55d3d98f30e0_0 .net "spi_clk", 0 0, v0x55d3d98e8a40_0;  1 drivers
v0x55d3d98f3180_0 .var "spi_miso", 0 0;
v0x55d3d98f3220_0 .net "spi_mosi", 0 0, v0x55d3d98e85a0_0;  1 drivers
v0x55d3d98f32c0_0 .net "touch_i2c_scl", 0 0, v0x55d3d98e4c30_0;  1 drivers
RS_0x7f1fe33201f8 .resolv tri, L_0x55d3d98f3de0, L_0x55d3d98f4100;
v0x55d3d98f3360_0 .net8 "touch_i2c_sda", 0 0, RS_0x7f1fe33201f8;  2 drivers
o0x7f1fe33225f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d3d98f3400_0 .net "touch_irq", 0 0, o0x7f1fe33225f8;  0 drivers
E_0x55d3d97fcd60 .event posedge, v0x55d3d98f19d0_0;
E_0x55d3d97fbb90 .event negedge, v0x55d3d98f19d0_0;
L_0x55d3d98f4230 .part v0x55d3d98f28b0_0, 0, 1;
S_0x55d3d98e1830 .scope module, "FT6206_MODEL" "ft6206_model" 4 33, 5 6 0, S_0x55d3d982bff0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "scl";
    .port_info 2 /INOUT 1 "sda";
o0x7f1fe3320048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55d3d9899590_0 name=_ivl_0
v0x55d3d989ac70_0 .var "bit_counter", 3 0;
v0x55d3d98bae80_0 .var "i_addr", 6 0;
v0x55d3d98bc090_0 .var "i_data", 7 0;
v0x55d3d98c4c30_0 .var "mode", 0 0;
v0x55d3d98abeb0_0 .var "o_data", 7 0;
v0x55d3d98e1ed0_0 .var/2s "reads_attempted", 31 0;
v0x55d3d98e1fb0_0 .net "rst", 0 0, L_0x55d3d98f4230;  1 drivers
v0x55d3d98e2070_0 .net "scl", 0 0, v0x55d3d98e4c30_0;  alias, 1 drivers
v0x55d3d98e2130_0 .net8 "sda", 0 0, RS_0x7f1fe33201f8;  alias, 2 drivers
v0x55d3d98e21f0_0 .var "sda_oe", 0 0;
v0x55d3d98e22b0_0 .var "sda_out", 0 0;
v0x55d3d98e2370_0 .var "state", 3 0;
E_0x55d3d97a7c10 .event edge, v0x55d3d98e2370_0, v0x55d3d989ac70_0, v0x55d3d98abeb0_0;
E_0x55d3d98cf620/0 .event negedge, v0x55d3d98e2070_0;
E_0x55d3d98cf620/1 .event posedge, v0x55d3d98e1fb0_0, v0x55d3d98e2070_0;
E_0x55d3d98cf620 .event/or E_0x55d3d98cf620/0, E_0x55d3d98cf620/1;
L_0x55d3d98f4100 .functor MUXZ 1, o0x7f1fe3320048, v0x55d3d98e22b0_0, v0x55d3d98e21f0_0, C4<>;
S_0x55d3d98e1b00 .scope task, "update_o_data" "update_o_data" 5 25, 5 25 0, S_0x55d3d98e1830;
 .timescale -9 -10;
TD_test_main.FT6206_MODEL.update_o_data ;
    %load/vec4 v0x55d3d98e1ed0_0;
    %addi 240, 0, 32;
    %pad/u 8;
    %store/vec4 v0x55d3d98abeb0_0, 0, 8;
    %load/vec4 v0x55d3d98e1ed0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x55d3d98e1ed0_0, 0, 32;
    %end;
S_0x55d3d98e24d0 .scope module, "UUT" "main" 4 26, 6 10 0, S_0x55d3d982bff0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "sysclk";
    .port_info 1 /INPUT 2 "buttons";
    .port_info 2 /OUTPUT 2 "leds";
    .port_info 3 /OUTPUT 3 "rgb";
    .port_info 4 /OUTPUT 8 "pmod";
    .port_info 5 /OUTPUT 4 "interface_mode";
    .port_info 6 /OUTPUT 1 "touch_i2c_scl";
    .port_info 7 /INOUT 1 "touch_i2c_sda";
    .port_info 8 /INPUT 1 "touch_irq";
    .port_info 9 /OUTPUT 1 "backlight";
    .port_info 10 /OUTPUT 1 "display_rstb";
    .port_info 11 /OUTPUT 1 "data_commandb";
    .port_info 12 /OUTPUT 1 "display_csb";
    .port_info 13 /OUTPUT 1 "spi_mosi";
    .port_info 14 /INPUT 1 "spi_miso";
    .port_info 15 /OUTPUT 1 "spi_clk";
P_0x55d3d9874120 .param/real "CLK_HZ" 0 6 21, Cr<m7270e00000000000gfdb>; value=6.00000e+07
P_0x55d3d9874160 .param/real "CLK_PERIOD_NS" 0 6 22, Cr<m42aaaaaaaaaaac00gfc6>; value=16.6667
P_0x55d3d98741a0 .param/l "DISPLAY_HEIGHT" 0 6 29, +C4<00000000000000000000000101000000>;
P_0x55d3d98741e0 .param/l "DISPLAY_WIDTH" 0 6 28, +C4<00000000000000000000000011110000>;
P_0x55d3d9874220 .param/l "PERIOD_MS_FADE" 0 6 25, +C4<00000000000000000000000001100100>;
P_0x55d3d9874260 .param/l "PWM_PERIOD_US" 0 6 23, +C4<00000000000000000000000001100100>;
P_0x55d3d98742a0 .param/real "PWM_TICKS" 0 6 26, Cr<m5dc0000000000000gfce>; value=6000.00
P_0x55d3d98742e0 .param/l "PWM_WIDTH" 0 6 24, +C4<00000000000000000000000000001001>;
P_0x55d3d9874320 .param/real "SYS_CLK_HZ" 0 6 19, Cr<m5b8d800000000000gfd9>; value=1.20000e+07
P_0x55d3d9874360 .param/real "SYS_CLK_PERIOD_NS" 0 6 20, Cr<m5355555555555400gfc8>; value=83.3333
P_0x55d3d98743a0 .param/l "VRAM_L" 0 6 30, +C4<0000000000000000000000000000000000000000000000010010110000000000>;
P_0x55d3d98743e0 .param/l "VRAM_W" 0 6 31, +C4<00000000000000000000000000010000>;
P_0x55d3d9874420 .param/l "human_divider" 0 6 27, +C4<00000000000000000000000000010111>;
enum0x55d3d9866520 .enum4 (1)
   "S_VRAM_CLEARING" 1'b0,
   "S_VRAM_ACTIVE" 1'b1
 ;
L_0x55d3d98a5c30 .functor BUFZ 1, v0x55d3d98f2980_0, C4<0>, C4<0>, C4<0>;
L_0x7f1fe32d7180 .functor BUFT 1, Cr<m5b8d800000000000gfd8>, C4<0>, C4<0>, C4<0>;
v0x55d3d98f0900_0 .net/real *"_ivl_14", 0 0, L_0x7f1fe32d7180;  1 drivers
L_0x7f1fe32d7210 .functor BUFT 1, Cr<m493e000000000000gfd5>, C4<0>, C4<0>, C4<0>;
v0x55d3d98f09e0_0 .net/real *"_ivl_20", 0 0, L_0x7f1fe32d7210;  1 drivers
L_0x7f1fe32d70f0 .functor BUFT 1, Cr<m7270e00000000000gfdb>, C4<0>, C4<0>, C4<0>;
v0x55d3d98f0aa0_0 .net/real *"_ivl_8", 0 0, L_0x7f1fe32d70f0;  1 drivers
v0x55d3d98f0b40_0 .net "backlight", 0 0, L_0x7f1fe32d7018;  alias, 1 drivers
v0x55d3d98f0c00_0 .net "buttons", 1 0, v0x55d3d98f28b0_0;  1 drivers
v0x55d3d98f0d30_0 .net "clk", 0 0, L_0x55d3d98a5c30;  1 drivers
v0x55d3d98f0dd0_0 .net "data_commandb", 0 0, v0x55d3d98e9850_0;  alias, 1 drivers
v0x55d3d98f0e70_0 .net "display_csb", 0 0, v0x55d3d98e8180_0;  alias, 1 drivers
v0x55d3d98f0f60_0 .net "display_rstb", 0 0, v0x55d3d98e9910_0;  alias, 1 drivers
v0x55d3d98f1000_0 .net "interface_mode", 3 0, v0x55d3d98e9db0_0;  alias, 1 drivers
v0x55d3d98f10d0_0 .var "led_pwm0", 8 0;
v0x55d3d98f11a0_0 .var "led_pwm1", 8 0;
v0x55d3d98f1270_0 .net "leds", 1 0, L_0x55d3d98f4000;  alias, 1 drivers
v0x55d3d98f1310_0 .var "pmod", 7 0;
v0x55d3d98f13f0_0 .var "rgb", 2 0;
v0x55d3d98f14d0_0 .var "rst", 0 0;
v0x55d3d98f1570_0 .net "spi_clk", 0 0, v0x55d3d98e8a40_0;  alias, 1 drivers
v0x55d3d98f1610_0 .net "spi_miso", 0 0, v0x55d3d98f3180_0;  1 drivers
v0x55d3d98f1700_0 .net "spi_mosi", 0 0, v0x55d3d98e85a0_0;  alias, 1 drivers
v0x55d3d98f17f0_0 .net "step_100Hz", 0 0, v0x55d3d98ebed0_0;  1 drivers
v0x55d3d98f1890_0 .net "step_10Hz", 0 0, v0x55d3d98ece40_0;  1 drivers
v0x55d3d98f1930_0 .net "step_1Hz", 0 0, v0x55d3d98edea0_0;  1 drivers
v0x55d3d98f19d0_0 .net "sysclk", 0 0, v0x55d3d98f2980_0;  1 drivers
v0x55d3d98f1a70_0 .net "touch0", 50 0, v0x55d3d98e5e80_0;  1 drivers
v0x55d3d98f1b60_0 .net "touch1", 50 0, v0x55d3d98e6040_0;  1 drivers
v0x55d3d98f1c00_0 .net "touch_i2c_scl", 0 0, v0x55d3d98e4c30_0;  alias, 1 drivers
v0x55d3d98f1ca0_0 .net8 "touch_i2c_sda", 0 0, RS_0x7f1fe33201f8;  alias, 2 drivers
v0x55d3d98f1d40_0 .net "touch_irq", 0 0, o0x7f1fe33225f8;  alias, 0 drivers
v0x55d3d98f1de0_0 .var "vram_clear_counter", 16 0;
v0x55d3d98f1ec0_0 .net "vram_rd_addr", 16 0, v0x55d3d98eac50_0;  1 drivers
v0x55d3d98f1fd0_0 .net "vram_rd_data", 15 0, v0x55d3d98f0110_0;  1 drivers
v0x55d3d98f20e0_0 .var "vram_state", 0 0;
v0x55d3d98f21c0_0 .var "vram_wr_addr", 16 0;
v0x55d3d98f2490_0 .net "vram_wr_data", 15 0, v0x55d3d98f02f0_0;  1 drivers
v0x55d3d98f2530_0 .var "vram_wr_ena", 0 0;
E_0x55d3d98cf660 .event edge, v0x55d3d98e5e80_0;
E_0x55d3d98cf6a0 .event edge, v0x55d3d98f20e0_0, v0x55d3d98f1de0_0;
E_0x55d3d98e2db0 .event edge, v0x55d3d98f19d0_0, v0x55d3d98e4140_0;
E_0x55d3d98e2e10 .event edge, v0x55d3d98f0c00_0;
L_0x55d3d98f3a00 .cast/int 26, L_0x7f1fe32d70f0;
L_0x55d3d98f3b70 .cast/int 23, L_0x7f1fe32d7180;
L_0x55d3d98f3cc0 .cast/int 20, L_0x7f1fe32d7210;
L_0x55d3d98f4000 .concat8 [ 1 1 0 0], v0x55d3d98ee900_0, v0x55d3d98ef360_0;
S_0x55d3d98e2ea0 .scope module, "FT6206" "ft6206_controller" 6 161, 7 7 0, S_0x55d3d98e24d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /OUTPUT 1 "scl";
    .port_info 4 /INOUT 1 "sda";
    .port_info 5 /OUTPUT 51 "touch0";
    .port_info 6 /OUTPUT 51 "touch1";
P_0x55d3d97ef3c0 .param/real "CLK_HZ" 0 7 9, Cr<m7270e00000000000gfdb>; value=6.00000e+07
P_0x55d3d97ef400 .param/real "CLK_PERIOD_NS" 0 7 10, Cr<m42aaaaaaaaaaac00gfc6>; value=16.6667
P_0x55d3d97ef440 .param/l "DEFAULT_THRESHOLD" 0 7 14, +C4<00000000000000000000000010000000>;
P_0x55d3d97ef480 .param/l "DISPLAY_HEIGHT" 0 7 19, +C4<00000000000000000000000101000000>;
P_0x55d3d97ef4c0 .param/l "DISPLAY_WIDTH" 0 7 18, +C4<00000000000000000000000011110000>;
P_0x55d3d97ef500 .param/real "DIVIDER_COUNT" 0 7 12, Cr<m4b00000000000000gfca>; value=300.000
P_0x55d3d97ef540 .param/l "I2C_CLK_HZ" 0 7 11, +C4<00000000000000011000011010100000>;
P_0x55d3d97ef580 .param/l "N_RD_BYTES" 0 7 15, +C4<00000000000000000000000000010000>;
enum0x55d3d986f6e0 .enum4 (5)
   "S_IDLE" 5'b00000,
   "S_INIT" 5'b00001,
   "S_WAIT_FOR_I2C_WR" 5'b00010,
   "S_WAIT_FOR_I2C_RD" 5'b00011,
   "S_SET_THRESHOLD_REG" 5'b00100,
   "S_SET_THRESHOLD_DATA" 5'b00101,
   "S_TOUCH_START" 5'b00110,
   "S_GET_REG_REG" 5'b00111,
   "S_GET_REG_DATA" 5'b01000,
   "S_GET_REG_DONE" 5'b01001,
   "S_TOUCH_DONE" 5'b01010,
   "S_ERROR" 5'b01011
 ;
v0x55d3d98e5140_0 .var "active_register", 7 0;
v0x55d3d98e5240_0 .var "bytes_counter", 4 0;
v0x55d3d98e5320_0 .net "clk", 0 0, L_0x55d3d98a5c30;  alias, 1 drivers
L_0x7f1fe32d72a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d3d98e5420_0 .net "ena", 0 0, L_0x7f1fe32d72a0;  1 drivers
v0x55d3d98e54c0_0 .var "i2c_mode", 0 0;
v0x55d3d98e5560_0 .var "i_data", 7 0;
v0x55d3d98e5630_0 .net "i_ready", 0 0, v0x55d3d98e46b0_0;  1 drivers
v0x55d3d98e5700_0 .var "i_valid", 0 0;
v0x55d3d98e57d0_0 .var "num_touches", 1 0;
v0x55d3d98e5870_0 .net "o_data", 7 0, v0x55d3d98e4910_0;  1 drivers
v0x55d3d98e5940_0 .var "o_ready", 0 0;
v0x55d3d98e5a10_0 .net "o_valid", 0 0, v0x55d3d98e4ab0_0;  1 drivers
v0x55d3d98e5ae0_0 .net "rst", 0 0, v0x55d3d98f14d0_0;  1 drivers
v0x55d3d98e5bb0_0 .net "scl", 0 0, v0x55d3d98e4c30_0;  alias, 1 drivers
v0x55d3d98e5c50_0 .net8 "sda", 0 0, RS_0x7f1fe33201f8;  alias, 2 drivers
v0x55d3d98e5d40_0 .var "state", 4 0;
v0x55d3d98e5de0_0 .var "state_after_wait", 4 0;
v0x55d3d98e5e80_0 .var "touch0", 50 0;
v0x55d3d98e5f60_0 .var "touch0_buffer", 50 0;
v0x55d3d98e6040_0 .var "touch1", 50 0;
v0x55d3d98e6120_0 .var "touch1_buffer", 50 0;
E_0x55d3d98e3500 .event edge, v0x55d3d98e5d40_0, v0x55d3d98e5140_0;
E_0x55d3d98e3580 .event edge, v0x55d3d98e5d40_0;
S_0x55d3d98e3600 .scope module, "I2C0" "i2c_controller" 7 37, 8 8 0, S_0x55d3d98e2ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "scl";
    .port_info 3 /INOUT 1 "sda";
    .port_info 4 /INPUT 1 "mode";
    .port_info 5 /OUTPUT 1 "i_ready";
    .port_info 6 /INPUT 1 "i_valid";
    .port_info 7 /INPUT 7 "i_addr";
    .port_info 8 /INPUT 8 "i_data";
    .port_info 9 /INPUT 1 "o_ready";
    .port_info 10 /OUTPUT 1 "o_valid";
    .port_info 11 /OUTPUT 8 "o_data";
P_0x55d3d9876ea0 .param/real "CLK_HZ" 0 8 15, Cr<m7270e00000000000gfdb>; value=6.00000e+07
P_0x55d3d9876ee0 .param/real "CLK_PERIOD_NS" 0 8 16, Cr<m42aaaaaaaaaaac00gfc6>; value=16.6667
P_0x55d3d9876f20 .param/l "COOLDOWN_CYCLES" 0 8 20, +C4<00000000000000000000000000001100>;
P_0x55d3d9876f60 .param/real "DIVIDER_COUNT" 0 8 18, Cr<m4b00000000000000gfca>; value=300.000
P_0x55d3d9876fa0 .param/l "I2C_CLK_HZ" 0 8 17, +C4<00000000000000011000011010100000>;
o0x7f1fe3320348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55d3d98e3e70_0 name=_ivl_0
v0x55d3d98e3f70_0 .var "addr_buffer", 7 0;
v0x55d3d98e4050_0 .var "bit_counter", 3 0;
v0x55d3d98e4140_0 .net "clk", 0 0, L_0x55d3d98a5c30;  alias, 1 drivers
v0x55d3d98e4200_0 .var "clk_divider_counter", 9 0;
v0x55d3d98e4330_0 .var "cooldown_counter", 4 0;
v0x55d3d98e4410_0 .var "data_buffer", 7 0;
L_0x7f1fe32d7258 .functor BUFT 1, C4<0111000>, C4<0>, C4<0>, C4<0>;
v0x55d3d98e44f0_0 .net "i_addr", 6 0, L_0x7f1fe32d7258;  1 drivers
v0x55d3d98e45d0_0 .net "i_data", 7 0, v0x55d3d98e5560_0;  1 drivers
v0x55d3d98e46b0_0 .var "i_ready", 0 0;
v0x55d3d98e4770_0 .net "i_valid", 0 0, v0x55d3d98e5700_0;  1 drivers
v0x55d3d98e4830_0 .net "mode", 0 0, v0x55d3d98e54c0_0;  1 drivers
v0x55d3d98e4910_0 .var "o_data", 7 0;
v0x55d3d98e49f0_0 .net "o_ready", 0 0, v0x55d3d98e5940_0;  1 drivers
v0x55d3d98e4ab0_0 .var "o_valid", 0 0;
v0x55d3d98e4b70_0 .net "rst", 0 0, v0x55d3d98f14d0_0;  alias, 1 drivers
v0x55d3d98e4c30_0 .var "scl", 0 0;
v0x55d3d98e4cd0_0 .net8 "sda", 0 0, RS_0x7f1fe33201f8;  alias, 2 drivers
v0x55d3d98e4da0_0 .var "sda_oe", 0 0;
v0x55d3d98e4e40_0 .var "sda_out", 0 0;
v0x55d3d98e4ee0_0 .var "state", 3 0;
E_0x55d3d98e3b20 .event edge, v0x55d3d98e4ee0_0, v0x55d3d98e4050_0, v0x55d3d98e3f70_0, v0x55d3d98e4410_0;
E_0x55d3d98e3bb0 .event edge, v0x55d3d98e4ee0_0;
E_0x55d3d98e3c10 .event posedge, v0x55d3d98e4140_0;
L_0x55d3d98f3de0 .functor MUXZ 1, o0x7f1fe3320348, v0x55d3d98e4e40_0, v0x55d3d98e4da0_0, C4<>;
S_0x55d3d98e3c70 .scope begin, "i2c_fsm" "i2c_fsm" 8 55, 8 55 0, S_0x55d3d98e3600;
 .timescale -9 -12;
S_0x55d3d98e6320 .scope module, "ILI9341" "ili9341_display_controller" 6 131, 9 11 0, S_0x55d3d98e24d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /OUTPUT 1 "display_rstb";
    .port_info 4 /OUTPUT 4 "interface_mode";
    .port_info 5 /OUTPUT 1 "spi_csb";
    .port_info 6 /OUTPUT 1 "spi_clk";
    .port_info 7 /OUTPUT 1 "spi_mosi";
    .port_info 8 /INPUT 1 "spi_miso";
    .port_info 9 /OUTPUT 1 "data_commandb";
    .port_info 10 /OUTPUT 1 "vsync";
    .port_info 11 /OUTPUT 1 "hsync";
    .port_info 12 /INPUT 51 "touch";
    .port_info 13 /OUTPUT 17 "vram_rd_addr";
    .port_info 14 /INPUT 16 "vram_rd_data";
P_0x55d3d98e6520 .param/l "CFG_CMD_DELAY" 0 9 24, +C4<0000000000000000000000000000000000000000000110110111011101000000>;
P_0x55d3d98e6560 .param/l "CLK_HZ" 0 9 20, +C4<00000000101101110001101100000000>;
P_0x55d3d98e65a0 .param/l "DISPLAY_HEIGHT" 0 9 22, +C4<00000000000000000000000101000000>;
P_0x55d3d98e65e0 .param/l "DISPLAY_WIDTH" 0 9 21, +C4<00000000000000000000000011110000>;
P_0x55d3d98e6620 .param/l "ROM_LENGTH" 0 9 25, +C4<00000000000000000000000001111101>;
P_0x55d3d98e6660 .param/l "VRAM_L" 0 9 23, +C4<0000000000000000000000000000000000000000000000010010110000000000>;
enum0x55d3d98678c0 .enum4 (3)
   "S_INIT" 3'b000,
   "S_INCREMENT_PIXEL" 3'b001,
   "S_START_FRAME" 3'b010,
   "S_TX_PIXEL_DATA_START" 3'b011,
   "S_TX_PIXEL_DATA_BUSY" 3'b100,
   "S_WAIT_FOR_SPI" 3'b101,
   "S_ERROR" 3'b110
 ;
enum0x55d3d9868890 .enum4 (3)
   "S_CFG_GET_DATA_SIZE" 3'b000,
   "S_CFG_GET_CMD" 3'b001,
   "S_CFG_SEND_CMD" 3'b010,
   "S_CFG_GET_DATA" 3'b011,
   "S_CFG_SEND_DATA" 3'b100,
   "S_CFG_SPI_WAIT" 3'b101,
   "S_CFG_MEM_WAIT" 3'b110,
   "S_CFG_DONE" 3'b111
 ;
v0x55d3d98e9320_0 .var "cfg_bytes_remaining", 7 0;
v0x55d3d98e9400_0 .var "cfg_delay_counter", 21 0;
v0x55d3d98e94e0_0 .var "cfg_state", 2 0;
v0x55d3d98e95a0_0 .var "cfg_state_after_wait", 2 0;
v0x55d3d98e9680_0 .net "clk", 0 0, L_0x55d3d98a5c30;  alias, 1 drivers
v0x55d3d98e9770_0 .var "current_command", 7 0;
v0x55d3d98e9850_0 .var "data_commandb", 0 0;
v0x55d3d98e9910_0 .var "display_rstb", 0 0;
L_0x7f1fe32d7060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d3d98e99d0_0 .net "ena", 0 0, L_0x7f1fe32d7060;  1 drivers
v0x55d3d98e9a90_0 .var "hsync", 0 0;
v0x55d3d98e9b50_0 .var "i_data", 15 0;
v0x55d3d98e9c10_0 .net "i_ready", 0 0, v0x55d3d98e8310_0;  1 drivers
v0x55d3d98e9ce0_0 .var "i_valid", 0 0;
v0x55d3d98e9db0_0 .var "interface_mode", 3 0;
v0x55d3d98e9e50_0 .net "o_data", 23 0, v0x55d3d98e8660_0;  1 drivers
v0x55d3d98e9f20_0 .var "o_ready", 0 0;
v0x55d3d98e9ff0_0 .net "o_valid", 0 0, v0x55d3d98e8800_0;  1 drivers
v0x55d3d98ea0c0_0 .var "pixel_color", 15 0;
v0x55d3d98ea160_0 .var "pixel_x", 8 0;
v0x55d3d98ea220_0 .var "pixel_y", 9 0;
v0x55d3d98ea300_0 .var "rom_addr", 6 0;
v0x55d3d98ea3f0_0 .net "rom_data", 7 0, v0x55d3d98e7470_0;  1 drivers
v0x55d3d98ea4c0_0 .net "rst", 0 0, v0x55d3d98f14d0_0;  alias, 1 drivers
v0x55d3d98ea560_0 .net "spi_bit_counter", 4 0, v0x55d3d98e8000_0;  1 drivers
v0x55d3d98ea630_0 .net "spi_clk", 0 0, v0x55d3d98e8a40_0;  alias, 1 drivers
v0x55d3d98ea700_0 .net "spi_csb", 0 0, v0x55d3d98e8180_0;  alias, 1 drivers
v0x55d3d98ea7d0_0 .net "spi_miso", 0 0, v0x55d3d98f3180_0;  alias, 1 drivers
v0x55d3d98ea8a0_0 .var "spi_mode", 2 0;
v0x55d3d98ea970_0 .net "spi_mosi", 0 0, v0x55d3d98e85a0_0;  alias, 1 drivers
v0x55d3d98eaa40_0 .var "state", 2 0;
v0x55d3d98eaae0_0 .var "state_after_wait", 2 0;
v0x55d3d98eab80_0 .net "touch", 50 0, v0x55d3d98e5e80_0;  alias, 1 drivers
v0x55d3d98eac50_0 .var "vram_rd_addr", 16 0;
v0x55d3d98eaf20_0 .net "vram_rd_data", 15 0, v0x55d3d98f0110_0;  alias, 1 drivers
v0x55d3d98eb000_0 .var "vsync", 0 0;
E_0x55d3d98e3410/0 .event edge, v0x55d3d98e5e80_0, v0x55d3d98e5e80_0, v0x55d3d98ea160_0, v0x55d3d98e5e80_0;
E_0x55d3d98e3410/1 .event edge, v0x55d3d98ea220_0;
E_0x55d3d98e3410 .event/or E_0x55d3d98e3410/0, E_0x55d3d98e3410/1;
E_0x55d3d98e69c0 .event edge, v0x55d3d98ea160_0, v0x55d3d98ea220_0;
E_0x55d3d98e6a20 .event edge, v0x55d3d98eaa40_0;
E_0x55d3d98e6a80 .event edge, v0x55d3d98eaa40_0, v0x55d3d98e7470_0, v0x55d3d98e9770_0, v0x55d3d98ea0c0_0;
E_0x55d3d98e6b20 .event edge, v0x55d3d98eaa40_0, v0x55d3d98e94e0_0;
E_0x55d3d98e6b80 .event edge, v0x55d3d98e4b70_0;
S_0x55d3d98e6c40 .scope module, "ILI9341_INIT_ROM" "block_rom" 9 69, 10 3 0, S_0x55d3d98e6320;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "addr";
    .port_info 2 /OUTPUT 8 "data";
P_0x55d3d9785570 .param/str "INIT" 0 10 7, "memories/ili9341_init.memh";
P_0x55d3d97855b0 .param/l "L" 0 10 6, +C4<00000000000000000000000001111101>;
P_0x55d3d97855f0 .param/l "W" 0 10 5, +C4<00000000000000000000000000001000>;
v0x55d3d98e7260_0 .net "addr", 6 0, v0x55d3d98ea300_0;  1 drivers
v0x55d3d98e7360_0 .net "clk", 0 0, L_0x55d3d98a5c30;  alias, 1 drivers
v0x55d3d98e7470_0 .var "data", 7 0;
v0x55d3d98e7510 .array "rom", 124 0, 7 0;
S_0x55d3d98e7060 .scope begin, "synthesizable_rom" "synthesizable_rom" 10 19, 10 19 0, S_0x55d3d98e6c40;
 .timescale -9 -10;
S_0x55d3d98e7650 .scope module, "SPI0" "spi_controller" 9 58, 11 3 0, S_0x55d3d98e6320;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "sclk";
    .port_info 3 /OUTPUT 1 "csb";
    .port_info 4 /OUTPUT 1 "mosi";
    .port_info 5 /INPUT 1 "miso";
    .port_info 6 /INPUT 3 "spi_mode";
    .port_info 7 /OUTPUT 1 "i_ready";
    .port_info 8 /INPUT 1 "i_valid";
    .port_info 9 /INPUT 16 "i_data";
    .port_info 10 /INPUT 1 "o_ready";
    .port_info 11 /OUTPUT 1 "o_valid";
    .port_info 12 /OUTPUT 24 "o_data";
    .port_info 13 /OUTPUT 5 "bit_counter";
enum0x55d3d9869dc0 .enum4 (3)
   "S_IDLE" 3'b000,
   "S_TXING" 3'b001,
   "S_TX_DONE" 3'b010,
   "S_RXING" 3'b011,
   "S_RX_DONE" 3'b100,
   "S_ERROR" 3'b101
 ;
v0x55d3d98e8000_0 .var "bit_counter", 4 0;
v0x55d3d98e80c0_0 .net "clk", 0 0, L_0x55d3d98a5c30;  alias, 1 drivers
v0x55d3d98e8180_0 .var "csb", 0 0;
v0x55d3d98e8250_0 .net "i_data", 15 0, v0x55d3d98e9b50_0;  1 drivers
v0x55d3d98e8310_0 .var "i_ready", 0 0;
v0x55d3d98e8420_0 .net "i_valid", 0 0, v0x55d3d98e9ce0_0;  1 drivers
v0x55d3d98e84e0_0 .net "miso", 0 0, v0x55d3d98f3180_0;  alias, 1 drivers
v0x55d3d98e85a0_0 .var "mosi", 0 0;
v0x55d3d98e8660_0 .var "o_data", 23 0;
v0x55d3d98e8740_0 .net "o_ready", 0 0, v0x55d3d98e9f20_0;  1 drivers
v0x55d3d98e8800_0 .var "o_valid", 0 0;
v0x55d3d98e88c0_0 .net "rst", 0 0, v0x55d3d98f14d0_0;  alias, 1 drivers
v0x55d3d98e8960_0 .var "rx_data", 23 0;
v0x55d3d98e8a40_0 .var "sclk", 0 0;
v0x55d3d98e8b00_0 .net "spi_mode", 2 0, v0x55d3d98ea8a0_0;  1 drivers
v0x55d3d98e8be0_0 .var "state", 2 0;
v0x55d3d98e8cc0_0 .var "tx_data", 15 0;
E_0x55d3d98e6f00 .event edge, v0x55d3d98e8000_0, v0x55d3d98e8cc0_0, v0x55d3d98e8be0_0;
E_0x55d3d98e6ec0 .event edge, v0x55d3d98e8be0_0;
S_0x55d3d98e79f0 .scope begin, "csb_logic" "csb_logic" 11 36, 11 36 0, S_0x55d3d98e7650;
 .timescale -9 -10;
S_0x55d3d98e7bf0 .scope begin, "mosi_logic" "mosi_logic" 11 44, 11 44 0, S_0x55d3d98e7650;
 .timescale -9 -10;
S_0x55d3d98e7df0 .scope begin, "spi_controller_fsm" "spi_controller_fsm" 11 61, 11 61 0, S_0x55d3d98e7650;
 .timescale -9 -10;
S_0x55d3d98e8f60 .scope begin, "draw_cursor_logic" "draw_cursor_logic" 9 143, 9 143 0, S_0x55d3d98e6320;
 .timescale -9 -10;
S_0x55d3d98e9140 .scope begin, "main_fsm" "main_fsm" 9 155, 9 155 0, S_0x55d3d98e6320;
 .timescale -9 -10;
S_0x55d3d98eb2a0 .scope module, "PULSE_100Hz" "pulse_generator" 6 154, 12 5 0, S_0x55d3d98e24d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 20 "ticks";
    .port_info 4 /OUTPUT 1 "out";
P_0x55d3d98e7420 .param/l "N" 0 12 7, +C4<00000000000000000000000000010100>;
v0x55d3d98ebbe0_0 .net "clk", 0 0, L_0x55d3d98a5c30;  alias, 1 drivers
v0x55d3d98ebc80_0 .var "counter", 19 0;
v0x55d3d98ebd40_0 .var "counter_comparator", 0 0;
L_0x7f1fe32d71c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d3d98ebe10_0 .net "ena", 0 0, L_0x7f1fe32d71c8;  1 drivers
v0x55d3d98ebed0_0 .var "out", 0 0;
v0x55d3d98ebfe0_0 .net "rst", 0 0, v0x55d3d98f14d0_0;  alias, 1 drivers
v0x55d3d98ec080_0 .net "ticks", 19 0, L_0x55d3d98f3cc0;  1 drivers
E_0x55d3d98eb510 .event edge, v0x55d3d98ebd40_0, v0x55d3d98ebe10_0;
E_0x55d3d98eb570 .event edge, v0x55d3d98ebc80_0, v0x55d3d98ec080_0;
S_0x55d3d98eb5d0 .scope begin, "comparator_logic" "comparator_logic" 12 16, 12 16 0, S_0x55d3d98eb2a0;
 .timescale -9 -10;
S_0x55d3d98eb7d0 .scope begin, "counter_logic" "counter_logic" 12 20, 12 20 0, S_0x55d3d98eb2a0;
 .timescale -9 -10;
S_0x55d3d98eb9d0 .scope begin, "output_logic" "output_logic" 12 33, 12 33 0, S_0x55d3d98eb2a0;
 .timescale -9 -10;
S_0x55d3d98ec200 .scope module, "PULSE_10Hz" "pulse_generator" 6 148, 12 5 0, S_0x55d3d98e24d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 23 "ticks";
    .port_info 4 /OUTPUT 1 "out";
P_0x55d3d98ec390 .param/l "N" 0 12 7, +C4<00000000000000000000000000010111>;
v0x55d3d98ecb50_0 .net "clk", 0 0, L_0x55d3d98a5c30;  alias, 1 drivers
v0x55d3d98ecbf0_0 .var "counter", 22 0;
v0x55d3d98eccb0_0 .var "counter_comparator", 0 0;
L_0x7f1fe32d7138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d3d98ecd80_0 .net "ena", 0 0, L_0x7f1fe32d7138;  1 drivers
v0x55d3d98ece40_0 .var "out", 0 0;
v0x55d3d98ecf50_0 .net "rst", 0 0, v0x55d3d98f14d0_0;  alias, 1 drivers
v0x55d3d98ecff0_0 .net "ticks", 22 0, L_0x55d3d98f3b70;  1 drivers
E_0x55d3d98ec460 .event edge, v0x55d3d98eccb0_0, v0x55d3d98ecd80_0;
E_0x55d3d98ec4e0 .event edge, v0x55d3d98ecbf0_0, v0x55d3d98ecff0_0;
S_0x55d3d98ec540 .scope begin, "comparator_logic" "comparator_logic" 12 16, 12 16 0, S_0x55d3d98ec200;
 .timescale -9 -10;
S_0x55d3d98ec740 .scope begin, "counter_logic" "counter_logic" 12 20, 12 20 0, S_0x55d3d98ec200;
 .timescale -9 -10;
S_0x55d3d98ec940 .scope begin, "output_logic" "output_logic" 12 33, 12 33 0, S_0x55d3d98ec200;
 .timescale -9 -10;
S_0x55d3d98ed170 .scope module, "PULSE_1Hz" "pulse_generator" 6 142, 12 5 0, S_0x55d3d98e24d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 26 "ticks";
    .port_info 4 /OUTPUT 1 "out";
P_0x55d3d98ed3a0 .param/l "N" 0 12 7, +C4<00000000000000000000000000011010>;
v0x55d3d98edbb0_0 .net "clk", 0 0, L_0x55d3d98a5c30;  alias, 1 drivers
v0x55d3d98edc50_0 .var "counter", 25 0;
v0x55d3d98edd10_0 .var "counter_comparator", 0 0;
L_0x7f1fe32d70a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d3d98edde0_0 .net "ena", 0 0, L_0x7f1fe32d70a8;  1 drivers
v0x55d3d98edea0_0 .var "out", 0 0;
v0x55d3d98edfb0_0 .net "rst", 0 0, v0x55d3d98f14d0_0;  alias, 1 drivers
v0x55d3d98ee050_0 .net "ticks", 25 0, L_0x55d3d98f3a00;  1 drivers
E_0x55d3d98ed4c0 .event edge, v0x55d3d98edd10_0, v0x55d3d98edde0_0;
E_0x55d3d98ed540 .event edge, v0x55d3d98edc50_0, v0x55d3d98ee050_0;
S_0x55d3d98ed5a0 .scope begin, "comparator_logic" "comparator_logic" 12 16, 12 16 0, S_0x55d3d98ed170;
 .timescale -9 -10;
S_0x55d3d98ed7a0 .scope begin, "counter_logic" "counter_logic" 12 20, 12 20 0, S_0x55d3d98ed170;
 .timescale -9 -10;
S_0x55d3d98ed9a0 .scope begin, "output_logic" "output_logic" 12 33, 12 33 0, S_0x55d3d98ed170;
 .timescale -9 -10;
S_0x55d3d98ee1d0 .scope module, "PWM_LED0" "pwm" 6 191, 13 5 0, S_0x55d3d98e24d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "step";
    .port_info 4 /INPUT 9 "duty";
    .port_info 5 /OUTPUT 1 "out";
P_0x55d3d98ee3b0 .param/l "N" 0 13 7, +C4<00000000000000000000000000001001>;
v0x55d3d98ee5b0_0 .net "clk", 0 0, L_0x55d3d98a5c30;  alias, 1 drivers
v0x55d3d98ee670_0 .var "counter", 8 0;
v0x55d3d98ee750_0 .net "duty", 8 0, v0x55d3d98f10d0_0;  1 drivers
L_0x7f1fe32d72e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d3d98ee840_0 .net "ena", 0 0, L_0x7f1fe32d72e8;  1 drivers
v0x55d3d98ee900_0 .var "out", 0 0;
v0x55d3d98eea10_0 .net "rst", 0 0, v0x55d3d98f14d0_0;  alias, 1 drivers
L_0x7f1fe32d7330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d3d98eeab0_0 .net "step", 0 0, L_0x7f1fe32d7330;  1 drivers
E_0x55d3d98ee530 .event edge, v0x55d3d98ee840_0, v0x55d3d98ee670_0, v0x55d3d98ee750_0;
S_0x55d3d98eec70 .scope module, "PWM_LED1" "pwm" 6 196, 13 5 0, S_0x55d3d98e24d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "step";
    .port_info 4 /INPUT 9 "duty";
    .port_info 5 /OUTPUT 1 "out";
P_0x55d3d98eee50 .param/l "N" 0 13 7, +C4<00000000000000000000000000001001>;
v0x55d3d98ef010_0 .net "clk", 0 0, L_0x55d3d98a5c30;  alias, 1 drivers
v0x55d3d98ef0d0_0 .var "counter", 8 0;
v0x55d3d98ef1b0_0 .net "duty", 8 0, v0x55d3d98f11a0_0;  1 drivers
L_0x7f1fe32d7378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d3d98ef2a0_0 .net "ena", 0 0, L_0x7f1fe32d7378;  1 drivers
v0x55d3d98ef360_0 .var "out", 0 0;
v0x55d3d98ef470_0 .net "rst", 0 0, v0x55d3d98f14d0_0;  alias, 1 drivers
L_0x7f1fe32d73c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d3d98ef510_0 .net "step", 0 0, L_0x7f1fe32d73c0;  1 drivers
E_0x55d3d98eef90 .event edge, v0x55d3d98ef2a0_0, v0x55d3d98ef0d0_0, v0x55d3d98ef1b0_0;
S_0x55d3d98ef6d0 .scope module, "VRAM" "block_ram" 6 92, 14 3 0, S_0x55d3d98e24d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 17 "rd_addr";
    .port_info 2 /OUTPUT 16 "rd_data";
    .port_info 3 /INPUT 1 "wr_ena";
    .port_info 4 /INPUT 17 "wr_addr";
    .port_info 5 /OUTPUT 16 "wr_data";
P_0x55d3d98ef8b0 .param/str "INIT" 0 14 7, "zeros.memh";
P_0x55d3d98ef8f0 .param/l "L" 0 14 6, +C4<0000000000000000000000000000000000000000000000010010110000000000>;
P_0x55d3d98ef930 .param/l "W" 0 14 5, +C4<00000000000000000000000000010000>;
v0x55d3d98efe90_0 .net "clk", 0 0, L_0x55d3d98a5c30;  alias, 1 drivers
v0x55d3d98eff50 .array "ram", 76799 0, 15 0;
v0x55d3d98f0010_0 .net "rd_addr", 16 0, v0x55d3d98eac50_0;  alias, 1 drivers
v0x55d3d98f0110_0 .var "rd_data", 15 0;
v0x55d3d98f01e0_0 .net "wr_addr", 16 0, v0x55d3d98f21c0_0;  1 drivers
v0x55d3d98f02f0_0 .var "wr_data", 15 0;
v0x55d3d98f03d0_0 .net "wr_ena", 0 0, v0x55d3d98f2530_0;  1 drivers
S_0x55d3d98efc90 .scope begin, "synthesizable_ram" "synthesizable_ram" 14 21, 14 21 0, S_0x55d3d98ef6d0;
 .timescale -9 -10;
S_0x55d3d98f0590 .scope begin, "ramClear" "ramClear" 6 98, 6 98 0, S_0x55d3d98e24d0;
 .timescale -9 -10;
S_0x55d3d98f0770 .scope begin, "vramCleanInputs" "vramCleanInputs" 6 115, 6 115 0, S_0x55d3d98e24d0;
 .timescale -9 -10;
S_0x55d3d982c1d0 .scope module, "triangle_generator" "triangle_generator" 15 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /OUTPUT 8 "out";
P_0x55d3d97f7eb0 .param/l "N" 0 15 5, +C4<00000000000000000000000000001000>;
enum0x55d3d9873360 .enum4 (1)
   "COUNTING_UP" 1'b0,
   "COUNTING_DOWN" 1'b1
 ;
o0x7f1fe33229b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d3d98f34c0_0 .net "clk", 0 0, o0x7f1fe33229b8;  0 drivers
o0x7f1fe33229e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d3d98f35a0_0 .net "ena", 0 0, o0x7f1fe33229e8;  0 drivers
v0x55d3d98f3660_0 .var "out", 7 0;
o0x7f1fe3322a48 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d3d98f3750_0 .net "rst", 0 0, o0x7f1fe3322a48;  0 drivers
v0x55d3d98f3810_0 .var "state", 0 0;
E_0x55d3d98ee450 .event posedge, v0x55d3d98f34c0_0;
    .scope S_0x55d3d98ef6d0;
T_2 ;
    %vpi_call/w 14 17 "$display", "Initializing block rom from file %s.", P_0x55d3d98ef8b0 {0 0 0};
    %vpi_call/w 14 18 "$readmemh", P_0x55d3d98ef8b0, v0x55d3d98eff50 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55d3d98ef6d0;
T_3 ;
    %wait E_0x55d3d98e3c10;
    %fork t_1, S_0x55d3d98efc90;
    %jmp t_0;
    .scope S_0x55d3d98efc90;
t_1 ;
    %load/vec4 v0x55d3d98f0010_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x55d3d98eff50, 4;
    %assign/vec4 v0x55d3d98f0110_0, 0;
    %load/vec4 v0x55d3d98f03d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55d3d98f02f0_0;
    %load/vec4 v0x55d3d98f01e0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d3d98eff50, 0, 4;
T_3.0 ;
    %end;
    .scope S_0x55d3d98ef6d0;
t_0 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d3d98e7650;
T_4 ;
Ewait_0 .event/or E_0x55d3d98e6ec0, E_0x0;
    %wait Ewait_0;
    %fork t_3, S_0x55d3d98e79f0;
    %jmp t_2;
    .scope S_0x55d3d98e79f0;
t_3 ;
    %load/vec4 v0x55d3d98e8be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e8180_0, 0, 1;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e8180_0, 0, 1;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e8180_0, 0, 1;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e8180_0, 0, 1;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e8180_0, 0, 1;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e8180_0, 0, 1;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e8180_0, 0, 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55d3d98e7650;
t_2 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d3d98e7650;
T_5 ;
Ewait_1 .event/or E_0x55d3d98e6f00, E_0x0;
    %wait Ewait_1;
    %fork t_5, S_0x55d3d98e7bf0;
    %jmp t_4;
    .scope S_0x55d3d98e7bf0;
t_5 ;
    %load/vec4 v0x55d3d98e8cc0_0;
    %load/vec4 v0x55d3d98e8000_0;
    %part/u 1;
    %load/vec4 v0x55d3d98e8be0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x55d3d98e85a0_0, 0, 1;
    %end;
    .scope S_0x55d3d98e7650;
t_4 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55d3d98e7650;
T_6 ;
    %wait E_0x55d3d98e3c10;
    %fork t_7, S_0x55d3d98e7df0;
    %jmp t_6;
    .scope S_0x55d3d98e7df0;
t_7 ;
    %load/vec4 v0x55d3d98e88c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d3d98e8be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d3d98e8a40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d3d98e8000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d3d98e8800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98e8310_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55d3d98e8cc0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55d3d98e8960_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55d3d98e8660_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55d3d98e8be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55d3d98e8be0_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98e8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d3d98e8a40_0, 0;
    %load/vec4 v0x55d3d98e8420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x55d3d98e8250_0;
    %assign/vec4 v0x55d3d98e8cc0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55d3d98e8960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d3d98e8310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d3d98e8800_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55d3d98e8be0_0, 0;
    %load/vec4 v0x55d3d98e8b00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x55d3d98e8000_0, 0;
    %jmp T_6.13;
T_6.10 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x55d3d98e8000_0, 0;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x55d3d98e8000_0, 0;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.8 ;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x55d3d98e8a40_0;
    %inv;
    %assign/vec4 v0x55d3d98e8a40_0, 0;
    %load/vec4 v0x55d3d98e8a40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v0x55d3d98e8000_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.16, 4;
    %load/vec4 v0x55d3d98e8000_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55d3d98e8000_0, 0;
    %jmp T_6.17;
T_6.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55d3d98e8be0_0, 0;
T_6.17 ;
T_6.15 ;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x55d3d98e8b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55d3d98e8be0_0, 0;
    %jmp T_6.21;
T_6.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d3d98e8be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98e8310_0, 0;
    %jmp T_6.21;
T_6.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d3d98e8be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98e8310_0, 0;
    %jmp T_6.21;
T_6.21 ;
    %pop/vec4 1;
    %load/vec4 v0x55d3d98e8b00_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d3d98e8000_0, 0;
    %jmp T_6.26;
T_6.22 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x55d3d98e8000_0, 0;
    %jmp T_6.26;
T_6.23 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x55d3d98e8000_0, 0;
    %jmp T_6.26;
T_6.24 ;
    %pushi/vec4 23, 0, 5;
    %assign/vec4 v0x55d3d98e8000_0, 0;
    %jmp T_6.26;
T_6.26 ;
    %pop/vec4 1;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x55d3d98e8a40_0;
    %inv;
    %assign/vec4 v0x55d3d98e8a40_0, 0;
    %load/vec4 v0x55d3d98e8a40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.27, 8;
    %load/vec4 v0x55d3d98e8000_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.29, 4;
    %load/vec4 v0x55d3d98e8000_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55d3d98e8000_0, 0;
    %jmp T_6.30;
T_6.29 ;
    %load/vec4 v0x55d3d98e8960_0;
    %assign/vec4 v0x55d3d98e8660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98e8800_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d3d98e8be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98e8310_0, 0;
T_6.30 ;
    %jmp T_6.28;
T_6.27 ;
    %load/vec4 v0x55d3d98e84e0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55d3d98e8000_0;
    %assign/vec4/off/d v0x55d3d98e8960_0, 4, 5;
T_6.28 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %end;
    .scope S_0x55d3d98e7650;
t_6 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d3d98e6c40;
T_7 ;
    %vpi_call/w 10 15 "$display", "Initializing block rom from file %s.", P_0x55d3d9785570 {0 0 0};
    %vpi_call/w 10 16 "$readmemh", P_0x55d3d9785570, v0x55d3d98e7510 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55d3d98e6c40;
T_8 ;
    %wait E_0x55d3d98e3c10;
    %fork t_9, S_0x55d3d98e7060;
    %jmp t_8;
    .scope S_0x55d3d98e7060;
t_9 ;
    %load/vec4 v0x55d3d98e7260_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55d3d98e7510, 4;
    %assign/vec4 v0x55d3d98e7470_0, 0;
    %end;
    .scope S_0x55d3d98e6c40;
t_8 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d3d98e6320;
T_9 ;
Ewait_2 .event/or E_0x55d3d98e6b80, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55d3d98ea4c0_0;
    %inv;
    %store/vec4 v0x55d3d98e9910_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55d3d98e6320;
T_10 ;
    %wait E_0x0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55d3d98e9db0_0, 0, 4;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55d3d98e6320;
T_11 ;
Ewait_3 .event/or E_0x55d3d98e6b20, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55d3d98eaa40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e9ce0_0, 0, 1;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e9ce0_0, 0, 1;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e9ce0_0, 0, 1;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x55d3d98e94e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e9ce0_0, 0, 1;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e9ce0_0, 0, 1;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e9ce0_0, 0, 1;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55d3d98e6320;
T_12 ;
Ewait_4 .event/or E_0x55d3d98e6a20, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x55d3d98eaa40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d3d98e9770_0, 0, 8;
    %jmp T_12.2;
T_12.0 ;
    %pushi/vec4 44, 0, 8;
    %store/vec4 v0x55d3d98e9770_0, 0, 8;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55d3d98e6320;
T_13 ;
Ewait_5 .event/or E_0x55d3d98e6a80, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x55d3d98eaa40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %load/vec4 v0x55d3d98ea0c0_0;
    %store/vec4 v0x55d3d98e9b50_0, 0, 16;
    %jmp T_13.3;
T_13.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55d3d98ea3f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d3d98e9b50_0, 0, 16;
    %jmp T_13.3;
T_13.1 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55d3d98e9770_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d3d98e9b50_0, 0, 16;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55d3d98e6320;
T_14 ;
Ewait_6 .event/or E_0x55d3d98e6a20, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x55d3d98eaa40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d3d98ea8a0_0, 0, 3;
    %jmp T_14.3;
T_14.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d3d98ea8a0_0, 0, 3;
    %jmp T_14.3;
T_14.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d3d98ea8a0_0, 0, 3;
    %jmp T_14.3;
T_14.3 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55d3d98e6320;
T_15 ;
Ewait_7 .event/or E_0x55d3d98e69c0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x55d3d98ea160_0;
    %pad/u 32;
    %pushi/vec4 239, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55d3d98e9a90_0, 0, 1;
    %load/vec4 v0x55d3d98e9a90_0;
    %load/vec4 v0x55d3d98ea220_0;
    %pad/u 32;
    %pushi/vec4 319, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x55d3d98eb000_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55d3d98e6320;
T_16 ;
Ewait_8 .event/or E_0x55d3d98e3410, E_0x0;
    %wait Ewait_8;
    %fork t_11, S_0x55d3d98e8f60;
    %jmp t_10;
    .scope S_0x55d3d98e8f60;
t_11 ;
    %load/vec4 v0x55d3d98eab80_0;
    %parti/u 1, 50, 32;
    %load/vec4 v0x55d3d98eab80_0;
    %parti/u 7, 40, 32;
    %load/vec4 v0x55d3d98ea160_0;
    %parti/s 7, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d3d98eab80_0;
    %parti/u 7, 28, 32;
    %load/vec4 v0x55d3d98ea220_0;
    %parti/s 7, 2, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x55d3d98ea0c0_0, 0, 16;
T_16.0 ;
    %end;
    .scope S_0x55d3d98e6320;
t_10 %join;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55d3d98e6320;
T_17 ;
    %wait E_0x55d3d98e3c10;
    %fork t_13, S_0x55d3d98e9140;
    %jmp t_12;
    .scope S_0x55d3d98e9140;
t_13 ;
    %load/vec4 v0x55d3d98ea4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d3d98eaa40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d3d98e94e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d3d98e95a0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x55d3d98e9400_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d3d98eaae0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55d3d98ea160_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55d3d98ea220_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55d3d98ea300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98e9850_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55d3d98e99d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55d3d98eaa40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55d3d98eaa40_0, 0;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v0x55d3d98ea220_0, 0;
    %pushi/vec4 511, 0, 9;
    %assign/vec4 v0x55d3d98ea160_0, 0;
    %jmp T_17.11;
T_17.4 ;
    %load/vec4 v0x55d3d98e94e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55d3d98e94e0_0, 0;
    %jmp T_17.21;
T_17.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55d3d98e95a0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55d3d98e94e0_0, 0;
    %load/vec4 v0x55d3d98ea300_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x55d3d98ea300_0, 0;
    %load/vec4 v0x55d3d98ea3f0_0;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %load/vec4 v0x55d3d98ea3f0_0;
    %assign/vec4 v0x55d3d98e9320_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x55d3d98e9400_0, 0;
    %jmp T_17.25;
T_17.22 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d3d98e9320_0, 0;
    %pushi/vec4 1800000, 0, 22;
    %assign/vec4 v0x55d3d98e9400_0, 0;
    %jmp T_17.25;
T_17.23 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d3d98e9320_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x55d3d98e9400_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55d3d98e94e0_0, 0;
    %jmp T_17.25;
T_17.25 ;
    %pop/vec4 1;
    %jmp T_17.21;
T_17.13 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55d3d98e95a0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55d3d98e94e0_0, 0;
    %jmp T_17.21;
T_17.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d3d98e9850_0, 0;
    %load/vec4 v0x55d3d98ea3f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.26, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55d3d98e94e0_0, 0;
    %jmp T_17.27;
T_17.26 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55d3d98e94e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55d3d98e95a0_0, 0;
T_17.27 ;
    %jmp T_17.21;
T_17.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98e9850_0, 0;
    %load/vec4 v0x55d3d98ea300_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x55d3d98ea300_0, 0;
    %load/vec4 v0x55d3d98e9320_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.28, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55d3d98e95a0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55d3d98e94e0_0, 0;
    %load/vec4 v0x55d3d98e9320_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55d3d98e9320_0, 0;
    %jmp T_17.29;
T_17.28 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d3d98e95a0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55d3d98e94e0_0, 0;
T_17.29 ;
    %jmp T_17.21;
T_17.16 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55d3d98e95a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55d3d98e94e0_0, 0;
    %jmp T_17.21;
T_17.17 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55d3d98eaa40_0, 0;
    %jmp T_17.21;
T_17.18 ;
    %load/vec4 v0x55d3d98e9400_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.30, 5;
    %load/vec4 v0x55d3d98e9400_0;
    %subi 1, 0, 22;
    %assign/vec4 v0x55d3d98e9400_0, 0;
    %jmp T_17.31;
T_17.30 ;
    %load/vec4 v0x55d3d98e9c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.32, 8;
    %load/vec4 v0x55d3d98e95a0_0;
    %assign/vec4 v0x55d3d98e94e0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x55d3d98e9400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98e9850_0, 0;
T_17.32 ;
T_17.31 ;
    %jmp T_17.21;
T_17.19 ;
    %load/vec4 v0x55d3d98e95a0_0;
    %assign/vec4 v0x55d3d98e94e0_0, 0;
    %jmp T_17.21;
T_17.21 ;
    %pop/vec4 1;
    %jmp T_17.11;
T_17.5 ;
    %load/vec4 v0x55d3d98e9c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.34, 8;
    %load/vec4 v0x55d3d98eaae0_0;
    %assign/vec4 v0x55d3d98eaa40_0, 0;
T_17.34 ;
    %jmp T_17.11;
T_17.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d3d98e9850_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55d3d98eaa40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55d3d98eaae0_0, 0;
    %jmp T_17.11;
T_17.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98e9850_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55d3d98eaae0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55d3d98eaa40_0, 0;
    %jmp T_17.11;
T_17.8 ;
    %load/vec4 v0x55d3d98e9c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.36, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55d3d98eaa40_0, 0;
T_17.36 ;
    %jmp T_17.11;
T_17.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55d3d98eaa40_0, 0;
    %load/vec4 v0x55d3d98ea160_0;
    %pad/u 32;
    %cmpi/u 239, 0, 32;
    %jmp/0xz  T_17.38, 5;
    %load/vec4 v0x55d3d98ea160_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55d3d98ea160_0, 0;
    %jmp T_17.39;
T_17.38 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55d3d98ea160_0, 0;
    %load/vec4 v0x55d3d98ea220_0;
    %pad/u 32;
    %cmpi/u 319, 0, 32;
    %jmp/0xz  T_17.40, 5;
    %load/vec4 v0x55d3d98ea220_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55d3d98ea220_0, 0;
    %jmp T_17.41;
T_17.40 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55d3d98ea220_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55d3d98eaa40_0, 0;
T_17.41 ;
T_17.39 ;
    %jmp T_17.11;
T_17.11 ;
    %pop/vec4 1;
T_17.2 ;
T_17.1 ;
    %end;
    .scope S_0x55d3d98e6320;
t_12 %join;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55d3d98ed170;
T_18 ;
Ewait_9 .event/or E_0x55d3d98ed540, E_0x0;
    %wait Ewait_9;
    %fork t_15, S_0x55d3d98ed5a0;
    %jmp t_14;
    .scope S_0x55d3d98ed5a0;
t_15 ;
    %load/vec4 v0x55d3d98ee050_0;
    %load/vec4 v0x55d3d98edc50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x55d3d98edd10_0, 0, 1;
    %end;
    .scope S_0x55d3d98ed170;
t_14 %join;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55d3d98ed170;
T_19 ;
    %wait E_0x55d3d98e3c10;
    %fork t_17, S_0x55d3d98ed7a0;
    %jmp t_16;
    .scope S_0x55d3d98ed7a0;
t_17 ;
    %load/vec4 v0x55d3d98edfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x55d3d98edc50_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55d3d98edde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55d3d98edd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v0x55d3d98edc50_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x55d3d98edc50_0;
    %addi 1, 0, 26;
    %assign/vec4 v0x55d3d98edc50_0, 0;
T_19.5 ;
T_19.2 ;
T_19.1 ;
    %end;
    .scope S_0x55d3d98ed170;
t_16 %join;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55d3d98ed170;
T_20 ;
Ewait_10 .event/or E_0x55d3d98ed4c0, E_0x0;
    %wait Ewait_10;
    %fork t_19, S_0x55d3d98ed9a0;
    %jmp t_18;
    .scope S_0x55d3d98ed9a0;
t_19 ;
    %load/vec4 v0x55d3d98edd10_0;
    %load/vec4 v0x55d3d98edde0_0;
    %and;
    %store/vec4 v0x55d3d98edea0_0, 0, 1;
    %end;
    .scope S_0x55d3d98ed170;
t_18 %join;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55d3d98ec200;
T_21 ;
Ewait_11 .event/or E_0x55d3d98ec4e0, E_0x0;
    %wait Ewait_11;
    %fork t_21, S_0x55d3d98ec540;
    %jmp t_20;
    .scope S_0x55d3d98ec540;
t_21 ;
    %load/vec4 v0x55d3d98ecff0_0;
    %load/vec4 v0x55d3d98ecbf0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x55d3d98eccb0_0, 0, 1;
    %end;
    .scope S_0x55d3d98ec200;
t_20 %join;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55d3d98ec200;
T_22 ;
    %wait E_0x55d3d98e3c10;
    %fork t_23, S_0x55d3d98ec740;
    %jmp t_22;
    .scope S_0x55d3d98ec740;
t_23 ;
    %load/vec4 v0x55d3d98ecf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x55d3d98ecbf0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55d3d98ecd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x55d3d98eccb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x55d3d98ecbf0_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x55d3d98ecbf0_0;
    %addi 1, 0, 23;
    %assign/vec4 v0x55d3d98ecbf0_0, 0;
T_22.5 ;
T_22.2 ;
T_22.1 ;
    %end;
    .scope S_0x55d3d98ec200;
t_22 %join;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55d3d98ec200;
T_23 ;
Ewait_12 .event/or E_0x55d3d98ec460, E_0x0;
    %wait Ewait_12;
    %fork t_25, S_0x55d3d98ec940;
    %jmp t_24;
    .scope S_0x55d3d98ec940;
t_25 ;
    %load/vec4 v0x55d3d98eccb0_0;
    %load/vec4 v0x55d3d98ecd80_0;
    %and;
    %store/vec4 v0x55d3d98ece40_0, 0, 1;
    %end;
    .scope S_0x55d3d98ec200;
t_24 %join;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55d3d98eb2a0;
T_24 ;
Ewait_13 .event/or E_0x55d3d98eb570, E_0x0;
    %wait Ewait_13;
    %fork t_27, S_0x55d3d98eb5d0;
    %jmp t_26;
    .scope S_0x55d3d98eb5d0;
t_27 ;
    %load/vec4 v0x55d3d98ec080_0;
    %load/vec4 v0x55d3d98ebc80_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x55d3d98ebd40_0, 0, 1;
    %end;
    .scope S_0x55d3d98eb2a0;
t_26 %join;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55d3d98eb2a0;
T_25 ;
    %wait E_0x55d3d98e3c10;
    %fork t_29, S_0x55d3d98eb7d0;
    %jmp t_28;
    .scope S_0x55d3d98eb7d0;
t_29 ;
    %load/vec4 v0x55d3d98ebfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55d3d98ebc80_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55d3d98ebe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x55d3d98ebd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55d3d98ebc80_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x55d3d98ebc80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x55d3d98ebc80_0, 0;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %end;
    .scope S_0x55d3d98eb2a0;
t_28 %join;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55d3d98eb2a0;
T_26 ;
Ewait_14 .event/or E_0x55d3d98eb510, E_0x0;
    %wait Ewait_14;
    %fork t_31, S_0x55d3d98eb9d0;
    %jmp t_30;
    .scope S_0x55d3d98eb9d0;
t_31 ;
    %load/vec4 v0x55d3d98ebd40_0;
    %load/vec4 v0x55d3d98ebe10_0;
    %and;
    %store/vec4 v0x55d3d98ebed0_0, 0, 1;
    %end;
    .scope S_0x55d3d98eb2a0;
t_30 %join;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55d3d98e3600;
T_27 ;
    %wait E_0x55d3d98e3c10;
    %fork t_33, S_0x55d3d98e3c70;
    %jmp t_32;
    .scope S_0x55d3d98e3c70;
t_33 ;
    %load/vec4 v0x55d3d98e4b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 299, 0, 10;
    %assign/vec4 v0x55d3d98e4200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98e4c30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d3d98e4050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d3d98e4910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d3d98e4ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98e46b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d3d98e4ee0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55d3d98e4ee0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x55d3d98e4770_0;
    %load/vec4 v0x55d3d98e46b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d3d98e46b0_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x55d3d98e4330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d3d98e4ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55d3d98e4ee0_0, 0;
    %load/vec4 v0x55d3d98e44f0_0;
    %load/vec4 v0x55d3d98e4830_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d3d98e3f70_0, 0;
    %load/vec4 v0x55d3d98e45d0_0;
    %assign/vec4 v0x55d3d98e4410_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55d3d98e4050_0, 0;
    %pushi/vec4 299, 0, 10;
    %assign/vec4 v0x55d3d98e4200_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98e4c30_0, 0;
    %load/vec4 v0x55d3d98e4330_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.6, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d3d98e46b0_0, 0;
    %load/vec4 v0x55d3d98e4330_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55d3d98e4330_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98e46b0_0, 0;
T_27.7 ;
T_27.5 ;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x55d3d98e4200_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.8, 4;
    %pushi/vec4 299, 0, 10;
    %assign/vec4 v0x55d3d98e4200_0, 0;
    %load/vec4 v0x55d3d98e4c30_0;
    %inv;
    %assign/vec4 v0x55d3d98e4c30_0, 0;
    %load/vec4 v0x55d3d98e4ee0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_27.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_27.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_27.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_27.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_27.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_27.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_27.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_27.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_27.18, 6;
    %jmp T_27.19;
T_27.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55d3d98e4ee0_0, 0;
    %jmp T_27.19;
T_27.11 ;
    %load/vec4 v0x55d3d98e4c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.20, 8;
    %load/vec4 v0x55d3d98e4050_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.22, 5;
    %load/vec4 v0x55d3d98e4050_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55d3d98e4050_0, 0;
T_27.22 ;
    %load/vec4 v0x55d3d98e4050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.24, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55d3d98e4ee0_0, 0;
T_27.24 ;
T_27.20 ;
    %jmp T_27.19;
T_27.12 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55d3d98e4050_0, 0;
    %load/vec4 v0x55d3d98e3f70_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_27.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_27.27, 6;
    %jmp T_27.28;
T_27.26 ;
    %load/vec4 v0x55d3d98e4c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.29, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55d3d98e4ee0_0, 0;
T_27.29 ;
    %jmp T_27.28;
T_27.27 ;
    %load/vec4 v0x55d3d98e4c30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.31, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55d3d98e4ee0_0, 0;
T_27.31 ;
    %jmp T_27.28;
T_27.28 ;
    %pop/vec4 1;
    %jmp T_27.19;
T_27.13 ;
    %load/vec4 v0x55d3d98e4c30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.33, 8;
    %load/vec4 v0x55d3d98e4cd0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e4410_0, 4, 5;
    %load/vec4 v0x55d3d98e4410_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e4410_0, 4, 5;
    %load/vec4 v0x55d3d98e4050_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.35, 5;
    %load/vec4 v0x55d3d98e4050_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55d3d98e4050_0, 0;
    %jmp T_27.36;
T_27.35 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55d3d98e4ee0_0, 0;
T_27.36 ;
T_27.33 ;
    %jmp T_27.19;
T_27.14 ;
    %load/vec4 v0x55d3d98e4c30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.37, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55d3d98e4ee0_0, 0;
    %load/vec4 v0x55d3d98e4410_0;
    %assign/vec4 v0x55d3d98e4910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98e4ab0_0, 0;
T_27.37 ;
    %jmp T_27.19;
T_27.15 ;
    %load/vec4 v0x55d3d98e4c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.39, 8;
    %load/vec4 v0x55d3d98e4050_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55d3d98e4050_0, 0;
    %load/vec4 v0x55d3d98e4050_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.41, 5;
    %load/vec4 v0x55d3d98e4410_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e4410_0, 4, 5;
T_27.41 ;
    %jmp T_27.40;
T_27.39 ;
    %load/vec4 v0x55d3d98e4050_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.43, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55d3d98e4ee0_0, 0;
T_27.43 ;
T_27.40 ;
    %jmp T_27.19;
T_27.16 ;
    %load/vec4 v0x55d3d98e4c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.45, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55d3d98e4ee0_0, 0;
    %load/vec4 v0x55d3d98e4cd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.47, 8;
T_27.47 ;
T_27.45 ;
    %jmp T_27.19;
T_27.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d3d98e4ee0_0, 0;
    %jmp T_27.19;
T_27.18 ;
    %jmp T_27.19;
T_27.19 ;
    %pop/vec4 1;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0x55d3d98e4200_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x55d3d98e4200_0, 0;
T_27.9 ;
T_27.3 ;
T_27.1 ;
    %end;
    .scope S_0x55d3d98e3600;
t_32 %join;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55d3d98e3600;
T_28 ;
Ewait_15 .event/or E_0x55d3d98e3bb0, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x55d3d98e4ee0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e4da0_0, 0, 1;
    %jmp T_28.5;
T_28.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e4da0_0, 0, 1;
    %jmp T_28.5;
T_28.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e4da0_0, 0, 1;
    %jmp T_28.5;
T_28.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e4da0_0, 0, 1;
    %jmp T_28.5;
T_28.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e4da0_0, 0, 1;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55d3d98e3600;
T_29 ;
Ewait_16 .event/or E_0x55d3d98e3b20, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0x55d3d98e4ee0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e4e40_0, 0, 1;
    %jmp T_29.5;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e4e40_0, 0, 1;
    %jmp T_29.5;
T_29.1 ;
    %load/vec4 v0x55d3d98e3f70_0;
    %load/vec4 v0x55d3d98e4050_0;
    %parti/s 3, 0, 2;
    %part/u 1;
    %store/vec4 v0x55d3d98e4e40_0, 0, 1;
    %jmp T_29.5;
T_29.2 ;
    %load/vec4 v0x55d3d98e4410_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x55d3d98e4e40_0, 0, 1;
    %jmp T_29.5;
T_29.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e4e40_0, 0, 1;
    %jmp T_29.5;
T_29.5 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55d3d98e2ea0;
T_30 ;
    %wait E_0x55d3d98e3c10;
    %load/vec4 v0x55d3d98e5ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55d3d98e5d40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d3d98e5de0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d3d98e5240_0, 0;
    %pushi/vec4 0, 0, 51;
    %assign/vec4 v0x55d3d98e5f60_0, 0;
    %pushi/vec4 0, 0, 51;
    %assign/vec4 v0x55d3d98e6120_0, 0;
    %pushi/vec4 0, 0, 51;
    %assign/vec4 v0x55d3d98e5e80_0, 0;
    %pushi/vec4 0, 0, 51;
    %assign/vec4 v0x55d3d98e6040_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55d3d98e5d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %jmp T_30.12;
T_30.2 ;
    %load/vec4 v0x55d3d98e5630_0;
    %load/vec4 v0x55d3d98e5420_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.13, 8;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x55d3d98e5140_0, 0;
T_30.13 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x55d3d98e5d40_0, 0;
    %jmp T_30.12;
T_30.3 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x55d3d98e5d40_0, 0;
    %jmp T_30.12;
T_30.4 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x55d3d98e5d40_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x55d3d98e5de0_0, 0;
    %jmp T_30.12;
T_30.5 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x55d3d98e5d40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d3d98e5de0_0, 0;
    %jmp T_30.12;
T_30.6 ;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x55d3d98e5d40_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x55d3d98e5de0_0, 0;
    %jmp T_30.12;
T_30.7 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x55d3d98e5d40_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x55d3d98e5de0_0, 0;
    %jmp T_30.12;
T_30.8 ;
    %load/vec4 v0x55d3d98e5a10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.15, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d3d98e5d40_0, 0;
    %jmp T_30.16;
T_30.15 ;
    %vpi_func 7 105 "$ivl_enum_method$next" 8, enum0x55d3d985a560, v0x55d3d98e5140_0 {0 0 0};
    %assign/vec4 v0x55d3d98e5140_0, 0;
    %load/vec4 v0x55d3d98e5140_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_30.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_30.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_30.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_30.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_30.21, 6;
    %jmp T_30.22;
T_30.17 ;
    %load/vec4 v0x55d3d98e5870_0;
    %parti/s 2, 2, 3;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0 T_30.23, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_30.24, 8;
T_30.23 ; End of true expr.
    %load/vec4 v0x55d3d98e5870_0;
    %parti/s 2, 0, 2;
    %jmp/0 T_30.24, 8;
 ; End of false expr.
    %blend;
T_30.24;
    %assign/vec4 v0x55d3d98e57d0_0, 0;
    %load/vec4 v0x55d3d98e5870_0;
    %parti/s 4, 0, 2;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_30.25, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 50, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e5f60_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 50, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e6120_0, 4, 5;
    %jmp T_30.26;
T_30.25 ;
    %load/vec4 v0x55d3d98e5870_0;
    %parti/s 4, 0, 2;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_30.27, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 50, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e5f60_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 50, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e6120_0, 4, 5;
    %jmp T_30.28;
T_30.27 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 50, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e5e80_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 50, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e6040_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 50, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e5f60_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 50, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e6120_0, 4, 5;
T_30.28 ;
T_30.26 ;
    %jmp T_30.22;
T_30.18 ;
    %load/vec4 v0x55d3d98e5870_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 46, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e5f60_0, 4, 5;
    %load/vec4 v0x55d3d98e5870_0;
    %parti/s 2, 6, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e5f60_0, 4, 5;
    %jmp T_30.22;
T_30.19 ;
    %load/vec4 v0x55d3d98e5870_0;
    %ix/load 4, 38, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e5f60_0, 4, 5;
    %jmp T_30.22;
T_30.20 ;
    %load/vec4 v0x55d3d98e5870_0;
    %parti/s 4, 0, 2;
    %ix/load 4, 34, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e5f60_0, 4, 5;
    %load/vec4 v0x55d3d98e5870_0;
    %parti/s 4, 4, 4;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e5f60_0, 4, 5;
    %jmp T_30.22;
T_30.21 ;
    %load/vec4 v0x55d3d98e5870_0;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e5f60_0, 4, 5;
    %jmp T_30.22;
T_30.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55d3d98e5140_0;
    %cmpi/e 6, 0, 8;
    %jmp/0xz  T_30.29, 4;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x55d3d98e5d40_0, 0;
    %jmp T_30.30;
T_30.29 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x55d3d98e5d40_0, 0;
T_30.30 ;
T_30.16 ;
    %jmp T_30.12;
T_30.9 ;
    %load/vec4 v0x55d3d98e57d0_0;
    %cmpi/u 1, 0, 2;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_30.31, 5;
    %load/vec4 v0x55d3d98e5f60_0;
    %parti/u 1, 50, 32;
    %ix/load 4, 50, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e5e80_0, 4, 5;
    %pushi/vec4 240, 0, 32;
    %load/vec4 v0x55d3d98e5f60_0;
    %parti/u 12, 38, 32;
    %pad/u 32;
    %sub;
    %pad/u 12;
    %ix/load 4, 38, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e5e80_0, 4, 5;
    %pushi/vec4 320, 0, 32;
    %load/vec4 v0x55d3d98e5f60_0;
    %parti/u 12, 26, 32;
    %pad/u 32;
    %sub;
    %pad/u 12;
    %ix/load 4, 26, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e5e80_0, 4, 5;
    %load/vec4 v0x55d3d98e5f60_0;
    %parti/u 2, 8, 32;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e5e80_0, 4, 5;
    %load/vec4 v0x55d3d98e5f60_0;
    %parti/u 4, 10, 32;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98e5e80_0, 4, 5;
T_30.31 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d3d98e5d40_0, 0;
    %jmp T_30.12;
T_30.10 ;
    %load/vec4 v0x55d3d98e5630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.33, 8;
    %load/vec4 v0x55d3d98e5de0_0;
    %assign/vec4 v0x55d3d98e5d40_0, 0;
T_30.33 ;
    %jmp T_30.12;
T_30.11 ;
    %load/vec4 v0x55d3d98e5630_0;
    %load/vec4 v0x55d3d98e5a10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.35, 8;
    %load/vec4 v0x55d3d98e5de0_0;
    %assign/vec4 v0x55d3d98e5d40_0, 0;
T_30.35 ;
    %jmp T_30.12;
T_30.12 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55d3d98e2ea0;
T_31 ;
Ewait_17 .event/or E_0x55d3d98e3580, E_0x0;
    %wait Ewait_17;
    %load/vec4 v0x55d3d98e5d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e5700_0, 0, 1;
    %jmp T_31.10;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e5700_0, 0, 1;
    %jmp T_31.10;
T_31.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e5700_0, 0, 1;
    %jmp T_31.10;
T_31.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e5700_0, 0, 1;
    %jmp T_31.10;
T_31.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e5700_0, 0, 1;
    %jmp T_31.10;
T_31.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e5700_0, 0, 1;
    %jmp T_31.10;
T_31.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e5700_0, 0, 1;
    %jmp T_31.10;
T_31.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e5700_0, 0, 1;
    %jmp T_31.10;
T_31.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e5700_0, 0, 1;
    %jmp T_31.10;
T_31.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e5700_0, 0, 1;
    %jmp T_31.10;
T_31.10 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x55d3d98e2ea0;
T_32 ;
Ewait_18 .event/or E_0x55d3d98e3580, E_0x0;
    %wait Ewait_18;
    %load/vec4 v0x55d3d98e5d40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e54c0_0, 0, 1;
    %jmp T_32.2;
T_32.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e54c0_0, 0, 1;
    %jmp T_32.2;
T_32.2 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55d3d98e2ea0;
T_33 ;
Ewait_19 .event/or E_0x55d3d98e3500, E_0x0;
    %wait Ewait_19;
    %load/vec4 v0x55d3d98e5d40_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d3d98e5560_0, 0, 8;
    %jmp T_33.4;
T_33.0 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x55d3d98e5560_0, 0, 8;
    %jmp T_33.4;
T_33.1 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x55d3d98e5560_0, 0, 8;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0x55d3d98e5140_0;
    %store/vec4 v0x55d3d98e5560_0, 0, 8;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x55d3d98ee1d0;
T_34 ;
Ewait_20 .event/or E_0x55d3d98ee530, E_0x0;
    %wait Ewait_20;
    %load/vec4 v0x55d3d98ee840_0;
    %load/vec4 v0x55d3d98ee670_0;
    %load/vec4 v0x55d3d98ee750_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55d3d98ee670_0;
    %and/r;
    %or;
    %and;
    %store/vec4 v0x55d3d98ee900_0, 0, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x55d3d98ee1d0;
T_35 ;
    %wait E_0x55d3d98e3c10;
    %load/vec4 v0x55d3d98eea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55d3d98ee670_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55d3d98eeab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x55d3d98ee670_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55d3d98ee670_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55d3d98eec70;
T_36 ;
Ewait_21 .event/or E_0x55d3d98eef90, E_0x0;
    %wait Ewait_21;
    %load/vec4 v0x55d3d98ef2a0_0;
    %load/vec4 v0x55d3d98ef0d0_0;
    %load/vec4 v0x55d3d98ef1b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55d3d98ef0d0_0;
    %and/r;
    %or;
    %and;
    %store/vec4 v0x55d3d98ef360_0, 0, 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55d3d98eec70;
T_37 ;
    %wait E_0x55d3d98e3c10;
    %load/vec4 v0x55d3d98ef470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55d3d98ef0d0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x55d3d98ef510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x55d3d98ef0d0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55d3d98ef0d0_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55d3d98e24d0;
T_38 ;
Ewait_22 .event/or E_0x55d3d98e2e10, E_0x0;
    %wait Ewait_22;
    %load/vec4 v0x55d3d98f0c00_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55d3d98f14d0_0, 0, 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x55d3d98e24d0;
T_39 ;
Ewait_23 .event/or E_0x55d3d98e2db0, E_0x0;
    %wait Ewait_23;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55d3d98f19d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d3d98f0d30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d3d98f1310_0, 0, 8;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x55d3d98e24d0;
T_40 ;
    %wait E_0x55d3d98e3c10;
    %fork t_35, S_0x55d3d98f0590;
    %jmp t_34;
    .scope S_0x55d3d98f0590;
t_35 ;
    %load/vec4 v0x55d3d98f14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d3d98f20e0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55d3d98f1de0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x55d3d98f1de0_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_40.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98f20e0_0, 0;
T_40.2 ;
T_40.1 ;
    %load/vec4 v0x55d3d98f20e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.4, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55d3d98f1de0_0;
    %pushi/vec4 1, 0, 17;
    %add;
    %store/vec4 v0x55d3d98f1de0_0, 0, 17;
T_40.4 ;
    %end;
    .scope S_0x55d3d98e24d0;
t_34 %join;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55d3d98e24d0;
T_41 ;
Ewait_24 .event/or E_0x55d3d98cf6a0, E_0x0;
    %wait Ewait_24;
    %fork t_37, S_0x55d3d98f0770;
    %jmp t_36;
    .scope S_0x55d3d98f0770;
t_37 ;
    %load/vec4 v0x55d3d98f20e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98f2530_0, 0, 1;
    %load/vec4 v0x55d3d98f1de0_0;
    %store/vec4 v0x55d3d98f21c0_0, 0, 17;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98f2530_0, 0, 1;
T_41.1 ;
    %end;
    .scope S_0x55d3d98e24d0;
t_36 %join;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x55d3d98e24d0;
T_42 ;
    %wait E_0x55d3d98e3c10;
    %load/vec4 v0x55d3d98f14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55d3d98f10d0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55d3d98f11a0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x55d3d98f1a70_0;
    %parti/u 1, 50, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x55d3d98f1a70_0;
    %parti/u 12, 38, 32;
    %pad/u 9;
    %assign/vec4 v0x55d3d98f10d0_0, 0;
    %load/vec4 v0x55d3d98f1a70_0;
    %parti/u 12, 26, 32;
    %pad/u 9;
    %assign/vec4 v0x55d3d98f11a0_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55d3d98f10d0_0, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0x55d3d98f10d0_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55d3d98e24d0;
T_43 ;
Ewait_25 .event/or E_0x55d3d98cf660, E_0x0;
    %wait Ewait_25;
    %load/vec4 v0x55d3d98f1a70_0;
    %parti/u 1, 50, 32;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d3d98f13f0_0, 4, 1;
    %load/vec4 v0x55d3d98f1a70_0;
    %parti/u 1, 50, 32;
    %inv;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d3d98f13f0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d3d98f13f0_0, 4, 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x55d3d98e1830;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d3d98e1ed0_0, 0, 32;
    %end;
    .thread T_44, $init;
    .scope S_0x55d3d98e1830;
T_45 ;
    %wait E_0x55d3d98cf620;
    %load/vec4 v0x55d3d98e1fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55d3d98e2370_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55d3d989ac70_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55d3d98bae80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98c4c30_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x55d3d98e2070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x55d3d98e2370_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %jmp T_45.11;
T_45.4 ;
    %load/vec4 v0x55d3d989ac70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.12, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55d3d98e2370_0, 0;
    %load/vec4 v0x55d3d98e2130_0;
    %assign/vec4 v0x55d3d98c4c30_0, 0;
    %jmp T_45.13;
T_45.12 ;
    %load/vec4 v0x55d3d989ac70_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55d3d989ac70_0, 0;
    %load/vec4 v0x55d3d98e2130_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98bae80_0, 4, 5;
    %load/vec4 v0x55d3d98bae80_0;
    %parti/s 6, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98bae80_0, 4, 5;
T_45.13 ;
    %jmp T_45.11;
T_45.5 ;
    %load/vec4 v0x55d3d98bae80_0;
    %cmpi/e 56, 0, 7;
    %jmp/0xz  T_45.14, 4;
    %vpi_call/w 5 54 "$display", "ft6206 model: acknowledging matching address. mode is %b", v0x55d3d98c4c30_0 {0 0 0};
    %load/vec4 v0x55d3d98c4c30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_45.16, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55d3d98e2370_0, 0;
    %jmp T_45.17;
T_45.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55d3d98e2370_0, 0;
    %fork TD_test_main.FT6206_MODEL.update_o_data, S_0x55d3d98e1b00;
    %join;
T_45.17 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55d3d989ac70_0, 0;
    %jmp T_45.15;
T_45.14 ;
    %vpi_call/w 5 63 "$display", "ft6206 model: saw incorrect address 0x%h, should be 0x%h. quitting", v0x55d3d98bae80_0, 7'b0111000 {0 0 0};
    %vpi_call/w 5 64 "$finish" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55d3d98e2370_0, 0;
T_45.15 ;
    %jmp T_45.11;
T_45.6 ;
    %load/vec4 v0x55d3d98e2130_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98bc090_0, 4, 5;
    %load/vec4 v0x55d3d98bc090_0;
    %parti/s 7, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55d3d98bc090_0, 4, 5;
    %load/vec4 v0x55d3d989ac70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.18, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55d3d98e2370_0, 0;
    %jmp T_45.19;
T_45.18 ;
    %load/vec4 v0x55d3d989ac70_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55d3d989ac70_0, 0;
T_45.19 ;
    %jmp T_45.11;
T_45.7 ;
    %vpi_call/w 5 79 "$display", "ft6206 model: received write of 0x%h", v0x55d3d98bc090_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55d3d98e2370_0, 0;
    %jmp T_45.11;
T_45.8 ;
    %load/vec4 v0x55d3d989ac70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.20, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55d3d98e2370_0, 0;
    %jmp T_45.21;
T_45.20 ;
    %load/vec4 v0x55d3d989ac70_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x55d3d989ac70_0, 0;
T_45.21 ;
    %jmp T_45.11;
T_45.9 ;
    %vpi_call/w 5 91 "$display", "ft6206 model: sent 0x%h as read data", v0x55d3d98abeb0_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55d3d98e2370_0, 0;
    %jmp T_45.11;
T_45.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55d3d98e2370_0, 0;
    %jmp T_45.11;
T_45.11 ;
    %pop/vec4 1;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x55d3d98e2370_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55d3d98e2370_0;
    %cmpi/e 8, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_45.22, 4;
    %load/vec4 v0x55d3d98e2130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.24, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55d3d98e2370_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55d3d989ac70_0, 0;
T_45.24 ;
T_45.22 ;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55d3d98e1830;
T_46 ;
Ewait_26 .event/or E_0x55d3d97a7c10, E_0x0;
    %wait Ewait_26;
    %load/vec4 v0x55d3d98e2370_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e21f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e22b0_0, 0, 1;
    %jmp T_46.4;
T_46.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e21f0_0, 0, 1;
    %load/vec4 v0x55d3d98abeb0_0;
    %load/vec4 v0x55d3d989ac70_0;
    %part/u 1;
    %store/vec4 v0x55d3d98e22b0_0, 0, 1;
    %jmp T_46.4;
T_46.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e21f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e22b0_0, 0, 1;
    %jmp T_46.4;
T_46.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d3d98e21f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98e22b0_0, 0, 1;
    %jmp T_46.4;
T_46.4 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x55d3d982bff0;
T_47 ;
    %pushi/vec4 12000000, 0, 64;
    %store/vec4 v0x55d3d98f2a80_0, 0, 64;
    %end;
    .thread T_47, $init;
    .scope S_0x55d3d982bff0;
T_48 ;
    %delay 41000, 0;
    %load/vec4 v0x55d3d98f2980_0;
    %inv;
    %store/vec4 v0x55d3d98f2980_0, 0, 1;
    %jmp T_48;
    .thread T_48;
    .scope S_0x55d3d982bff0;
T_49 ;
    %vpi_call/w 4 42 "$dumpfile", "main.fst" {0 0 0};
    %vpi_call/w 4 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d3d98e24d0 {0 0 0};
    %vpi_call/w 4 44 "$display", "Running test main..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d3d98f2980_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55d3d98f28b0_0, 0, 2;
    %pushi/vec4 2, 0, 32;
T_49.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_49.1, 5;
    %jmp/1 T_49.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55d3d97fbb90;
    %jmp T_49.0;
T_49.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d3d98f28b0_0, 0, 2;
    %vpi_call/w 4 52 "$display", "Running for %d clock cycles. ", v0x55d3d98f2a80_0 {0 0 0};
    %load/vec4 v0x55d3d98f2a80_0;
T_49.2 %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_49.3, 4;
    %pushi/vec4 1, 0, 64;
    %sub;
    %wait E_0x55d3d97fcd60;
    %jmp T_49.2;
T_49.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 54 "$finish" {0 0 0};
    %end;
    .thread T_49;
    .scope S_0x55d3d982c1d0;
T_50 ;
    %wait E_0x55d3d98ee450;
    %load/vec4 v0x55d3d98f3750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d3d98f3660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d3d98f3810_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x55d3d98f35a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x55d3d98f3810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %jmp T_50.6;
T_50.4 ;
    %load/vec4 v0x55d3d98f3660_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55d3d98f3660_0, 0;
    %load/vec4 v0x55d3d98f3660_0;
    %parti/s 7, 1, 2;
    %and/r;
    %load/vec4 v0x55d3d98f3660_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d3d98f3810_0, 0;
T_50.7 ;
    %jmp T_50.6;
T_50.5 ;
    %load/vec4 v0x55d3d98f3660_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x55d3d98f3660_0, 0;
    %load/vec4 v0x55d3d98f3660_0;
    %parti/s 7, 1, 2;
    %inv;
    %load/vec4 v0x55d3d98f3660_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d3d98f3810_0, 0;
T_50.9 ;
    %jmp T_50.6;
T_50.6 ;
    %pop/vec4 1;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "./ft6206_defines.sv";
    "tests/test_main.sv";
    "tests/ft6206_model.sv";
    "main.sv";
    "ft6206_controller.sv";
    "i2c_controller.sv";
    "ili9341_display_controller.sv";
    "block_rom.sv";
    "spi_controller.sv";
    "pulse_generator.sv";
    "pwm.sv";
    "block_ram.sv";
    "triangle_generator.sv";
