<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>1 | Genetic Logic Lab</title><link>/publication-type/1/</link><atom:link href="/publication-type/1/index.xml" rel="self" type="application/rss+xml"/><description>1</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Sun, 27 Sep 2020 19:55:14 +0000</lastBuildDate><image><url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url><title>1</title><link>/publication-type/1/</link></image><item><title>Genetic Circuit Hazard Analysis Using STAMINA</title><link>/publication/genetic-circuit-hazard-bucherl-2020/</link><pubDate>Sun, 27 Sep 2020 19:55:14 +0000</pubDate><guid>/publication/genetic-circuit-hazard-bucherl-2020/</guid><description/></item><item><title>The Case for Analog Circuit Verification</title><link>/publication/case-analog-circuit-myers-/</link><pubDate>Sun, 27 Sep 2020 19:54:54 +0000</pubDate><guid>/publication/case-analog-circuit-myers-/</guid><description/></item><item><title>Analyzing Genetic Circuits for Hazards and Glitches</title><link>/publication/analyzing-genetic-circuits-fontanarrosa-2019/</link><pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/analyzing-genetic-circuits-fontanarrosa-2019/</guid><description/></item><item><title>Stochastic Analysis of an Genetic Sensor</title><link>/publication/stochastic-analysis-genetic-mante-2019/</link><pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/stochastic-analysis-genetic-mante-2019/</guid><description/></item><item><title>An Improved Model Generation Method Using Cello's Optimized Parameters</title><link>/publication/improved-model-generation-fontanarrosa-2018/</link><pubDate>Mon, 01 Oct 2018 00:00:00 +0000</pubDate><guid>/publication/improved-model-generation-fontanarrosa-2018/</guid><description/></item><item><title>A Brief History of COMBINE</title><link>/publication/brief-history-combine-myers-2017/</link><pubDate>Fri, 01 Dec 2017 00:00:00 +0000</pubDate><guid>/publication/brief-history-combine-myers-2017/</guid><description/></item><item><title>Model Discovery for Analog/Mixed-Signal Circuits</title><link>/publication/model-discovery-analog-dubikhin-2017/</link><pubDate>Sat, 01 Jul 2017 00:00:00 +0000</pubDate><guid>/publication/model-discovery-analog-dubikhin-2017/</guid><description/></item><item><title>Invited: Advances in Formal Methods for the Design of Analog/Mixed-Signal Systems</title><link>/publication/invited-advances-formal-dubikhin-2017/</link><pubDate>Thu, 01 Jun 2017 00:00:00 +0000</pubDate><guid>/publication/invited-advances-formal-dubikhin-2017/</guid><description/></item><item><title>Reachability Analysis Using Extremal Rates</title><link>/publication/reachability-analysis-using-fisher-2015/</link><pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate><guid>/publication/reachability-analysis-using-fisher-2015/</guid><description/></item><item><title>LEMA: A Tool for the Formal Verification of Digitally-Intensive Analog/Mixed-Signal Circuits</title><link>/publication/lema-tool-formal-fisher-2014/</link><pubDate>Fri, 01 Aug 2014 00:00:00 +0000</pubDate><guid>/publication/lema-tool-formal-fisher-2014/</guid><description/></item><item><title>QDI Logic for Signaling Data Validity in Bundled-Data Design: A Kogge-Stone Case Study</title><link>/publication/qdi-logic-signaling-butzke-2014/</link><pubDate>Thu, 01 May 2014 00:00:00 +0000</pubDate><guid>/publication/qdi-logic-signaling-butzke-2014/</guid><description/></item><item><title>Hierarchical Stochastic Simulation of Genetic Circuits</title><link>/publication/hierarchical-stochastic-simulation-watanabe-2014-b/</link><pubDate>Tue, 01 Apr 2014 00:00:00 +0000</pubDate><guid>/publication/hierarchical-stochastic-simulation-watanabe-2014-b/</guid><description/></item><item><title>Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-on-Chip</title><link>/publication/formal-analysis-fault-tolerant-zhang-2014/</link><pubDate>Wed, 01 Jan 2014 00:00:00 +0000</pubDate><guid>/publication/formal-analysis-fault-tolerant-zhang-2014/</guid><description/></item><item><title>A New Assertion Property Language for Analog/Mixed-Signal Circuits</title><link>/publication/new-assertion-property-kulkarni-2013/</link><pubDate>Sun, 01 Sep 2013 00:00:00 +0000</pubDate><guid>/publication/new-assertion-property-kulkarni-2013/</guid><description/></item><item><title>Verification of Digitally-Intensive Analog Circuits via Kernel Ridge Regression and Hybrid Reachability Analysis</title><link>/publication/verification-digitallyintensive-analog-lin-2013/</link><pubDate>Wed, 01 May 2013 00:00:00 +0000</pubDate><guid>/publication/verification-digitallyintensive-analog-lin-2013/</guid><description/></item><item><title>Modeling and Design Automation of Biological Circuits and Systems</title><link>/publication/modeling-design-automation-miskov-zivanov-2012/</link><pubDate>Thu, 01 Nov 2012 00:00:00 +0000</pubDate><guid>/publication/modeling-design-automation-miskov-zivanov-2012/</guid><description/></item><item><title>Using Decision Diagrams to Compactly Represent the State Space for Explicit Model Checking</title><link>/publication/using-decision-diagrams-zheng-2012/</link><pubDate>Thu, 01 Nov 2012 00:00:00 +0000</pubDate><guid>/publication/using-decision-diagrams-zheng-2012/</guid><description/></item><item><title>An Improvement in Partial Order Reduction Using Behavioral Analysis</title><link>/publication/improvement-partial-order-zhang-2012/</link><pubDate>Wed, 01 Aug 2012 00:00:00 +0000</pubDate><guid>/publication/improvement-partial-order-zhang-2012/</guid><description/></item><item><title>Utilizing Stochastic Model Checking to Analyze Genetic Circuits</title><link>/publication/utilizing-stochastic-model-madsen-2012/</link><pubDate>Tue, 01 May 2012 00:00:00 +0000</pubDate><guid>/publication/utilizing-stochastic-model-madsen-2012/</guid><description/></item><item><title>A Compositional Minimization Approach for Large Asynchronous Design Verification</title><link>/publication/compositional-minimization-approach-zheng-2012/</link><pubDate>Sun, 01 Jan 2012 00:00:00 +0000</pubDate><guid>/publication/compositional-minimization-approach-zheng-2012/</guid><description/></item><item><title>A Fault-Tolerant Routing Algorithm for a Network-on-Chip Using a Link Fault Model</title><link>/publication/fault-tolerant-routing-algorithm-wu-2011/</link><pubDate>Tue, 01 Nov 2011 00:00:00 +0000</pubDate><guid>/publication/fault-tolerant-routing-algorithm-wu-2011/</guid><description/></item><item><title>Erlang-Delayed Stochastic Chemical Kinetic Formalism for Efficient Analysis of Biological Systems with Non-Elementary Reaction Effects</title><link>/publication/erlangdelayed-stochastic-chemical-kuwahara-2011/</link><pubDate>Mon, 01 Aug 2011 00:00:00 +0000</pubDate><guid>/publication/erlangdelayed-stochastic-chemical-kuwahara-2011/</guid><description/></item><item><title>State Space Reductions for Scalable Verification of Asynchronous Designs</title><link>/publication/state-space-reductions-yao-2010/</link><pubDate>Tue, 01 Jun 2010 00:00:00 +0000</pubDate><guid>/publication/state-space-reductions-yao-2010/</guid><description/></item><item><title>iSSA: An Incremental Stochastic Simulation Algorithm for Genetic Circuits</title><link>/publication/issa-incremental-stochastic-winstead-2010/</link><pubDate>Sat, 01 May 2010 00:00:00 +0000</pubDate><guid>/publication/issa-incremental-stochastic-winstead-2010/</guid><description/></item><item><title>Automatic Abstraction for Verification of Cyber-Physical Systems</title><link>/publication/automatic-abstraction-verification-thacker-2010/</link><pubDate>Thu, 01 Apr 2010 00:00:00 +0000</pubDate><guid>/publication/automatic-abstraction-verification-thacker-2010/</guid><description/></item><item><title>Genetic Design Automation</title><link>/publication/genetic-design-automation-myers-2009/</link><pubDate>Sun, 01 Nov 2009 00:00:00 +0000</pubDate><guid>/publication/genetic-design-automation-myers-2009/</guid><description/></item><item><title>A New Verification Method for Embedded Systems</title><link>/publication/new-verification-method-thacker-2009-a/</link><pubDate>Thu, 01 Oct 2009 00:00:00 +0000</pubDate><guid>/publication/new-verification-method-thacker-2009-a/</guid><description/></item><item><title>A Behavioral Synthesis Method for Asynchronous Circuits with Bundled-Data Implementation (Tool Paper)</title><link>/publication/behavioral-synthesis-method-naohirohamada-2008/</link><pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate><guid>/publication/behavioral-synthesis-method-naohirohamada-2008/</guid><description/></item><item><title>Synthesis of Genetic Circuits from Graphical Specifications</title><link>/publication/synthesis-genetic-circuits-nguyen-2008/</link><pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate><guid>/publication/synthesis-genetic-circuits-nguyen-2008/</guid><description/></item><item><title>Abstract Modeling and Simulation Aided Verification of Analog/Mixed-Signal Circuits</title><link>/publication/abstract-modeling-simulation-little-2008/</link><pubDate>Tue, 01 Jan 2008 00:00:00 +0000</pubDate><guid>/publication/abstract-modeling-simulation-little-2008/</guid><description/></item><item><title>Application of Automated Model Generation Techniques to Analog/Mixed-Signal Circuits</title><link>/publication/application-automated-model-little-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/application-automated-model-little-2007/</guid><description/></item><item><title>Hazard Checking of Timed Asynchronous Circuits Revisited</title><link>/publication/hazard-checking-timed-beal-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/hazard-checking-timed-beal-2007/</guid><description/></item><item><title>The Design of a Genetic Muller C-Element</title><link>/publication/design-genetic-muller-nguyen-2007-a/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>/publication/design-genetic-muller-nguyen-2007-a/</guid><description/></item><item><title>The Design of a Genetic Muller C-Element</title><link>/publication/design-genetic-muller-nguyen-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>/publication/design-genetic-muller-nguyen-2007/</guid><description/></item><item><title>Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces</title><link>/publication/analog-mixed-signal-circuit-little-2007-a/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/analog-mixed-signal-circuit-little-2007-a/</guid><description/></item><item><title>Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces</title><link>/publication/analog-mixed-signal-circuit-little-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/analog-mixed-signal-circuit-little-2007/</guid><description/></item><item><title>Bounded Model Checking of Analog and Mixed-Signal Circuits Using an SMT Solver</title><link>/publication/bounded-model-checking-walter-2007-a/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/bounded-model-checking-walter-2007-a/</guid><description/></item><item><title>Bounded Model Checking of Analog and Mixed-Signal Circuits Using an SMT Solver</title><link>/publication/bounded-model-checking-walter-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/bounded-model-checking-walter-2007/</guid><description/></item><item><title>Production-Passage-Time Approximation: A New Approximation Method to Accelerate the Simulation Process of Enzymatic Reactions</title><link>/publication/production-passage-time-approximation-new-kuwahara-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/production-passage-time-approximation-new-kuwahara-2007/</guid><description/></item><item><title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title><link>/publication/symbolic-model-checking-walter-2007-a/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/symbolic-model-checking-walter-2007-a/</guid><description/></item><item><title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title><link>/publication/symbolic-model-checking-walter-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/symbolic-model-checking-walter-2007/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/verification-analog-mixed-signal-little-2006/</link><pubDate>Wed, 01 Nov 2006 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-little-2006/</guid><description/></item><item><title>ILP-Based Scheduling for Asynchronous Circuits in Bundled-Data Implementation</title><link>/publication/il-pbased-scheduling-asynchronous-saito-2006/</link><pubDate>Fri, 01 Sep 2006 00:00:00 +0000</pubDate><guid>/publication/il-pbased-scheduling-asynchronous-saito-2006/</guid><description/></item><item><title>Abstracted Stochastic Analysis of Type 1 Pili Expression in E. Coli</title><link>/publication/abstracted-stochastic-analysis-kuwahara-2006/</link><pubDate>Sun, 01 Jan 2006 00:00:00 +0000</pubDate><guid>/publication/abstracted-stochastic-analysis-kuwahara-2006/</guid><description/></item><item><title>Learning Genetic Regulatory Network Connectivity from Time Series Data</title><link>/publication/learning-genetic-regulatory-barker-2006/</link><pubDate>Sun, 01 Jan 2006 00:00:00 +0000</pubDate><guid>/publication/learning-genetic-regulatory-barker-2006/</guid><description/></item><item><title>A Scheduling Method for Asynchronous Bundled-Data Implementations Based on The Completion of Data Operations</title><link>/publication/scheduling-method-asynchronous-saito-2005/</link><pubDate>Fri, 01 Jul 2005 00:00:00 +0000</pubDate><guid>/publication/scheduling-method-asynchronous-saito-2005/</guid><description/></item><item><title>A Scheduling Method for Asynchronous Bundled-Data Implementations</title><link>/publication/scheduling-method-asynchronous-saito-2005-a/</link><pubDate>Wed, 01 Jun 2005 00:00:00 +0000</pubDate><guid>/publication/scheduling-method-asynchronous-saito-2005-a/</guid><description/></item><item><title>High Level Synthesis of Timed Asynchronous Circuits</title><link>/publication/high-level-synthesis-yoneda-2005-a/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/high-level-synthesis-yoneda-2005-a/</guid><description/></item><item><title>High Level Synthesis of Timed Asynchronous Circuits</title><link>/publication/high-level-synthesis-yoneda-2005/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/high-level-synthesis-yoneda-2005/</guid><description/></item><item><title>Asynchronous Abstraction Methodology for Genetic Regulatory Networks</title><link>/publication/asynchronous-abstraction-methodology-kuwahara-2005/</link><pubDate>Sat, 01 Jan 2005 00:00:00 +0000</pubDate><guid>/publication/asynchronous-abstraction-methodology-kuwahara-2005/</guid><description/></item><item><title>Synthesis of Speed Independent Circuits Based on Decomposition</title><link>/publication/synthesis-speed-independent-yoneda-2004/</link><pubDate>Thu, 01 Apr 2004 00:00:00 +0000</pubDate><guid>/publication/synthesis-speed-independent-yoneda-2004/</guid><description/></item><item><title>Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits</title><link>/publication/partial-order-reduction-pradubsuwun-2004/</link><pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate><guid>/publication/partial-order-reduction-pradubsuwun-2004/</guid><description/></item><item><title>Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets</title><link>/publication/verification-analog-mixed-signal-little-2004-a/</link><pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-little-2004-a/</guid><description/></item><item><title>Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets</title><link>/publication/verification-analog-mixed-signal-little-2004/</link><pubDate>Thu, 01 Jan 2004 00:00:00 +0000</pubDate><guid>/publication/verification-analog-mixed-signal-little-2004/</guid><description/></item><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>/publication/efficient-verification-hazardfreedom-nelson-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>/publication/efficient-verification-hazardfreedom-nelson-2003/</guid><description/></item><item><title>Verification of Timed Circuits with Failure Directed Abstractions</title><link>/publication/verification-timed-circuits-zheng-2003/</link><pubDate>Wed, 01 Oct 2003 00:00:00 +0000</pubDate><guid>/publication/verification-timed-circuits-zheng-2003/</guid><description/></item><item><title>Verifying Synchronization Strategies</title><link>/publication/verifying-synchronization-strategies-myers-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/verifying-synchronization-strategies-myers-2003/</guid><description/></item><item><title>Level Oriented Formal Model for Asynchronous Circuit Verification and Its Efficient Analysis Method</title><link>/publication/level-oriented-formal-kitai-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/level-oriented-formal-kitai-2002/</guid><description/></item><item><title>Analog Decoding of Product Codes</title><link>/publication/analog-decoding-product-winstead-2002/</link><pubDate>Sat, 01 Jun 2002 00:00:00 +0000</pubDate><guid>/publication/analog-decoding-product-winstead-2002/</guid><description/></item><item><title>Cell Library for Automatic Synthesis of Analog Error Control Decoders</title><link>/publication/cell-library-automatic-jiedai-2002/</link><pubDate>Wed, 01 May 2002 00:00:00 +0000</pubDate><guid>/publication/cell-library-automatic-jiedai-2002/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits Using Partial Orders on LPNs</title><link>/publication/modular-synthesis-timed-mercer-2002/</link><pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate><guid>/publication/modular-synthesis-timed-mercer-2002/</guid><description/></item><item><title>Synchronous Interlocked Pipelines</title><link>/publication/synchronous-interlocked-pipelines-jacobson-2002/</link><pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate><guid>/publication/synchronous-interlocked-pipelines-jacobson-2002/</guid><description/></item><item><title>Automatic Derivation of Timing Constraints by Failure Analysis</title><link>/publication/automatic-derivation-timing-yoneda-2002/</link><pubDate>Tue, 01 Jan 2002 00:00:00 +0000</pubDate><guid>/publication/automatic-derivation-timing-yoneda-2002/</guid><description/></item><item><title>Framework of Timed Trace Theoretic Verification Revisited</title><link>/publication/framework-timed-trace-zhou-2001/</link><pubDate>Thu, 01 Nov 2001 00:00:00 +0000</pubDate><guid>/publication/framework-timed-trace-zhou-2001/</guid><description/></item><item><title>Improved POSET Timing Analysis in Timed Petri Nets</title><link>/publication/improved-poset-timing-mercer-2001-a/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/improved-poset-timing-mercer-2001-a/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits Using Partial Orders on LPNs</title><link>/publication/modular-synthesis-timed-mercer-2001/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/modular-synthesis-timed-mercer-2001/</guid><description/></item><item><title>Analog Decoding of Product Codes</title><link>/publication/analog-decoding-product-winstead-2001/</link><pubDate>Sat, 01 Sep 2001 00:00:00 +0000</pubDate><guid>/publication/analog-decoding-product-winstead-2001/</guid><description/></item><item><title>Analog MAP Decoder for (8, 4) Hamming Code in Subthreshold CMOS</title><link>/publication/analog-map-decoder-winstead-2001-a/</link><pubDate>Fri, 01 Jun 2001 00:00:00 +0000</pubDate><guid>/publication/analog-map-decoder-winstead-2001-a/</guid><description/></item><item><title>A Standard-Cell Self-Timed Multiplier for Energy and Area Critical Synchronous Systems</title><link>/publication/standardcell-selftimed-multiplier-killpack-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/standardcell-selftimed-multiplier-killpack-2001/</guid><description/></item><item><title>Analog MAP Decoder for (8, 4) Hamming Code in Subthreshold CMOS</title><link>/publication/analog-map-decoder-winstead-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/analog-map-decoder-winstead-2001/</guid><description/></item><item><title>Efficient Exact Two-Level Hazard-Free Logic Minimization</title><link>/publication/efficient-exact-twolevel-myers-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/efficient-exact-twolevel-myers-2001/</guid><description/></item><item><title>Automatic Abstraction for Verification of Timed Circuits and Systems?</title><link>/publication/automatic-abstraction-verification-zheng-2001-a/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/automatic-abstraction-verification-zheng-2001-a/</guid><description/></item><item><title>Automatic Abstraction for Verification of Timed Circuits and Systems?</title><link>/publication/automatic-abstraction-verification-zheng-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/automatic-abstraction-verification-zheng-2001/</guid><description/></item><item><title>Improved POSET Timing Analysis in Timed Petri Nets</title><link>/publication/improved-poset-timing-mercer-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/improved-poset-timing-mercer-2001/</guid><description/></item><item><title>Timed Circuits: A New Paradigm for High-Speed Design</title><link>/publication/timed-circuits-new-myers-2001-a/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/timed-circuits-new-myers-2001-a/</guid><description/></item><item><title>Timed Circuits: A New Paradigm for High-Speed Design</title><link>/publication/timed-circuits-new-myers-2001/</link><pubDate>Mon, 01 Jan 2001 00:00:00 +0000</pubDate><guid>/publication/timed-circuits-new-myers-2001/</guid><description/></item><item><title>Automatic Abstraction for Synthesis and Verification of Deterministic Timed Systems</title><link>/publication/automatic-abstraction-synthesis-zheng-2000/</link><pubDate>Fri, 01 Dec 2000 00:00:00 +0000</pubDate><guid>/publication/automatic-abstraction-synthesis-zheng-2000/</guid><description/></item><item><title>Achieving Fast and Exact Hazard-Free Logic Minimization of Extended Burst-Mode gC Finite State Machines</title><link>/publication/achieving-fast-exact-jacobson-2000-a/</link><pubDate>Wed, 01 Nov 2000 00:00:00 +0000</pubDate><guid>/publication/achieving-fast-exact-jacobson-2000-a/</guid><description/></item><item><title>Achieving Fast and Exact Hazard-Free Logic Minimization of Extended Burst-Mode gC Finite State Machines</title><link>/publication/achieving-fast-exact-jacobson-2000/</link><pubDate>Wed, 01 Nov 2000 00:00:00 +0000</pubDate><guid>/publication/achieving-fast-exact-jacobson-2000/</guid><description/></item><item><title>Interfacing Synchronous and Asynchronous Modules within a High-Speed Pipeline</title><link>/publication/interfacing-synchronous-asynchronous-sjogren-2000-a/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/interfacing-synchronous-asynchronous-sjogren-2000-a/</guid><description/></item><item><title>Stochastic Cycle Period Analysis in Timed Circuits</title><link>/publication/stochastic-cycle-period-mercer-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>/publication/stochastic-cycle-period-mercer-2000/</guid><description/></item><item><title>Direct Synthesis of Timed Asynchronous Circuits</title><link>/publication/direct-synthesis-timed-sungtaejung-1999/</link><pubDate>Mon, 01 Nov 1999 00:00:00 +0000</pubDate><guid>/publication/direct-synthesis-timed-sungtaejung-1999/</guid><description/></item><item><title>Architectural Synthesis of Timed Asynchronous Systems</title><link>/publication/architectural-synthesis-timed-bachman-1999-a/</link><pubDate>Fri, 01 Oct 1999 00:00:00 +0000</pubDate><guid>/publication/architectural-synthesis-timed-bachman-1999-a/</guid><description/></item><item><title>Architectural Synthesis of Timed Asynchronous Systems</title><link>/publication/architectural-synthesis-timed-bachman-1999/</link><pubDate>Fri, 01 Oct 1999 00:00:00 +0000</pubDate><guid>/publication/architectural-synthesis-timed-bachman-1999/</guid><description/></item><item><title>Direct Synthesis of Timed Asynchronous Circuits</title><link>/publication/direct-synthesis-timed-sungtaejung-1999-a/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/direct-synthesis-timed-sungtaejung-1999-a/</guid><description/></item><item><title>Stochastic Cycle Period Analysis in Timed Circuits</title><link>/publication/stochastic-cycle-period-mercer-1999-a/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/stochastic-cycle-period-mercer-1999-a/</guid><description/></item><item><title>RAPPID: An Asynchronous Instruction Length Decoder</title><link>/publication/rappid-asynchronous-instruction-rotem-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/rappid-asynchronous-instruction-rotem-1999/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999-a/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999-a/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999/</guid><description/></item><item><title>Verification of Delayed-Reset Domino Circuits Using ATACS</title><link>/publication/verification-delayedreset-domino-belluomini-1999-b/</link><pubDate>Mon, 01 Mar 1999 00:00:00 +0000</pubDate><guid>/publication/verification-delayedreset-domino-belluomini-1999-b/</guid><description/></item><item><title>Timed Circuit Synthesis Using Implicit Methods</title><link>/publication/timed-circuit-synthesis-thacker-1999/</link><pubDate>Fri, 01 Jan 1999 00:00:00 +0000</pubDate><guid>/publication/timed-circuit-synthesis-thacker-1999/</guid><description/></item><item><title>Average-Case Optimized Technology Mapping of One-Hot Domino Circuits</title><link>/publication/averagecase-optimized-technology-wei-chunchou-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/averagecase-optimized-technology-wei-chunchou-1998/</guid><description/></item><item><title>Verification of Timed Systems Using POSETs</title><link>/publication/verification-timed-systems-belluomini-1998/</link><pubDate>Thu, 01 Jan 1998 00:00:00 +0000</pubDate><guid>/publication/verification-timed-systems-belluomini-1998/</guid><description/></item><item><title>Timed Event/Level Structures</title><link>/publication/timed-event-level-belluomini-1997/</link><pubDate>Mon, 01 Dec 1997 00:00:00 +0000</pubDate><guid>/publication/timed-event-level-belluomini-1997/</guid><description/></item><item><title>Synthesis of Timed Circuits Using BDDs</title><link>/publication/synthesis-timed-circuits-thacker-1997/</link><pubDate>Thu, 01 May 1997 00:00:00 +0000</pubDate><guid>/publication/synthesis-timed-circuits-thacker-1997/</guid><description/></item><item><title>An Asynchronous Implementation of the Maxlist Algorithm</title><link>/publication/asynchronous-implementation-maxlist-myers-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>/publication/asynchronous-implementation-maxlist-myers-1997/</guid><description/></item><item><title>Efficient Timing Analysis Algorithms for Timed State Space Exploration</title><link>/publication/efficient-timing-analysis-belluomini-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>/publication/efficient-timing-analysis-belluomini-1997/</guid><description/></item><item><title>Technology Mapping of Timed Circuits</title><link>/publication/technology-mapping-timed-myers-1995/</link><pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate><guid>/publication/technology-mapping-timed-myers-1995/</guid><description/></item><item><title>Automatic Synthesis of Gate-Level Timed Circuits with Choice</title><link>/publication/automatic-synthesis-gatelevel-myers-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>/publication/automatic-synthesis-gatelevel-myers-1995/</guid><description/></item><item><title>Automatic Verification of Timed Circuits</title><link>/publication/automatic-verification-timed-rokicki-1994/</link><pubDate>Sat, 01 Jan 1994 00:00:00 +0000</pubDate><guid>/publication/automatic-verification-timed-rokicki-1994/</guid><description/></item><item><title>Synthesis of Timed Asynchronous Circuits</title><link>/publication/synthesis-timed-asynchronous-myers-1992/</link><pubDate>Thu, 01 Oct 1992 00:00:00 +0000</pubDate><guid>/publication/synthesis-timed-asynchronous-myers-1992/</guid><description/></item></channel></rss>