{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1519462813245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1519462813245 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SSI_Reader_Test EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"SSI_Reader_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1519462813254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519462813354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519462813354 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1519462813561 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1519462813571 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1519462813928 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1519462813928 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1519462813928 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1519462813928 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1519462813931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1519462813931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1519462813931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1519462813931 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1519462813931 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1519462813935 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1519462814757 ""}
{ "Info" "ISTA_SDC_FOUND" "SSI_Reader_Test.SDC " "Reading SDC File: 'SSI_Reader_Test.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1519462814757 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1519462814759 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SSI_Reader:Read_SSI\|curr_state\[0\] " "Node: SSI_Reader:Read_SSI\|curr_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch SSI_Reader:Read_SSI\|read_data\[3\] SSI_Reader:Read_SSI\|curr_state\[0\] " "Latch SSI_Reader:Read_SSI\|read_data\[3\] is being clocked by SSI_Reader:Read_SSI\|curr_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519462814761 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1519462814761 "|SSI_Reader_Test|SSI_Reader:Read_SSI|curr_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SSI_Reader:Read_SSI\|SSI_CLK " "Node: SSI_Reader:Read_SSI\|SSI_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SSI_Reader:Read_SSI\|curr_state\[3\] SSI_Reader:Read_SSI\|SSI_CLK " "Register SSI_Reader:Read_SSI\|curr_state\[3\] is being clocked by SSI_Reader:Read_SSI\|SSI_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519462814761 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1519462814761 "|SSI_Reader_Test|SSI_Reader:Read_SSI|SSI_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[0\] " "Node: uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uart:on_chip_uart\|uart_transmitter:uatransmit\|bit_out uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[0\] " "Register uart:on_chip_uart\|uart_transmitter:uatransmit\|bit_out is being clocked by uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1519462814761 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1519462814761 "|SSI_Reader_Test|uart:on_chip_uart|uart_transmitter:uatransmit|clock_counter[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1519462814763 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1519462814763 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1519462814764 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1519462814764 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1519462814764 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1519462814764 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1519462814785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SSI_Reader:Read_SSI\|SSI_CLK " "Destination node SSI_Reader:Read_SSI\|SSI_CLK" {  } { { "../Library/SSI_Reader.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/SSI_Reader.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519462814785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[0\] " "Destination node uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[0\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519462814785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[1\] " "Destination node uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[1\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519462814785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[2\] " "Destination node uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[2\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519462814785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[3\] " "Destination node uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[3\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519462814785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[4\] " "Destination node uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[4\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519462814785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[5\] " "Destination node uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[5\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519462814785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[6\] " "Destination node uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[6\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519462814785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[7\] " "Destination node uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[7\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519462814785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[8\] " "Destination node uart:on_chip_uart\|uart_transmitter:uatransmit\|clock_counter\[8\]" {  } { { "../Library/uart_transmitter.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/Library/uart_transmitter.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1519462814785 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1519462814785 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1519462814785 ""}  } { { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1519462814785 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1519462815053 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519462815054 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519462815054 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519462815056 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519462815057 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1519462815058 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1519462815059 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1519462815059 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1519462815073 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1519462815074 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1519462815074 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519462815183 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1519462815187 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1519462816362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519462816430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1519462816453 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1519462816740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519462816740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1519462817084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1519462818160 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1519462818160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1519462818347 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1519462818347 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1519462818347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519462818351 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1519462818486 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519462818497 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519462818720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519462818720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519462819148 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519462819680 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "96 Cyclone IV E " "96 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIOH0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0_IN[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0_IN\[0\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIOH0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0_IN[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0_IN\[1\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIOH1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1_IN[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1_IN\[0\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIOH1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1_IN[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1_IN\[1\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[2\] 3.3-V LVTTL A2 " "Pin GPIOH0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[2\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[4\] 3.3-V LVTTL B3 " "Pin GPIOH0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[4\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[6\] 3.3-V LVTTL A4 " "Pin GPIOH0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[6\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[8\] 3.3-V LVTTL A5 " "Pin GPIOH0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[8\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[10\] 3.3-V LVTTL B6 " "Pin GPIOH0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[10\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[12\] 3.3-V LVTTL B7 " "Pin GPIOH0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[12\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[13\] 3.3-V LVTTL D6 " "Pin GPIOH0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[13\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[14\] 3.3-V LVTTL A7 " "Pin GPIOH0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[14\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[15\] 3.3-V LVTTL C6 " "Pin GPIOH0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[15\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[16\] 3.3-V LVTTL C8 " "Pin GPIOH0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[16\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[17\] 3.3-V LVTTL E6 " "Pin GPIOH0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[17\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[18\] 3.3-V LVTTL E7 " "Pin GPIOH0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[18\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[19\] 3.3-V LVTTL D8 " "Pin GPIOH0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[19\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[20\] 3.3-V LVTTL E8 " "Pin GPIOH0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[20\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[21\] 3.3-V LVTTL F8 " "Pin GPIOH0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[21\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[22\] 3.3-V LVTTL F9 " "Pin GPIOH0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[22\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[23\] 3.3-V LVTTL E9 " "Pin GPIOH0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[23\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[24\] 3.3-V LVTTL C9 " "Pin GPIOH0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[24\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[25\] 3.3-V LVTTL D9 " "Pin GPIOH0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[25\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[26\] 3.3-V LVTTL E11 " "Pin GPIOH0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[26\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[27\] 3.3-V LVTTL E10 " "Pin GPIOH0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[27\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[28\] 3.3-V LVTTL C11 " "Pin GPIOH0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[28\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[29\] 3.3-V LVTTL B11 " "Pin GPIOH0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[29\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[30\] 3.3-V LVTTL A12 " "Pin GPIOH0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[30\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[31\] 3.3-V LVTTL D11 " "Pin GPIOH0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[31\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[32\] 3.3-V LVTTL D12 " "Pin GPIOH0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[32] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[32\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[33\] 3.3-V LVTTL B12 " "Pin GPIOH0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[33] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[33\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[0\] 3.3-V LVTTL F13 " "Pin GPIOH1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[0\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[1\] 3.3-V LVTTL T15 " "Pin GPIOH1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[1\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[2\] 3.3-V LVTTL T14 " "Pin GPIOH1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[2\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[3\] 3.3-V LVTTL T13 " "Pin GPIOH1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[3\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[4\] 3.3-V LVTTL R13 " "Pin GPIOH1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[4\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[5\] 3.3-V LVTTL T12 " "Pin GPIOH1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[5\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[6\] 3.3-V LVTTL R12 " "Pin GPIOH1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[6\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[7\] 3.3-V LVTTL T11 " "Pin GPIOH1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[7\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[8\] 3.3-V LVTTL T10 " "Pin GPIOH1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[8\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[9\] 3.3-V LVTTL R11 " "Pin GPIOH1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[9\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[10\] 3.3-V LVTTL P11 " "Pin GPIOH1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[10\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[11\] 3.3-V LVTTL R10 " "Pin GPIOH1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[11\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[12\] 3.3-V LVTTL N12 " "Pin GPIOH1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[12\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[13\] 3.3-V LVTTL P9 " "Pin GPIOH1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[13\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[14\] 3.3-V LVTTL N9 " "Pin GPIOH1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[14\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[15\] 3.3-V LVTTL N11 " "Pin GPIOH1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[15\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[16\] 3.3-V LVTTL L16 " "Pin GPIOH1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[16\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[17\] 3.3-V LVTTL K16 " "Pin GPIOH1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[17\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[18\] 3.3-V LVTTL R16 " "Pin GPIOH1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[18\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[19\] 3.3-V LVTTL L15 " "Pin GPIOH1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[19\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[20\] 3.3-V LVTTL P15 " "Pin GPIOH1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[20\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[21\] 3.3-V LVTTL P16 " "Pin GPIOH1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[21\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[22\] 3.3-V LVTTL R14 " "Pin GPIOH1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[22\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[23\] 3.3-V LVTTL N16 " "Pin GPIOH1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[23\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[24\] 3.3-V LVTTL N15 " "Pin GPIOH1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[24\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[25\] 3.3-V LVTTL P14 " "Pin GPIOH1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[25\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[26\] 3.3-V LVTTL L14 " "Pin GPIOH1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[26\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[27\] 3.3-V LVTTL N14 " "Pin GPIOH1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[27\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[28\] 3.3-V LVTTL M10 " "Pin GPIOH1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[28\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[29\] 3.3-V LVTTL L13 " "Pin GPIOH1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[29\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[30\] 3.3-V LVTTL J16 " "Pin GPIOH1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[30\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[31\] 3.3-V LVTTL K15 " "Pin GPIOH1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[31\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[32\] 3.3-V LVTTL J13 " "Pin GPIOH1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[32] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[32\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH1\[33\] 3.3-V LVTTL J14 " "Pin GPIOH1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[33] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[33\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[0\] 3.3-V LVTTL D3 " "Pin GPIOH0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[0\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[1\] 3.3-V LVTTL C3 " "Pin GPIOH0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[1\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[3\] 3.3-V LVTTL A3 " "Pin GPIOH0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[3\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[5\] 3.3-V LVTTL B4 " "Pin GPIOH0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[5\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[7\] 3.3-V LVTTL B5 " "Pin GPIOH0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[7\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[9\] 3.3-V LVTTL D5 " "Pin GPIOH0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[9\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOH0\[11\] 3.3-V LVTTL A6 " "Pin GPIOH0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[11\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1519462820131 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1519462820131 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "82 " "Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[2\] a permanently disabled " "Pin GPIOH0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[2\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[4\] a permanently disabled " "Pin GPIOH0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[4\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[6\] a permanently disabled " "Pin GPIOH0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[6\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[8\] a permanently disabled " "Pin GPIOH0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[8\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[10\] a permanently disabled " "Pin GPIOH0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[10\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[12\] a permanently disabled " "Pin GPIOH0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[12\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[13\] a permanently disabled " "Pin GPIOH0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[13\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[14\] a permanently disabled " "Pin GPIOH0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[14\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[15\] a permanently disabled " "Pin GPIOH0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[15\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[16\] a permanently disabled " "Pin GPIOH0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[16\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[17\] a permanently disabled " "Pin GPIOH0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[17\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[18\] a permanently disabled " "Pin GPIOH0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[18\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[19\] a permanently disabled " "Pin GPIOH0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[19\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[20\] a permanently disabled " "Pin GPIOH0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[20\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[21\] a permanently disabled " "Pin GPIOH0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[21\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[22\] a permanently disabled " "Pin GPIOH0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[22\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[23\] a permanently disabled " "Pin GPIOH0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[23\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[24\] a permanently disabled " "Pin GPIOH0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[24\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[25\] a permanently disabled " "Pin GPIOH0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[25\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[26\] a permanently disabled " "Pin GPIOH0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[26\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[27\] a permanently disabled " "Pin GPIOH0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[27\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[28\] a permanently disabled " "Pin GPIOH0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[28\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[29\] a permanently disabled " "Pin GPIOH0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[29\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[30\] a permanently disabled " "Pin GPIOH0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[30\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[31\] a permanently disabled " "Pin GPIOH0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[31\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[32\] a permanently disabled " "Pin GPIOH0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[32] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[32\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[33\] a permanently disabled " "Pin GPIOH0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[33] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[33\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[0\] a permanently disabled " "Pin GPIOH1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[0\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[1\] a permanently disabled " "Pin GPIOH1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[1\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[2\] a permanently disabled " "Pin GPIOH1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[2\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[3\] a permanently disabled " "Pin GPIOH1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[3\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[4\] a permanently disabled " "Pin GPIOH1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[4\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[5\] a permanently disabled " "Pin GPIOH1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[5\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[6\] a permanently disabled " "Pin GPIOH1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[6\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[7\] a permanently disabled " "Pin GPIOH1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[7\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[8\] a permanently disabled " "Pin GPIOH1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[8\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[9\] a permanently disabled " "Pin GPIOH1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[9\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[10\] a permanently disabled " "Pin GPIOH1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[10\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[11\] a permanently disabled " "Pin GPIOH1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[11\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[12\] a permanently disabled " "Pin GPIOH1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[12\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[13\] a permanently disabled " "Pin GPIOH1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[13\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[14\] a permanently disabled " "Pin GPIOH1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[14\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[15\] a permanently disabled " "Pin GPIOH1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[15\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[16\] a permanently disabled " "Pin GPIOH1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[16] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[16\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[17\] a permanently disabled " "Pin GPIOH1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[17] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[17\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[18\] a permanently disabled " "Pin GPIOH1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[18] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[18\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[19\] a permanently disabled " "Pin GPIOH1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[19] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[19\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[20\] a permanently disabled " "Pin GPIOH1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[20] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[20\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[21\] a permanently disabled " "Pin GPIOH1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[21] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[21\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[22\] a permanently disabled " "Pin GPIOH1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[22] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[22\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[23\] a permanently disabled " "Pin GPIOH1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[23] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[23\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[24\] a permanently disabled " "Pin GPIOH1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[24] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[24\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[25\] a permanently disabled " "Pin GPIOH1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[25] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[25\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[26\] a permanently disabled " "Pin GPIOH1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[26] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[26\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[27\] a permanently disabled " "Pin GPIOH1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[27] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[27\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[28\] a permanently disabled " "Pin GPIOH1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[28] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[28\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[29\] a permanently disabled " "Pin GPIOH1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[29] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[29\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[30\] a permanently disabled " "Pin GPIOH1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[30] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[30\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[31\] a permanently disabled " "Pin GPIOH1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[31] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[31\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[32\] a permanently disabled " "Pin GPIOH1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[32] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[32\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH1\[33\] a permanently disabled " "Pin GPIOH1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH1[33] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH1\[33\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[0\] a permanently enabled " "Pin GPIOH0\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[0\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[1\] a permanently disabled " "Pin GPIOH0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[1\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[3\] a permanently enabled " "Pin GPIOH0\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[3\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[5\] a permanently enabled " "Pin GPIOH0\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[5\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[7\] a permanently disabled " "Pin GPIOH0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[7\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[9\] a permanently disabled " "Pin GPIOH0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[9\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOH0\[11\] a permanently disabled " "Pin GPIOH0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { GPIOH0[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOH0\[11\]" } } } } { "ssi_reader_test.v" "" { Text "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/ssi_reader_test.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1519462820141 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1519462820141 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/SSI_Reader_Test.fit.smsg " "Generated suppressed messages file H:/MITCHELL STUFF 2/Work/Berkeley/Berkeley_AIAA/Code_F2017/FPGA/Quartus/SSI Reader Test/SSI_Reader_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1519462820244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1752 " "Peak virtual memory: 1752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519462820557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 01:00:20 2018 " "Processing ended: Sat Feb 24 01:00:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519462820557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519462820557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519462820557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1519462820557 ""}
