{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735381558887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735381558887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 28 13:55:58 2024 " "Processing started: Sat Dec 28 13:55:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735381558887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735381558887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalModulation -c DigitalModulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalModulation -c DigitalModulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735381558887 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1735381559120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpCounter " "Found entity 1: UpCounter" {  } { { "UpCounter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/UpCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735381559148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735381559148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file up_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter " "Found entity 1: up_counter" {  } { { "up_counter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/up_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735381559149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735381559149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_s_complement.v 1 1 " "Found 1 design units, including 1 entities, in source file two_s_complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_s_complement " "Found entity 1: two_s_complement" {  } { { "two_s_complement.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/two_s_complement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735381559150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735381559150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file two_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_one_mux " "Found entity 1: two_one_mux" {  } { { "two_one_mux.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/two_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735381559151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735381559151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_to_two_s_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_to_two_s_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_to_two_s_comp " "Found entity 1: sign_to_two_s_comp" {  } { { "sign_to_two_s_comp.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/sign_to_two_s_comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735381559153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735381559153 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ShiftRegister.v(9) " "Verilog HDL information at ShiftRegister.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "ShiftRegister.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/ShiftRegister.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1735381559154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "ShiftRegister.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/ShiftRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735381559154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735381559154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735381559155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735381559155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator " "Found entity 1: phase_accumulator" {  } { { "phase_accumulator.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/phase_accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735381559156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735381559156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "messageprocess.v 1 1 " "Found 1 design units, including 1 entities, in source file messageprocess.v" { { "Info" "ISGN_ENTITY_NAME" "1 MessageProcess " "Found entity 1: MessageProcess" {  } { { "MessageProcess.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735381559157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735381559157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735381559159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735381559159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivhl.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdivhl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FreqDivHL " "Found entity 1: FreqDivHL" {  } { { "FreqDivHL.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FreqDivHL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735381559160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735381559160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "DDS.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DDS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735381559161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735381559161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_pwm " "Found entity 1: dac_pwm" {  } { { "dac_pwm.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/dac_pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735381559162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735381559162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalmodulation.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digitalmodulation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalModulation " "Found entity 1: DigitalModulation" {  } { { "DigitalModulation.bdf" "" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735381559163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735381559163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8 " "Found entity 1: MUX8" {  } { { "MUX8.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MUX8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735381559164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735381559164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1735381559165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735381559165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735381559165 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UpCounter UpCounter.v(3) " "Verilog HDL Parameter Declaration warning at UpCounter.v(3): Parameter Declaration in module \"UpCounter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UpCounter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/UpCounter.v" 3 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1735381559165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalModulation " "Elaborating entity \"DigitalModulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1735381559184 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst2 " "Block or symbol \"NOT\" of instance \"inst2\" overlaps another block or symbol" {  } { { "DigitalModulation.bdf" "" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { -8 232 280 24 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1735381559188 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst3 " "Block or symbol \"NOT\" of instance \"inst3\" overlaps another block or symbol" {  } { { "DigitalModulation.bdf" "" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 248 -184 -136 280 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1735381559188 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MessageProcess inst6 " "Block or symbol \"MessageProcess\" of instance \"inst6\" overlaps another block or symbol" {  } { { "DigitalModulation.bdf" "" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { -24 456 624 88 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1735381559188 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "send " "Pin \"send\" not connected" {  } { { "DigitalModulation.bdf" "" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 0 64 240 16 "send" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1735381559188 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "init " "Pin \"init\" not connected" {  } { { "DigitalModulation.bdf" "" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 256 -352 -176 272 "init" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1735381559188 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Msg " "Pin \"Msg\" not connected" {  } { { "DigitalModulation.bdf" "" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 16 288 464 32 "Msg\[4..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1735381559188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_pwm dac_pwm:inst7 " "Elaborating entity \"dac_pwm\" for hierarchy \"dac_pwm:inst7\"" {  } { { "DigitalModulation.bdf" "inst7" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 80 1064 1256 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8 MUX8:inst9 " "Elaborating entity \"MUX8\" for hierarchy \"MUX8:inst9\"" {  } { { "DigitalModulation.bdf" "inst9" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 184 800 976 264 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MessageProcess MessageProcess:inst6 " "Elaborating entity \"MessageProcess\" for hierarchy \"MessageProcess:inst6\"" {  } { { "DigitalModulation.bdf" "inst6" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { -24 456 624 88 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(27) " "Verilog HDL assignment warning at MessageProcess.v(27): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735381559195 "|DigitalModulation|MessageProcess:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(32) " "Verilog HDL assignment warning at MessageProcess.v(32): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735381559195 "|DigitalModulation|MessageProcess:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(34) " "Verilog HDL assignment warning at MessageProcess.v(34): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735381559195 "|DigitalModulation|MessageProcess:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(35) " "Verilog HDL assignment warning at MessageProcess.v(35): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735381559195 "|DigitalModulation|MessageProcess:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister MessageProcess:inst6\|ShiftRegister:MSG_REG " "Elaborating entity \"ShiftRegister\" for hierarchy \"MessageProcess:inst6\|ShiftRegister:MSG_REG\"" {  } { { "MessageProcess.v" "MSG_REG" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpCounter MessageProcess:inst6\|UpCounter:SineMaker " "Elaborating entity \"UpCounter\" for hierarchy \"MessageProcess:inst6\|UpCounter:SineMaker\"" {  } { { "MessageProcess.v" "SineMaker" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UpCounter.v(16) " "Verilog HDL assignment warning at UpCounter.v(16): truncated value with size 32 to match size of target (10)" {  } { { "UpCounter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/UpCounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735381559197 "|DigitalModulation|MessageProcess:inst6|UpCounter:SineMaker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpCounter MessageProcess:inst6\|UpCounter:SineCounter " "Elaborating entity \"UpCounter\" for hierarchy \"MessageProcess:inst6\|UpCounter:SineCounter\"" {  } { { "MessageProcess.v" "SineCounter" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/MessageProcess.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559198 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UpCounter.v(16) " "Verilog HDL assignment warning at UpCounter.v(16): truncated value with size 32 to match size of target (4)" {  } { { "UpCounter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/UpCounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735381559199 "|DigitalModulation|MessageProcess:inst6|UpCounter:SineCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:inst " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:inst\"" {  } { { "DigitalModulation.bdf" "inst" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 104 96 240 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FrequencyDivider.v(20) " "Verilog HDL assignment warning at FrequencyDivider.v(20): truncated value with size 32 to match size of target (9)" {  } { { "FrequencyDivider.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/FrequencyDivider.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735381559201 "|DigitalModulation|FrequencyDivider:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDivHL FreqDivHL:inst5 " "Elaborating entity \"FreqDivHL\" for hierarchy \"FreqDivHL:inst5\"" {  } { { "DigitalModulation.bdf" "inst5" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 384 -232 -112 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:inst8 " "Elaborating entity \"DDS\" for hierarchy \"DDS:inst8\"" {  } { { "DigitalModulation.bdf" "inst8" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 184 488 720 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accumulator DDS:inst8\|phase_accumulator:PA " "Elaborating entity \"phase_accumulator\" for hierarchy \"DDS:inst8\|phase_accumulator:PA\"" {  } { { "DDS.v" "PA" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DDS.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559208 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "phase_accumulator.v(19) " "Verilog HDL warning at phase_accumulator.v(19): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "phase_accumulator.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/phase_accumulator.v" 19 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1735381559208 "|DigitalModulation|DDS:inst8|phase_accumulator:PA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter DDS:inst8\|phase_accumulator:PA\|up_counter:UC1 " "Elaborating entity \"up_counter\" for hierarchy \"DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\"" {  } { { "phase_accumulator.v" "UC1" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/phase_accumulator.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 up_counter.v(14) " "Verilog HDL assignment warning at up_counter.v(14): truncated value with size 32 to match size of target (6)" {  } { { "up_counter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/up_counter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735381559209 "|DigitalModulation|DDS:inst8|phase_accumulator:PA|up_counter:UC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 up_counter.v(16) " "Verilog HDL assignment warning at up_counter.v(16): truncated value with size 32 to match size of target (6)" {  } { { "up_counter.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/up_counter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735381559209 "|DigitalModulation|DDS:inst8|phase_accumulator:PA|up_counter:UC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_s_complement DDS:inst8\|two_s_complement:compl1 " "Elaborating entity \"two_s_complement\" for hierarchy \"DDS:inst8\|two_s_complement:compl1\"" {  } { { "DDS.v" "compl1" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DDS.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559210 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 two_s_complement.v(4) " "Verilog HDL assignment warning at two_s_complement.v(4): truncated value with size 32 to match size of target (6)" {  } { { "two_s_complement.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/two_s_complement.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735381559211 "|DigitalModulation|DDS:inst8|two_s_complement:compl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_mux DDS:inst8\|two_one_mux:mux1 " "Elaborating entity \"two_one_mux\" for hierarchy \"DDS:inst8\|two_one_mux:mux1\"" {  } { { "DDS.v" "mux1" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DDS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM DDS:inst8\|ROM:sine_ROM " "Elaborating entity \"ROM\" for hierarchy \"DDS:inst8\|ROM:sine_ROM\"" {  } { { "DDS.v" "sine_ROM" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DDS.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559213 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LUT ROM.v(4) " "Verilog HDL warning at ROM.v(4): object LUT used but never assigned" {  } { { "ROM.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/ROM.v" 4 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1735381559213 "|DigitalModulation|DDS:inst8|ROM:sine_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_mux DDS:inst8\|two_one_mux:mux2 " "Elaborating entity \"two_one_mux\" for hierarchy \"DDS:inst8\|two_one_mux:mux2\"" {  } { { "DDS.v" "mux2" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DDS.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_to_two_s_comp DDS:inst8\|sign_to_two_s_comp:compl2 " "Elaborating entity \"sign_to_two_s_comp\" for hierarchy \"DDS:inst8\|sign_to_two_s_comp:compl2\"" {  } { { "DDS.v" "compl2" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DDS.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559215 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sign_to_two_s_comp.v(7) " "Verilog HDL assignment warning at sign_to_two_s_comp.v(7): truncated value with size 32 to match size of target (8)" {  } { { "sign_to_two_s_comp.v" "" { Text "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/sign_to_two_s_comp.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735381559215 "|DigitalModulation|DDS:inst8|sign_to_two_s_comp:compl2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst4 " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst4\"" {  } { { "DigitalModulation.bdf" "inst4" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 232 320 464 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735381559216 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "inst2 " "Node \"inst2\" is missing source" {  } { { "DigitalModulation.bdf" "inst2" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { -8 232 280 24 "inst2" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1735381559245 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "inst3 " "Node \"inst3\" is missing source" {  } { { "DigitalModulation.bdf" "inst3" { Schematic "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/DigitalModulation.bdf" { { 248 -184 -136 280 "inst3" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1735381559245 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/output_files/DigitalModulation.map.smsg " "Generated suppressed messages file E:/uni/UT/5th Semester/DLD Lab/DigitalModulation/Quartus/output_files/DigitalModulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1735381559278 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735381559320 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 28 13:55:59 2024 " "Processing ended: Sat Dec 28 13:55:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735381559320 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735381559320 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735381559320 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735381559320 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 22 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 22 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735381559860 ""}
