v 20201216 2
C 40000 40000 0 0 0 title-bordered-A3.sym
C 40800 49700 1 0 0 opamp_gen_dil8_power.sym
{
T 41425 50650 5 8 0 0 0 0 1
device=LM741
T 41500 50500 5 10 1 1 0 0 1
refdes=X1
T 40800 49700 5 10 0 1 0 0 1
footprint=SOIC8
T 40800 49700 5 10 1 1 0 0 1
value=TLV07
T 40800 49700 5 10 0 1 0 0 1
comment=/
T 40800 49700 5 10 0 1 0 0 1
tolerance=/
}
C 41700 49700 1 0 0 opamp_gen_dil8_power.sym
{
T 42325 50650 5 8 0 0 0 0 1
device=LM741
T 42400 50500 5 10 1 1 0 0 1
refdes=X2
T 41700 49700 5 10 0 1 0 0 1
footprint=SOIC8
T 41700 49700 5 10 1 1 0 0 1
value=TLV07
T 41700 49700 5 10 0 1 0 0 1
comment=/
T 41700 49700 5 10 0 1 0 0 1
tolerance=/
}
C 42700 49700 1 0 0 opamp_gen_dil8_power.sym
{
T 43325 50650 5 8 0 0 0 0 1
device=LM741
T 43400 50500 5 10 1 1 0 0 1
refdes=X3
T 42700 49700 5 10 0 1 0 0 1
footprint=SOIC8
T 42700 49700 5 10 1 1 0 0 1
value=TLV07
T 42700 49700 5 10 0 1 0 0 1
comment=/
T 42700 49700 5 10 0 1 0 0 1
tolerance=/
}
C 43700 49700 1 0 0 opamp_gen_dil8_power.sym
{
T 44325 50650 5 8 0 0 0 0 1
device=LM741
T 44400 50500 5 10 1 1 0 0 1
refdes=X4
T 43700 49700 5 10 0 1 0 0 1
footprint=SOIC8
T 43700 49700 5 10 1 1 0 0 1
value=TLV07
T 43700 49700 5 10 0 1 0 0 1
comment=/
T 43700 49700 5 10 0 1 0 0 1
tolerance=/
}
C 44700 49700 1 0 0 opamp_gen_dil8_power.sym
{
T 45325 50650 5 8 0 0 0 0 1
device=LM741
T 45400 50500 5 10 1 1 0 0 1
refdes=X5
T 44700 49700 5 10 0 1 0 0 1
footprint=SOIC8
T 44700 49700 5 10 1 1 0 0 1
value=TLV07
T 44700 49700 5 10 0 1 0 0 1
comment=/
T 44700 49700 5 10 0 1 0 0 1
tolerance=/
}
C 45700 49700 1 0 0 opamp_gen_dil8_power.sym
{
T 46325 50650 5 8 0 0 0 0 1
device=LM741
T 46400 50500 5 10 1 1 0 0 1
refdes=X9
T 45700 49700 5 10 0 1 0 0 1
footprint=SOIC8
T 45700 49700 5 10 1 1 0 0 1
value=OPA196IDR
T 45700 49700 5 10 0 1 0 0 1
comment=/
T 45700 49700 5 10 0 1 0 0 1
tolerance=/
}
C 46700 49700 1 0 0 opamp_gen_dil8_power.sym
{
T 47325 50650 5 8 0 0 0 0 1
device=LM741
T 47400 50500 5 10 1 1 0 0 1
refdes=X10
T 46700 49700 5 10 0 1 0 0 1
footprint=SOIC8
T 46700 49700 5 10 1 1 0 0 1
value=TLV07
T 46700 49700 5 10 0 1 0 0 1
comment=/
T 46700 49700 5 10 0 1 0 0 1
tolerance=/
}
C 47700 49700 1 0 0 opamp_gen_dil8_power.sym
{
T 48325 50650 5 8 0 0 0 0 1
device=LM741
T 48400 50500 5 10 1 1 0 0 1
refdes=X11
T 47700 49700 5 10 0 1 0 0 1
footprint=SOIC8
T 47700 49700 5 10 1 1 0 0 1
value=TLV07
T 47700 49700 5 10 0 1 0 0 1
comment=/
T 47700 49700 5 10 0 1 0 0 1
tolerance=/
}
C 45000 50500 1 0 0 generic-power.sym
{
T 45200 50750 5 10 1 1 0 3 1
net=Vcc:1
}
C 45400 49700 1 180 0 generic-power.sym
{
T 45200 49450 5 10 1 1 180 3 1
net=Vdd:1
}
C 44400 49700 1 180 0 generic-power.sym
{
T 44200 49450 5 10 1 1 180 3 1
net=Vdd:1
}
C 44000 50500 1 0 0 generic-power.sym
{
T 44200 50750 5 10 1 1 0 3 1
net=Vcc:1
}
C 46400 49700 1 180 0 generic-power.sym
{
T 46200 49450 5 10 1 1 180 3 1
net=Vdd:1
}
C 46000 50500 1 0 0 generic-power.sym
{
T 46200 50750 5 10 1 1 0 3 1
net=Vcc:1
}
C 47400 49700 1 180 0 generic-power.sym
{
T 47200 49450 5 10 1 1 180 3 1
net=Vdd:1
}
C 47000 50500 1 0 0 generic-power.sym
{
T 47200 50750 5 10 1 1 0 3 1
net=Vcc:1
}
C 48400 49700 1 180 0 generic-power.sym
{
T 48200 49450 5 10 1 1 180 3 1
net=Vdd:1
}
C 48000 50500 1 0 0 generic-power.sym
{
T 48200 50750 5 10 1 1 0 3 1
net=Vcc:1
}
C 43400 49700 1 180 0 generic-power.sym
{
T 43200 49450 5 10 1 1 180 3 1
net=Vdd:1
}
C 43000 50500 1 0 0 generic-power.sym
{
T 43200 50750 5 10 1 1 0 3 1
net=Vcc:1
}
C 42400 49700 1 180 0 generic-power.sym
{
T 42200 49450 5 10 1 1 180 3 1
net=Vdd:1
}
C 42000 50500 1 0 0 generic-power.sym
{
T 42200 50750 5 10 1 1 0 3 1
net=Vcc:1
}
C 41500 49700 1 180 0 generic-power.sym
{
T 41300 49450 5 10 1 1 180 3 1
net=Vdd:1
}
C 41100 50500 1 0 0 generic-power.sym
{
T 41300 50750 5 10 1 1 0 3 1
net=Vcc:1
}
C 51200 50500 1 0 0 generic-power.sym
{
T 51400 50750 5 10 1 1 0 3 1
net=Vcc:1
}
C 51200 49000 1 0 0 gnd-1.sym
C 48700 49700 1 0 0 opamp_gen_dil8_power.sym
{
T 49325 50650 5 8 0 0 0 0 1
device=LM741
T 48900 50600 5 10 1 1 0 0 1
refdes=X12
T 48700 49700 5 10 0 1 0 0 1
footprint=SOIC8
T 48700 49700 5 10 1 1 0 0 1
value=TLV07
T 48700 49700 5 10 0 1 0 0 1
comment=/
T 48700 49700 5 10 0 1 0 0 1
tolerance=/
}
C 49000 50500 1 0 0 generic-power.sym
{
T 49200 50750 5 10 1 1 0 3 1
net=Vcc:1
}
C 49400 49700 1 180 0 generic-power.sym
{
T 49200 49450 5 10 1 1 180 3 1
net=Vdd:1
}
C 45800 45200 1 0 0 lm7806-1.sym
{
T 47400 46500 5 10 0 0 0 0 1
device=7806
T 47200 46200 5 10 1 1 0 6 1
refdes=U17
T 45800 45200 5 10 0 0 0 0 1
footprint=TO220
T 45800 45200 5 10 1 1 0 0 1
value=7806
T 45800 45200 5 10 0 1 0 0 1
comment=/
T 45800 45200 5 10 0 1 0 0 1
tolerance=/
}
C 46500 44900 1 0 0 gnd-1.sym
C 47200 46800 1 0 0 generic-power.sym
{
T 47400 47050 5 10 1 1 0 3 1
net=Vcc:1
}
C 51100 49400 1 0 0 4053power.sym
{
T 51500 50300 5 10 1 1 0 0 1
refdes=X8
T 51300 50850 5 10 0 0 0 0 1
footprint=SOIC16
T 51600 50000 5 10 0 1 0 0 1
device=744053
T 51100 49400 5 10 1 1 0 0 1
value=74HC4053
T 51100 49400 5 10 0 1 0 0 1
comment=/
T 51100 49400 5 10 0 1 0 0 1
tolerance=/
}
C 52000 49300 1 180 0 generic-power.sym
{
T 51800 49050 5 10 1 1 180 3 1
net=Vdd:1
}
C 41400 42100 1 90 0 capacitor-1.sym
{
T 40700 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 40900 42300 5 10 1 1 90 0 1
refdes=C10
T 40500 42300 5 10 0 0 90 0 1
symversion=0.1
T 41400 42100 5 10 0 0 0 0 1
tolerance=20%
T 41400 42100 5 10 0 0 0 0 1
footprint=0805
T 40900 42800 5 10 1 1 90 0 1
value=22nF
T 41400 42100 5 10 0 1 0 0 1
comment=/
}
C 42100 42100 1 90 0 capacitor-1.sym
{
T 41400 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 41600 42200 5 10 1 1 90 0 1
refdes=C12
T 41200 42300 5 10 0 0 90 0 1
symversion=0.1
T 42100 42100 5 10 0 1 0 0 1
footprint=0805
T 42100 42100 5 10 0 1 0 0 1
tolerance=20%
T 41600 42700 5 10 1 1 90 0 1
value=22nF
T 42100 42100 5 10 0 1 0 0 1
comment=/
}
C 42800 42100 1 90 0 capacitor-1.sym
{
T 42100 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 42300 42200 5 10 1 1 90 0 1
refdes=C14
T 41900 42300 5 10 0 0 90 0 1
symversion=0.1
T 42800 42100 5 10 0 1 0 0 1
footprint=0805
T 42800 42100 5 10 0 1 0 0 1
tolerance=20%
T 42300 42700 5 10 1 1 90 0 1
value=22nF
T 42800 42100 5 10 0 1 0 0 1
comment=/
}
C 43500 42100 1 90 0 capacitor-1.sym
{
T 42800 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 43000 42200 5 10 1 1 90 0 1
refdes=C16
T 42600 42300 5 10 0 0 90 0 1
symversion=0.1
T 43500 42100 5 10 0 1 0 0 1
footprint=0805
T 43500 42100 5 10 0 1 0 0 1
tolerance=20%
T 43000 42700 5 10 1 1 90 0 1
value=22nF
T 43500 42100 5 10 0 1 0 0 1
comment=/
}
C 48400 42100 1 90 0 capacitor-1.sym
{
T 47700 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 47900 42300 5 10 1 1 90 0 1
refdes=C11
T 47500 42300 5 10 0 0 90 0 1
symversion=0.1
T 48400 42100 5 10 0 1 0 0 1
footprint=0805
T 48400 42100 5 10 0 1 0 0 1
tolerance=20%
T 48400 42100 5 10 1 1 0 0 1
value=22nF
T 48400 42100 5 10 0 1 0 0 1
comment=/
}
C 49100 42100 1 90 0 capacitor-1.sym
{
T 48400 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 48600 42300 5 10 1 1 90 0 1
refdes=C13
T 48200 42300 5 10 0 0 90 0 1
symversion=0.1
T 49100 42100 5 10 0 1 0 0 1
footprint=0805
T 49100 42100 5 10 0 1 0 0 1
tolerance=20%
T 49100 42100 5 10 1 1 0 0 1
value=22nF
T 49100 42100 5 10 0 1 0 0 1
comment=/
}
N 41200 43000 46800 43000 4
N 41200 42100 46800 42100 4
C 41100 41800 1 0 0 gnd-1.sym
N 48200 43000 52300 43000 4
C 52500 43000 1 180 0 generic-power.sym
{
T 52300 42750 5 10 1 1 180 3 1
net=Vdd:1
}
C 40900 41600 1 270 0 capacitor-2.sym
{
T 41600 41400 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 40900 41300 5 10 1 1 90 0 1
refdes=C20
T 41800 41400 5 10 0 0 270 0 1
symversion=0.1
T 40900 41600 5 10 1 1 0 0 1
value=22uF
T 40900 41600 5 10 0 1 0 0 1
tolerance=20%
T 40900 41600 5 10 0 0 0 0 1
footprint=EIA6032
T 40900 41600 5 10 0 1 0 0 1
comment=/
}
C 42200 41600 1 270 0 capacitor-2.sym
{
T 42900 41400 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 42300 41300 5 10 1 1 90 0 1
refdes=C21
T 43100 41400 5 10 0 0 270 0 1
symversion=0.1
T 42200 41600 5 10 1 1 0 0 1
value=22uF
T 42200 41600 5 10 0 1 0 0 1
tolerance=20%
T 42200 41600 5 10 0 0 0 0 1
footprint=EIA6032
T 42200 41600 5 10 0 1 0 0 1
comment=/
}
C 41000 40400 1 0 0 gnd-1.sym
C 42600 40700 1 180 0 generic-power.sym
{
T 42400 40450 5 10 1 1 180 3 1
net=Vdd:1
}
C 40500 41600 1 0 0 generic-power.sym
{
T 40700 41850 5 10 1 1 0 3 1
net=Vcc:1
}
N 40700 41600 41100 41600 4
N 42400 41600 42100 41600 4
C 41700 43000 1 0 0 generic-power.sym
{
T 41900 43250 5 10 1 1 0 3 1
net=Vcc:1
}
N 41100 40700 42100 40700 4
N 42100 40700 42100 41600 4
C 53900 45200 1 0 0 gnd-1.sym
C 55000 45800 1 180 0 generic-power.sym
{
T 54800 45550 5 10 1 1 180 3 1
net=Vdd:1
}
C 49800 42100 1 90 0 capacitor-1.sym
{
T 49100 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 49300 42300 5 10 1 1 90 0 1
refdes=C15
T 48900 42300 5 10 0 0 90 0 1
symversion=0.1
T 49800 42100 5 10 1 1 0 0 1
value=22nF
T 49800 42100 5 10 0 1 0 0 1
tolerance=20%
T 49800 42100 5 10 0 1 0 0 1
footprint=0805
T 49800 42100 5 10 0 1 0 0 1
comment=/
}
C 44200 42100 1 90 0 capacitor-1.sym
{
T 43500 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 43700 42200 5 10 1 1 90 0 1
refdes=C18
T 43300 42300 5 10 0 0 90 0 1
symversion=0.1
T 43700 42700 5 10 1 1 90 0 1
value=22nF
T 44200 42100 5 10 0 1 0 0 1
tolerance=20%
T 44200 42100 5 10 0 1 0 0 1
footprint=0805
T 44200 42100 5 10 0 1 0 0 1
comment=/
}
C 44900 42100 1 90 0 capacitor-1.sym
{
T 44200 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 44400 42200 5 10 1 1 90 0 1
refdes=C22
T 44000 42300 5 10 0 0 90 0 1
symversion=0.1
T 44400 42700 5 10 1 1 90 0 1
value=22nF
T 44900 42100 5 10 0 1 0 0 1
tolerance=20%
T 44900 42100 5 10 0 1 0 0 1
footprint=0805
T 44900 42100 5 10 0 1 0 0 1
comment=/
}
C 45600 42100 1 90 0 capacitor-1.sym
{
T 44900 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 45100 42200 5 10 1 1 90 0 1
refdes=C23
T 44700 42300 5 10 0 0 90 0 1
symversion=0.1
T 45100 42700 5 10 1 1 90 0 1
value=220nF
T 45600 42100 5 10 0 1 0 0 1
tolerance=20%
T 45600 42100 5 10 0 1 0 0 1
footprint=0805
T 45600 42100 5 10 0 1 0 0 1
comment=/
}
C 50500 42100 1 90 0 capacitor-1.sym
{
T 49800 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 50000 42300 5 10 1 1 90 0 1
refdes=C17
T 49600 42300 5 10 0 0 90 0 1
symversion=0.1
T 50500 42100 5 10 1 1 0 0 1
value=22nF
T 50500 42100 5 10 0 1 0 0 1
tolerance=20%
T 50500 42100 5 10 0 1 0 0 1
footprint=0805
T 50500 42100 5 10 0 1 0 0 1
comment=/
}
C 51200 42100 1 90 0 capacitor-1.sym
{
T 50500 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 50700 42300 5 10 1 1 90 0 1
refdes=C19
T 50300 42300 5 10 0 0 90 0 1
symversion=0.1
T 51200 42100 5 10 1 1 0 0 1
value=22nF
T 51200 42100 5 10 0 1 0 0 1
tolerance=20%
T 51200 42100 5 10 0 1 0 0 1
footprint=0805
T 51200 42100 5 10 0 1 0 0 1
comment=/
}
C 53800 50100 1 0 0 io-1.sym
{
T 53300 50400 5 10 1 1 0 0 1
net=INPUT_SIGNAL:1
T 54000 50700 5 10 0 0 0 0 1
device=none
T 54700 50200 5 10 0 1 0 1 1
value=IO
}
C 52800 48500 1 0 0 connector4-1.sym
{
T 54600 49400 5 10 0 0 0 0 1
device=CONNECTOR_4
T 52800 49900 5 10 1 1 0 0 1
refdes=CONN5
T 52800 48500 5 10 0 1 0 0 1
comment=/
T 52800 48500 5 10 0 1 0 0 1
tolerance=/
}
N 54500 49300 54500 48700 4
N 54500 49900 53800 49900 4
N 53800 49900 53800 50200 4
N 54500 49900 54500 49600 4
C 54400 48400 1 0 0 gnd-1.sym
C 46300 42100 1 90 0 capacitor-1.sym
{
T 45600 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 45800 42200 5 10 1 1 90 0 1
refdes=C24
T 45400 42300 5 10 0 0 90 0 1
symversion=0.1
T 46300 42100 5 10 0 1 0 0 1
footprint=0805
T 45800 42700 5 10 1 1 90 0 1
value=22nF
T 46300 42100 5 10 0 1 0 0 1
tolerance=20%
T 46300 42100 5 10 0 1 0 0 1
comment=/
}
C 53200 45500 1 0 0 lm7906-1.sym
{
T 54800 46800 5 10 0 0 0 0 1
device=7906
T 54600 46500 5 10 1 1 0 6 1
refdes=U18
T 53200 45500 5 10 0 1 0 0 1
footprint=TO220
T 53200 45500 5 10 1 1 0 0 1
value=7906
T 53200 45500 5 10 0 1 0 0 1
comment=/
T 53200 45500 5 10 0 1 0 0 1
tolerance=/
}
C 52300 45200 1 90 0 capacitor-1.sym
{
T 51600 45400 5 10 0 0 90 0 1
device=CAPACITOR
T 51800 45400 5 10 1 1 90 0 1
refdes=C30
T 51400 45400 5 10 0 0 90 0 1
symversion=0.1
T 52300 45200 5 10 0 0 0 0 1
footprint=0805
T 52800 45200 5 10 1 1 0 0 1
value=1uF
T 52300 45200 5 10 0 1 0 0 1
comment=/
T 52300 45200 5 10 0 1 0 0 1
tolerance=20%
}
C 49400 44900 1 0 0 njw4191.sym
{
T 51200 46400 5 10 0 0 0 0 1
device=njw4191
T 51100 46500 5 10 1 1 0 6 1
refdes=U19
T 49400 44900 5 10 0 1 0 0 1
footprint=MSOP8
T 49400 44900 5 10 1 1 0 0 1
value=NJW4191
T 49400 44900 5 10 0 1 0 0 1
comment=/
T 49400 44900 5 10 0 1 0 0 1
tolerance=/
}
N 48200 45500 48200 47400 4
N 48200 46700 51400 46700 4
N 51400 46700 51400 46100 4
C 49300 44900 1 0 0 gnd-1.sym
N 51400 45800 51600 45800 4
N 51600 45800 51600 46100 4
N 51400 45500 51600 45500 4
N 51600 45500 51600 45200 4
N 51600 46100 52100 46100 4
N 51600 45200 52100 45200 4
C 53400 45200 1 90 0 capacitor-1.sym
{
T 52700 45400 5 10 0 0 90 0 1
device=CAPACITOR
T 52900 45400 5 10 1 1 90 0 1
refdes=C32
T 52500 45400 5 10 0 0 90 0 1
symversion=0.1
T 53400 45200 5 10 0 0 0 0 1
footprint=0805
T 53400 45200 5 10 1 1 0 0 1
value=2.2uF
T 53400 45200 5 10 0 1 0 0 1
comment=/
T 53400 45200 5 10 0 1 0 0 1
tolerance=20%
}
C 48400 44600 1 90 0 capacitor-1.sym
{
T 47700 44800 5 10 0 0 90 0 1
device=CAPACITOR
T 47900 44800 5 10 1 1 90 0 1
refdes=C31
T 47500 44800 5 10 0 0 90 0 1
symversion=0.1
T 48400 44600 5 10 0 0 0 0 1
footprint=0805
T 48400 44600 5 10 1 1 0 0 1
value=2.2uF
T 48400 44600 5 10 0 1 0 0 1
comment=/
T 48400 44600 5 10 0 1 0 0 1
tolerance=20%
}
C 47100 46800 1 180 0 diode-1.sym
{
T 46700 46200 5 10 0 0 180 0 1
device=DIODE
T 46900 47100 5 10 1 1 180 0 1
refdes=D10
T 47100 46800 5 10 0 0 0 0 1
footprint=DO214
T 47100 46800 5 10 0 0 0 0 1
comment=/
T 47100 46800 5 10 0 0 0 0 1
tolerance=/
T 47100 46800 5 10 0 1 0 0 1
value=MURS480ET3G
}
C 53500 46700 1 0 0 diode-1.sym
{
T 53900 47300 5 10 0 0 0 0 1
device=DIODE
T 53800 47200 5 10 1 1 0 0 1
refdes=D11
T 53500 46700 5 10 0 0 0 0 1
footprint=DO214
T 53500 46700 5 10 0 1 0 0 1
comment=/
T 53500 46700 5 10 0 1 0 0 1
tolerance=/
T 53500 46700 5 10 0 1 0 0 1
value=MURS480ET3G
}
N 47400 46800 47400 45800 4
N 54800 45800 54800 46900 4
N 54400 46900 54800 46900 4
N 53200 46100 53200 46900 4
N 53200 46900 53500 46900 4
N 47100 46600 47400 46600 4
N 45800 45800 45800 47400 4
N 45800 46600 46200 46600 4
N 49000 46100 49400 46100 4
N 52900 45000 52900 46100 4
N 52900 46100 53200 46100 4
N 52900 45000 51400 45000 4
N 51400 44200 51400 45200 4
C 53100 44900 1 0 0 gnd-1.sym
C 48100 44300 1 0 0 gnd-1.sym
N 48200 45500 49400 45500 4
C 49700 49700 1 0 0 opamp_gen_dil8_power.sym
{
T 50325 50650 5 8 0 0 0 0 1
device=LM741
T 49700 49700 5 10 0 1 0 0 1
footprint=SOIC8
T 49700 49700 5 10 0 1 0 0 1
comment=/
T 49700 49700 5 10 0 1 0 0 1
tolerance=/
T 50400 50500 5 10 1 1 0 0 1
refdes=X13
T 49700 49700 5 10 1 1 0 0 1
value=OPA196IDR
}
C 50400 49700 1 180 0 generic-power.sym
{
T 50200 49450 5 10 1 1 180 3 1
net=Vdd:1
}
C 50000 50500 1 0 0 generic-power.sym
{
T 50200 50750 5 10 1 1 0 3 1
net=Vcc:1
}
N 48200 47400 45800 47400 4
C 47000 42100 1 90 0 capacitor-1.sym
{
T 46300 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 46500 42200 5 10 1 1 90 0 1
refdes=C28
T 46100 42300 5 10 0 0 90 0 1
symversion=0.1
T 46500 42700 5 10 1 1 90 0 1
value=22nF
T 47000 42100 5 10 0 0 0 0 1
comment=/
T 47000 42100 5 10 0 0 0 0 1
tolerance=20%
T 47000 42100 5 10 0 0 0 0 1
footprint=0805
}
C 51900 42100 1 90 0 capacitor-1.sym
{
T 51200 42300 5 10 0 0 90 0 1
device=CAPACITOR
T 51400 42300 5 10 1 1 90 0 1
refdes=C29
T 51000 42300 5 10 0 0 90 0 1
symversion=0.1
T 51900 42100 5 10 1 1 0 0 1
value=22nF
T 51900 42100 5 10 0 0 0 0 1
comment=/
T 51900 42100 5 10 0 0 0 0 1
tolerance=20%
T 51900 42100 5 10 0 0 0 0 1
footprint=0805
}
C 48100 41800 1 0 0 gnd-1.sym
N 48200 42100 51700 42100 4
C 48000 47400 1 0 0 9V-plus-1.sym
N 49200 44700 49200 45800 4
N 49200 45800 49400 45800 4
C 49100 44400 1 0 0 gnd-1.sym
N 51400 44200 49000 44200 4
N 49000 44200 49000 46100 4
N 42200 47200 42700 47200 4
C 42300 45800 1 90 0 resistor-2.sym
{
T 41950 46200 5 10 0 0 90 0 1
device=RESISTOR
T 42300 45800 5 10 0 0 0 0 1
tolerance=2%
T 42300 45800 5 10 0 0 0 0 1
footprint=1206
T 42000 45700 5 10 1 1 90 0 1
refdes=R41
T 42500 45600 5 10 1 1 90 0 1
comment=Lower frequency
}
C 42300 44200 1 90 0 resistor-2.sym
{
T 41950 44600 5 10 0 0 90 0 1
device=RESISTOR
T 42300 44200 5 10 0 0 90 0 1
comment=/
T 42300 44200 5 10 0 0 90 0 1
tolerance=2%
T 42300 44200 5 10 0 0 90 0 1
footprint=1206
T 42000 44200 5 10 1 1 90 0 1
refdes=R40
T 42000 44800 5 10 1 1 90 0 1
value=1K
}
C 42700 45100 1 270 0 capacitor-1.sym
{
T 43400 44900 5 10 0 0 270 0 1
device=CAPACITOR
T 43600 44900 5 10 0 0 270 0 1
symversion=0.1
T 42700 45100 5 10 0 0 270 0 1
tolerance=5%
T 42700 45100 5 10 0 0 270 0 1
comment=/
T 42700 45100 5 10 0 0 270 0 1
footprint=0805
T 42600 44100 5 10 1 1 90 0 1
refdes=C4
T 42600 44500 5 10 1 1 90 0 1
value=681pF
}
C 43200 45800 1 0 0 connector2-2.sym
{
T 43500 47050 5 10 0 0 0 0 1
device=CONNECTOR_2
T 43500 47250 5 10 0 0 0 0 1
footprint=SIP2N
T 43900 47100 5 10 1 1 0 6 1
refdes=CONN3
}
C 43000 45100 1 90 0 resistor-2.sym
{
T 42650 45500 5 10 0 0 90 0 1
device=RESISTOR
T 43000 45100 5 10 0 0 0 0 1
tolerance=2%
T 43000 45100 5 10 0 0 0 0 1
footprint=1206
T 42700 45300 5 10 1 1 90 0 1
refdes=R42
T 43200 44900 5 10 1 1 90 0 1
comment=If adjustable
}
N 42200 46700 42200 47200 4
N 42900 46000 42900 46600 4
N 42200 45800 42200 45100 4
N 42200 45100 42900 45100 4
N 43200 46600 42900 46600 4
N 42700 47700 42700 46200 4
N 42700 46200 43200 46200 4
C 40600 44100 1 0 0 input-2.sym
{
T 41000 44400 5 10 1 1 0 0 1
net=CLK_IN:1
T 41200 44800 5 10 0 0 0 0 1
device=none
T 41100 44200 5 10 0 1 0 7 1
value=INPUT
}
C 43100 44100 1 0 0 output-2.sym
{
T 43400 44400 5 10 1 1 0 0 1
net=CLK_OUT_2:1
T 43300 44800 5 10 0 0 0 0 1
device=none
T 44000 44200 5 10 0 1 0 1 1
value=OUTPUT
}
C 42700 47600 1 0 0 output-2.sym
{
T 43600 47800 5 10 1 1 0 0 1
net=CLK_OUT_1:1
T 42900 48300 5 10 0 0 0 0 1
device=none
T 43600 47700 5 10 0 1 0 1 1
value=OUTPUT
}
N 42000 44200 42200 44200 4
N 42900 44200 43100 44200 4
