Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb 28 00:33:10 2018
| Host         : Thomas-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_clk_wiz_1_100M_0'

1. Summary
----------

SUCCESS in the conversion of design_1_rst_clk_wiz_1_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb 28 00:33:10 2018
| Host         : Thomas-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:5.4 (Rev. 3)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb 28 00:33:10 2018
| Host         : Thomas-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0 (Rev. 19)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb 28 00:33:10 2018
| Host         : Thomas-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gpio_4_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_gpio_4_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 17)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb 28 00:33:10 2018
| Host         : Thomas-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gpio_3_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_gpio_3_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 17)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb 28 00:33:10 2018
| Host         : Thomas-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gpio_2_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_gpio_2_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 17)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb 28 00:33:10 2018
| Host         : Thomas-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gpio_1_0'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_gpio_1_0 (xilinx.com:ip:axi_gpio:2.0 (Rev. 17)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb 28 00:33:10 2018
| Host         : Thomas-Laptop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7s50csga324-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gpio_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_axi_gpio_0_1 (xilinx.com:ip:axi_gpio:2.0 (Rev. 17)) to Vivado generation flows.

