

================================================================
== Vitis HLS Report for 'INTERPOLATOR'
================================================================
* Date:           Wed Nov 12 23:44:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.189 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mod_value_load = load i2 %mod_value" [FIR_HLS.cpp:92]   --->   Operation 5 'load' 'mod_value_load' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.18>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %kernel_out, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %kernel_out, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %kernel_out, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %kernel_out, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%y2_load = load i16 %y2" [FIR_HLS.cpp:98]   --->   Operation 11 'load' 'y2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.54ns)   --->   "%switch_ln92 = switch i2 %mod_value_load, void %if.else19.i, i2 0, void %if.then.i, i2 1, void %if.then6.i, i2 2, void %if.then14.i" [FIR_HLS.cpp:92]   --->   Operation 12 'switch' 'switch_ln92' <Predicate = true> <Delay = 0.54>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_42_0_load = load i32 %p_ZL19H_filter_FIR_int_42_0" [FIR_HLS.cpp:102]   --->   Operation 13 'load' 'p_ZL19H_filter_FIR_int_42_0_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_42_1_load = load i32 %p_ZL19H_filter_FIR_int_42_1" [FIR_HLS.cpp:102]   --->   Operation 14 'load' 'p_ZL19H_filter_FIR_int_42_1_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_42_2_load = load i32 %p_ZL19H_filter_FIR_int_42_2" [FIR_HLS.cpp:102]   --->   Operation 15 'load' 'p_ZL19H_filter_FIR_int_42_2_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_42_3_load = load i32 %p_ZL19H_filter_FIR_int_42_3" [FIR_HLS.cpp:102]   --->   Operation 16 'load' 'p_ZL19H_filter_FIR_int_42_3_load' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (6.64ns)   --->   "%call_ret3_i = call i144 @FIR_filter.1, i32 %p_ZL19H_filter_FIR_int_42_0_load, i32 %p_ZL19H_filter_FIR_int_42_1_load, i32 %p_ZL19H_filter_FIR_int_42_2_load, i32 %p_ZL19H_filter_FIR_int_42_3_load, i10 50, i13 8105, i14 8285, i13 8105, i10 50, i16 %y2_load" [FIR_HLS.cpp:102]   --->   Operation 17 'call' 'call_ret3_i' <Predicate = (mod_value_load == 2)> <Delay = 6.64> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_41_0_load = load i32 %p_ZL19H_filter_FIR_int_41_0" [FIR_HLS.cpp:98]   --->   Operation 18 'load' 'p_ZL19H_filter_FIR_int_41_0_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_41_1_load = load i32 %p_ZL19H_filter_FIR_int_41_1" [FIR_HLS.cpp:98]   --->   Operation 19 'load' 'p_ZL19H_filter_FIR_int_41_1_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_41_2_load = load i32 %p_ZL19H_filter_FIR_int_41_2" [FIR_HLS.cpp:98]   --->   Operation 20 'load' 'p_ZL19H_filter_FIR_int_41_2_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_41_3_load = load i32 %p_ZL19H_filter_FIR_int_41_3" [FIR_HLS.cpp:98]   --->   Operation 21 'load' 'p_ZL19H_filter_FIR_int_41_3_load' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (6.64ns)   --->   "%call_ret2_i = call i144 @FIR_filter.1, i32 %p_ZL19H_filter_FIR_int_41_0_load, i32 %p_ZL19H_filter_FIR_int_41_1_load, i32 %p_ZL19H_filter_FIR_int_41_2_load, i32 %p_ZL19H_filter_FIR_int_41_3_load, i10 247, i13 7105, i14 7338, i13 2100, i10 562, i16 %y2_load" [FIR_HLS.cpp:98]   --->   Operation 22 'call' 'call_ret2_i' <Predicate = (mod_value_load == 1)> <Delay = 6.64> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 23 [1/1] ( I:1.83ns O:1.83ns )   --->   "%kernel_out_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %kernel_out" [FIR_HLS.cpp:93]   --->   Operation 23 'read' 'kernel_out_read' <Predicate = (mod_value_load == 0)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln93 = store i16 %kernel_out_read, i16 %y2" [FIR_HLS.cpp:93]   --->   Operation 24 'store' 'store_ln93' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_40_0_load = load i32 %p_ZL19H_filter_FIR_int_40_0" [FIR_HLS.cpp:94]   --->   Operation 25 'load' 'p_ZL19H_filter_FIR_int_40_0_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_40_1_load = load i32 %p_ZL19H_filter_FIR_int_40_1" [FIR_HLS.cpp:94]   --->   Operation 26 'load' 'p_ZL19H_filter_FIR_int_40_1_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_40_2_load = load i32 %p_ZL19H_filter_FIR_int_40_2" [FIR_HLS.cpp:94]   --->   Operation 27 'load' 'p_ZL19H_filter_FIR_int_40_2_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_40_3_load = load i32 %p_ZL19H_filter_FIR_int_40_3" [FIR_HLS.cpp:94]   --->   Operation 28 'load' 'p_ZL19H_filter_FIR_int_40_3_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_40_4_load = load i32 %p_ZL19H_filter_FIR_int_40_4" [FIR_HLS.cpp:94]   --->   Operation 29 'load' 'p_ZL19H_filter_FIR_int_40_4_load' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (4.47ns)   --->   "%call_ret_i = call i176 @FIR_filter.2, i32 %p_ZL19H_filter_FIR_int_40_0_load, i32 %p_ZL19H_filter_FIR_int_40_1_load, i32 %p_ZL19H_filter_FIR_int_40_2_load, i32 %p_ZL19H_filter_FIR_int_40_3_load, i32 %p_ZL19H_filter_FIR_int_40_4_load, i16 %kernel_out_read" [FIR_HLS.cpp:94]   --->   Operation 30 'call' 'call_ret_i' <Predicate = (mod_value_load == 0)> <Delay = 4.47> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_43_0_load = load i32 %p_ZL19H_filter_FIR_int_43_0" [FIR_HLS.cpp:107]   --->   Operation 31 'load' 'p_ZL19H_filter_FIR_int_43_0_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_43_1_load = load i32 %p_ZL19H_filter_FIR_int_43_1" [FIR_HLS.cpp:107]   --->   Operation 32 'load' 'p_ZL19H_filter_FIR_int_43_1_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_43_2_load = load i32 %p_ZL19H_filter_FIR_int_43_2" [FIR_HLS.cpp:107]   --->   Operation 33 'load' 'p_ZL19H_filter_FIR_int_43_2_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_int_43_3_load = load i32 %p_ZL19H_filter_FIR_int_43_3" [FIR_HLS.cpp:107]   --->   Operation 34 'load' 'p_ZL19H_filter_FIR_int_43_3_load' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (6.64ns)   --->   "%call_ret1_i = call i144 @FIR_filter.1, i32 %p_ZL19H_filter_FIR_int_43_0_load, i32 %p_ZL19H_filter_FIR_int_43_1_load, i32 %p_ZL19H_filter_FIR_int_43_2_load, i32 %p_ZL19H_filter_FIR_int_43_3_load, i10 562, i13 2100, i14 7338, i13 7105, i10 247, i16 %y2_load" [FIR_HLS.cpp:107]   --->   Operation 35 'call' 'call_ret1_i' <Predicate = (mod_value_load == 3)> <Delay = 6.64> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 6.30>
ST_3 : Operation 36 [1/2] (4.50ns)   --->   "%call_ret3_i = call i144 @FIR_filter.1, i32 %p_ZL19H_filter_FIR_int_42_0_load, i32 %p_ZL19H_filter_FIR_int_42_1_load, i32 %p_ZL19H_filter_FIR_int_42_2_load, i32 %p_ZL19H_filter_FIR_int_42_3_load, i10 50, i13 8105, i14 8285, i13 8105, i10 50, i16 %y2_load" [FIR_HLS.cpp:102]   --->   Operation 36 'call' 'call_ret3_i' <Predicate = (mod_value_load == 2)> <Delay = 4.50> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%newret51_i = extractvalue i144 %call_ret3_i" [FIR_HLS.cpp:102]   --->   Operation 37 'extractvalue' 'newret51_i' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%newret53_i = extractvalue i144 %call_ret3_i" [FIR_HLS.cpp:102]   --->   Operation 38 'extractvalue' 'newret53_i' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%newret55_i = extractvalue i144 %call_ret3_i" [FIR_HLS.cpp:102]   --->   Operation 39 'extractvalue' 'newret55_i' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%newret57_i = extractvalue i144 %call_ret3_i" [FIR_HLS.cpp:102]   --->   Operation 40 'extractvalue' 'newret57_i' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%newret59_i = extractvalue i144 %call_ret3_i" [FIR_HLS.cpp:102]   --->   Operation 41 'extractvalue' 'newret59_i' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln102 = store i32 %newret53_i, i32 %p_ZL19H_filter_FIR_int_42_0" [FIR_HLS.cpp:102]   --->   Operation 42 'store' 'store_ln102' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln102 = store i32 %newret55_i, i32 %p_ZL19H_filter_FIR_int_42_1" [FIR_HLS.cpp:102]   --->   Operation 43 'store' 'store_ln102' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln102 = store i32 %newret57_i, i32 %p_ZL19H_filter_FIR_int_42_2" [FIR_HLS.cpp:102]   --->   Operation 44 'store' 'store_ln102' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln102 = store i32 %newret59_i, i32 %p_ZL19H_filter_FIR_int_42_3" [FIR_HLS.cpp:102]   --->   Operation 45 'store' 'store_ln102' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln102 = shl i16 %newret51_i, i16 2" [FIR_HLS.cpp:102]   --->   Operation 46 'shl' 'shl_ln102' <Predicate = (mod_value_load == 2)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.45ns)   --->   "%write_ln102 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %shl_ln102" [FIR_HLS.cpp:102]   --->   Operation 47 'write' 'write_ln102' <Predicate = (mod_value_load == 2)> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 48 [1/1] (0.52ns)   --->   "%br_ln105 = br void %INTERPOLATOR.exit" [FIR_HLS.cpp:105]   --->   Operation 48 'br' 'br_ln105' <Predicate = (mod_value_load == 2)> <Delay = 0.52>
ST_3 : Operation 49 [1/2] (4.50ns)   --->   "%call_ret2_i = call i144 @FIR_filter.1, i32 %p_ZL19H_filter_FIR_int_41_0_load, i32 %p_ZL19H_filter_FIR_int_41_1_load, i32 %p_ZL19H_filter_FIR_int_41_2_load, i32 %p_ZL19H_filter_FIR_int_41_3_load, i10 247, i13 7105, i14 7338, i13 2100, i10 562, i16 %y2_load" [FIR_HLS.cpp:98]   --->   Operation 49 'call' 'call_ret2_i' <Predicate = (mod_value_load == 1)> <Delay = 4.50> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%newret41_i = extractvalue i144 %call_ret2_i" [FIR_HLS.cpp:98]   --->   Operation 50 'extractvalue' 'newret41_i' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%newret43_i = extractvalue i144 %call_ret2_i" [FIR_HLS.cpp:98]   --->   Operation 51 'extractvalue' 'newret43_i' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%newret45_i = extractvalue i144 %call_ret2_i" [FIR_HLS.cpp:98]   --->   Operation 52 'extractvalue' 'newret45_i' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%newret47_i = extractvalue i144 %call_ret2_i" [FIR_HLS.cpp:98]   --->   Operation 53 'extractvalue' 'newret47_i' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%newret49_i = extractvalue i144 %call_ret2_i" [FIR_HLS.cpp:98]   --->   Operation 54 'extractvalue' 'newret49_i' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %newret43_i, i32 %p_ZL19H_filter_FIR_int_41_0" [FIR_HLS.cpp:98]   --->   Operation 55 'store' 'store_ln98' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %newret45_i, i32 %p_ZL19H_filter_FIR_int_41_1" [FIR_HLS.cpp:98]   --->   Operation 56 'store' 'store_ln98' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %newret47_i, i32 %p_ZL19H_filter_FIR_int_41_2" [FIR_HLS.cpp:98]   --->   Operation 57 'store' 'store_ln98' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln98 = store i32 %newret49_i, i32 %p_ZL19H_filter_FIR_int_41_3" [FIR_HLS.cpp:98]   --->   Operation 58 'store' 'store_ln98' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln98 = shl i16 %newret41_i, i16 2" [FIR_HLS.cpp:98]   --->   Operation 59 'shl' 'shl_ln98' <Predicate = (mod_value_load == 1)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.45ns)   --->   "%write_ln98 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %shl_ln98" [FIR_HLS.cpp:98]   --->   Operation 60 'write' 'write_ln98' <Predicate = (mod_value_load == 1)> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 61 [1/1] (0.52ns)   --->   "%br_ln100 = br void %INTERPOLATOR.exit" [FIR_HLS.cpp:100]   --->   Operation 61 'br' 'br_ln100' <Predicate = (mod_value_load == 1)> <Delay = 0.52>
ST_3 : Operation 62 [1/2] (5.85ns)   --->   "%call_ret_i = call i176 @FIR_filter.2, i32 %p_ZL19H_filter_FIR_int_40_0_load, i32 %p_ZL19H_filter_FIR_int_40_1_load, i32 %p_ZL19H_filter_FIR_int_40_2_load, i32 %p_ZL19H_filter_FIR_int_40_3_load, i32 %p_ZL19H_filter_FIR_int_40_4_load, i16 %kernel_out_read" [FIR_HLS.cpp:94]   --->   Operation 62 'call' 'call_ret_i' <Predicate = (mod_value_load == 0)> <Delay = 5.85> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%newret_i = extractvalue i176 %call_ret_i" [FIR_HLS.cpp:94]   --->   Operation 63 'extractvalue' 'newret_i' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%newret31_i = extractvalue i176 %call_ret_i" [FIR_HLS.cpp:94]   --->   Operation 64 'extractvalue' 'newret31_i' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%newret33_i = extractvalue i176 %call_ret_i" [FIR_HLS.cpp:94]   --->   Operation 65 'extractvalue' 'newret33_i' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%newret35_i = extractvalue i176 %call_ret_i" [FIR_HLS.cpp:94]   --->   Operation 66 'extractvalue' 'newret35_i' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%newret37_i = extractvalue i176 %call_ret_i" [FIR_HLS.cpp:94]   --->   Operation 67 'extractvalue' 'newret37_i' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%newret39_i = extractvalue i176 %call_ret_i" [FIR_HLS.cpp:94]   --->   Operation 68 'extractvalue' 'newret39_i' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln94 = store i32 %newret31_i, i32 %p_ZL19H_filter_FIR_int_40_0" [FIR_HLS.cpp:94]   --->   Operation 69 'store' 'store_ln94' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln94 = store i32 %newret33_i, i32 %p_ZL19H_filter_FIR_int_40_1" [FIR_HLS.cpp:94]   --->   Operation 70 'store' 'store_ln94' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln94 = store i32 %newret35_i, i32 %p_ZL19H_filter_FIR_int_40_2" [FIR_HLS.cpp:94]   --->   Operation 71 'store' 'store_ln94' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln94 = store i32 %newret37_i, i32 %p_ZL19H_filter_FIR_int_40_3" [FIR_HLS.cpp:94]   --->   Operation 72 'store' 'store_ln94' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln94 = store i32 %newret39_i, i32 %p_ZL19H_filter_FIR_int_40_4" [FIR_HLS.cpp:94]   --->   Operation 73 'store' 'store_ln94' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln94 = shl i16 %newret_i, i16 2" [FIR_HLS.cpp:94]   --->   Operation 74 'shl' 'shl_ln94' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.45ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %shl_ln94" [FIR_HLS.cpp:94]   --->   Operation 75 'write' 'write_ln94' <Predicate = (mod_value_load == 0)> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 76 [1/1] (0.52ns)   --->   "%br_ln96 = br void %INTERPOLATOR.exit" [FIR_HLS.cpp:96]   --->   Operation 76 'br' 'br_ln96' <Predicate = (mod_value_load == 0)> <Delay = 0.52>
ST_3 : Operation 77 [1/2] (4.50ns)   --->   "%call_ret1_i = call i144 @FIR_filter.1, i32 %p_ZL19H_filter_FIR_int_43_0_load, i32 %p_ZL19H_filter_FIR_int_43_1_load, i32 %p_ZL19H_filter_FIR_int_43_2_load, i32 %p_ZL19H_filter_FIR_int_43_3_load, i10 562, i13 2100, i14 7338, i13 7105, i10 247, i16 %y2_load" [FIR_HLS.cpp:107]   --->   Operation 77 'call' 'call_ret1_i' <Predicate = (mod_value_load == 3)> <Delay = 4.50> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%newret61_i = extractvalue i144 %call_ret1_i" [FIR_HLS.cpp:107]   --->   Operation 78 'extractvalue' 'newret61_i' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%newret63_i = extractvalue i144 %call_ret1_i" [FIR_HLS.cpp:107]   --->   Operation 79 'extractvalue' 'newret63_i' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%newret65_i = extractvalue i144 %call_ret1_i" [FIR_HLS.cpp:107]   --->   Operation 80 'extractvalue' 'newret65_i' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%newret67_i = extractvalue i144 %call_ret1_i" [FIR_HLS.cpp:107]   --->   Operation 81 'extractvalue' 'newret67_i' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%newret69_i = extractvalue i144 %call_ret1_i" [FIR_HLS.cpp:107]   --->   Operation 82 'extractvalue' 'newret69_i' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln107 = store i32 %newret63_i, i32 %p_ZL19H_filter_FIR_int_43_0" [FIR_HLS.cpp:107]   --->   Operation 83 'store' 'store_ln107' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln107 = store i32 %newret65_i, i32 %p_ZL19H_filter_FIR_int_43_1" [FIR_HLS.cpp:107]   --->   Operation 84 'store' 'store_ln107' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln107 = store i32 %newret67_i, i32 %p_ZL19H_filter_FIR_int_43_2" [FIR_HLS.cpp:107]   --->   Operation 85 'store' 'store_ln107' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln107 = store i32 %newret69_i, i32 %p_ZL19H_filter_FIR_int_43_3" [FIR_HLS.cpp:107]   --->   Operation 86 'store' 'store_ln107' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln107 = shl i16 %newret61_i, i16 2" [FIR_HLS.cpp:107]   --->   Operation 87 'shl' 'shl_ln107' <Predicate = (mod_value_load == 3)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.45ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %shl_ln107" [FIR_HLS.cpp:107]   --->   Operation 88 'write' 'write_ln107' <Predicate = (mod_value_load == 3)> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 89 [1/1] (0.52ns)   --->   "%br_ln0 = br void %INTERPOLATOR.exit"   --->   Operation 89 'br' 'br_ln0' <Predicate = (mod_value_load == 3)> <Delay = 0.52>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%storemerge2_i = phi i2 1, void %if.then.i, i2 2, void %if.then6.i, i2 0, void %if.else19.i, i2 3, void %if.then14.i"   --->   Operation 90 'phi' 'storemerge2_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln0 = store i2 %storemerge2_i, i2 %mod_value"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 7.189ns
The critical path consists of the following:
	'call' operation 144 bit ('call_ret3_i', FIR_HLS.cpp:102) to 'FIR_filter.1' [35]  (6.641 ns)
	blocking operation 0.548 ns on control path)

 <State 3>: 6.308ns
The critical path consists of the following:
	'call' operation 176 bit ('call_ret_i', FIR_HLS.cpp:94) to 'FIR_filter.2' [74]  (5.855 ns)
	'shl' operation 16 bit ('shl_ln94', FIR_HLS.cpp:94) [86]  (0.000 ns)
	axis write operation ('write_ln94', FIR_HLS.cpp:94) on port 'output_r' (FIR_HLS.cpp:94) [87]  (0.453 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
