<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_e025955df7d625b5b4f5fd3465d9c8da.html">AVR</a></li><li class="navelem"><a class="el" href="dir_88ebf0c1408e3a3b1c0df70923f233b8.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AVRFixupKinds.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AVRFixupKinds_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AVRFixupKinds.h - AVR Specific Fixup Entries ------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef LLVM_AVR_FIXUP_KINDS_H</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define LLVM_AVR_FIXUP_KINDS_H</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCFixup_8h.html">llvm/MC/MCFixup.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">namespace </span>AVR {</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/// The set of supported fixups.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/// Although most of the current fixup types reflect a unique relocation</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/// one can have multiple fixup types for a given relocation and thus need</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/// to be uniquely named.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/// \note This table *must* be in the same order of</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">///       MCFixupKindInfo Infos[AVR::NumTargetFixupKinds]</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">///       in `AVRAsmBackend.cpp`.</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1">   26</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1">Fixups</a> {<span class="comment"></span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">  /// A 32-bit AVR fixup.</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a500fa30f51cc74e5a90492f6b302334a">   28</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a500fa30f51cc74e5a90492f6b302334a">fixup_32</a> = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a02772a67f2052ae04bb9ef1ff9dc3cf8">FirstTargetFixupKind</a>,</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">  /// A 7-bit PC-relative fixup for the family of conditional</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">  /// branches which take 7-bit targets (BRNE,BRGT,etc).</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a60e6a283e3c8cbea62c15d290b3b7230">   32</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a60e6a283e3c8cbea62c15d290b3b7230">fixup_7_pcrel</a>,<span class="comment"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">  /// A 12-bit PC-relative fixup for the family of branches</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">  /// which take 12-bit targets (RJMP,RCALL,etc).</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">  /// \note Although the fixup is labelled as 13 bits, it</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">  ///       is actually only encoded in 12. The reason for</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">  ///       The nonmenclature is that AVR branch targets are</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  ///       rightshifted by 1, because instructions are always</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">  ///       aligned to 2 bytes, so the 0&#39;th bit is always 0.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">  ///       This way there is 13-bits of precision.</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aef7dfebd31b781d8947b5ee86ea8344b">   41</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aef7dfebd31b781d8947b5ee86ea8344b">fixup_13_pcrel</a>,</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">  /// A 16-bit address.</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a1988574074630219dd0822e790327356">   44</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a1988574074630219dd0822e790327356">fixup_16</a>,<span class="comment"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// A 16-bit program memory address.</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a0a7ad8e9592283440f485e0c10e944f2">   46</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a0a7ad8e9592283440f485e0c10e944f2">fixup_16_pm</a>,</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">  /// Replaces the 8-bit immediate with another value.</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a6b7175a9e13966bf2bebe7d0f196b462">   49</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a6b7175a9e13966bf2bebe7d0f196b462">fixup_ldi</a>,</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">  /// Replaces the immediate operand of a 16-bit `Rd, K` instruction</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">  /// with the lower 8 bits of a 16-bit value (bits 0-7).</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a72001e129a73846ac51da1bc606f8c2d">   53</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a72001e129a73846ac51da1bc606f8c2d">fixup_lo8_ldi</a>,<span class="comment"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">  /// Replaces the immediate operand of a 16-bit `Rd, K` instruction</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">  /// with the upper 8 bits of a 16-bit value (bits 8-15).</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a78ac987d603e1af3517bd49dacc5ee34">   56</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a78ac987d603e1af3517bd49dacc5ee34">fixup_hi8_ldi</a>,<span class="comment"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">  /// Replaces the immediate operand of a 16-bit `Rd, K` instruction</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">  /// with the upper 8 bits of a 24-bit value (bits 16-23).</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a382b86a3e3c868e6ddd9475944d8d1cd">   59</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a382b86a3e3c868e6ddd9475944d8d1cd">fixup_hh8_ldi</a>,<span class="comment"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  /// Replaces the immediate operand of a 16-bit `Rd, K` instruction</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">  /// with the upper 8 bits of a 32-bit value (bits 24-31).</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a5a57de6d17ac1d7fe855d0bdf7420b7e">   62</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a5a57de6d17ac1d7fe855d0bdf7420b7e">fixup_ms8_ldi</a>,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  /// Replaces the immediate operand of a 16-bit `Rd, K` instruction</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// with the lower 8 bits of a negated 16-bit value (bits 0-7).</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a58d3467e8ce0a23f1b6085534f4abf28">   66</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a58d3467e8ce0a23f1b6085534f4abf28">fixup_lo8_ldi_neg</a>,<span class="comment"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  /// Replaces the immediate operand of a 16-bit `Rd, K` instruction</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">  /// with the upper 8 bits of a negated 16-bit value (bits 8-15).</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aefc20853a2c98d2ef8a07255a98a6a22">   69</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aefc20853a2c98d2ef8a07255a98a6a22">fixup_hi8_ldi_neg</a>,<span class="comment"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  /// Replaces the immediate operand of a 16-bit `Rd, K` instruction</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// with the upper 8 bits of a negated negated 24-bit value (bits 16-23).</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a99d632ff5fa83e7b6ad4bf40eb108cbb">   72</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a99d632ff5fa83e7b6ad4bf40eb108cbb">fixup_hh8_ldi_neg</a>,<span class="comment"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// Replaces the immediate operand of a 16-bit `Rd, K` instruction</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// with the upper 8 bits of a negated negated 32-bit value (bits 24-31).</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a46b76675cc30a160bdc1efdfa54c26f2">   75</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a46b76675cc30a160bdc1efdfa54c26f2">fixup_ms8_ldi_neg</a>,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  /// Replaces the immediate operand of a 16-bit `Rd, K` instruction</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">  /// with the lower 8 bits of a 16-bit program memory address value (bits 0-7).</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a86089f48a39009fba6b797d64a5c3e38">   79</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a86089f48a39009fba6b797d64a5c3e38">fixup_lo8_ldi_pm</a>,<span class="comment"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">  /// Replaces the immediate operand of a 16-bit `Rd, K` instruction</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">  /// with the upper 8 bits of a 16-bit program memory address value (bits</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  /// 8-15).</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1ab13e48e1103a86880bd207573da528e9">   83</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1ab13e48e1103a86880bd207573da528e9">fixup_hi8_ldi_pm</a>,<span class="comment"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">  /// Replaces the immediate operand of a 16-bit `Rd, K` instruction</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  /// with the upper 8 bits of a 24-bit program memory address value (bits</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">  /// 16-23).</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a9ee8f8e04076fa4bb138a15c7c28691f">   87</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a9ee8f8e04076fa4bb138a15c7c28691f">fixup_hh8_ldi_pm</a>,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">  /// Replaces the immediate operand of a 16-bit `Rd, K` instruction</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">  /// with the lower 8 bits of a negated 16-bit program memory address value</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">  /// (bits 0-7).</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aa45c22f2c30f421e4b2efbefde64a2b8">   92</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aa45c22f2c30f421e4b2efbefde64a2b8">fixup_lo8_ldi_pm_neg</a>,<span class="comment"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">  /// Replaces the immediate operand of a 16-bit `Rd, K` instruction</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  /// with the upper 8 bits of a negated 16-bit program memory address value</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  /// (bits 8-15).</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a766028df6cd5759254edcfea42e8296d">   96</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a766028df6cd5759254edcfea42e8296d">fixup_hi8_ldi_pm_neg</a>,<span class="comment"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  /// Replaces the immediate operand of a 16-bit `Rd, K` instruction</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// with the upper 8 bits of a negated 24-bit program memory address value</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">  /// (bits 16-23).</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1ac8e2243f3ba6ba72cdea9d6e5d86a504">  100</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1ac8e2243f3ba6ba72cdea9d6e5d86a504">fixup_hh8_ldi_pm_neg</a>,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// A 22-bit fixup for the target of a `CALL k` or `JMP k` instruction.</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a223843ea9d717c21dd80bf8124e9a16e">  103</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a223843ea9d717c21dd80bf8124e9a16e">fixup_call</a>,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1afdbb8a9b4206897c419c5a93db879478">  105</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1afdbb8a9b4206897c419c5a93db879478">fixup_6</a>,<span class="comment"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">  /// A symbol+addr fixup for the `LDD &lt;x&gt;+&lt;n&gt;, &lt;r&gt;&quot; family of instructions.</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a5a35c5fe666b4d94dd0fec1399e3e46f">  107</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a5a35c5fe666b4d94dd0fec1399e3e46f">fixup_6_adiw</a>,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aa925266a218e48fd76747c51bd83615d">  109</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aa925266a218e48fd76747c51bd83615d">fixup_lo8_ldi_gs</a>,</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a1edd771e4ceba008a0aa03ca9aee683f">  110</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a1edd771e4ceba008a0aa03ca9aee683f">fixup_hi8_ldi_gs</a>,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1acdd0f7dd8821f18836309748e0502b09">  112</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1acdd0f7dd8821f18836309748e0502b09">fixup_8</a>,</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aa2d2fe99786c5857ad6ea10e4d3cd980">  113</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aa2d2fe99786c5857ad6ea10e4d3cd980">fixup_8_lo8</a>,</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1ac41084f0958f15695b00ec1f6421d5f1">  114</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1ac41084f0958f15695b00ec1f6421d5f1">fixup_8_hi8</a>,</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a5c874e004c307eb67afd5ea9a301f9c3">  115</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a5c874e004c307eb67afd5ea9a301f9c3">fixup_8_hlo8</a>,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a5a2eeb2fb2811f245cbf30d2c48abc1c">  117</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a5a2eeb2fb2811f245cbf30d2c48abc1c">fixup_diff8</a>,</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a085e8b08c76da2d683bd83bd15f6f6be">  118</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a085e8b08c76da2d683bd83bd15f6f6be">fixup_diff16</a>,</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aebac1fc0b48d2ccc07a425d70025d74f">  119</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aebac1fc0b48d2ccc07a425d70025d74f">fixup_diff32</a>,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1afffc03deb9be0873e82f17212493795e">  121</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1afffc03deb9be0873e82f17212493795e">fixup_lds_sts_16</a>,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">  /// A 6-bit port address.</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a8bfdf34483b345245854a23f35888527">  124</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a8bfdf34483b345245854a23f35888527">fixup_port6</a>,<span class="comment"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">  /// A 5-bit port address.</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aa417f149a7d5fd39ca8e72197c12b4d8">  126</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aa417f149a7d5fd39ca8e72197c12b4d8">fixup_port5</a>,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="comment">// Marker</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a3a1fa3eef584b35a695f93fb7e85a3a7">  129</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a3a1fa3eef584b35a695f93fb7e85a3a7">LastTargetFixupKind</a>,</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a6499d178b9964b2fc7b26cd8ebb82d24">  130</a></span>&#160;  <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a6499d178b9964b2fc7b26cd8ebb82d24">NumTargetFixupKinds</a> = <a class="code" href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a3a1fa3eef584b35a695f93fb7e85a3a7">LastTargetFixupKind</a> - <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a02772a67f2052ae04bb9ef1ff9dc3cf8">FirstTargetFixupKind</a></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;};</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR_1_1fixups.html">  133</a></span>&#160;<span class="keyword">namespace </span>fixups {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/// Adjusts the value of a branch target.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/// All branch targets in AVR are rightshifted by 1 to take advantage</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/// of the fact that all instructions are aligned to addresses of size</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/// 2, so bit 0 of an address is always 0. This gives us another bit</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/// of precision.</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/// \param[in,out] The target to adjust.</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AVR_1_1fixups.html#a045e45f75e22c4d3afb2756c80882710">  141</a></span>&#160;<span class="comment"></span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">inline</span> <span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1AVR_1_1fixups.html#a045e45f75e22c4d3afb2756c80882710">adjustBranchTarget</a>(<a class="code" href="classT.html">T</a> &amp;val) { val &gt;&gt;= 1; }</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;} <span class="comment">// end of namespace fixups</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;}</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;} <span class="comment">// end of namespace llvm::AVR</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#endif // LLVM_AVR_FIXUP_KINDS_H</span></div><div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1aefc20853a2c98d2ef8a07255a98a6a22"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aefc20853a2c98d2ef8a07255a98a6a22">llvm::AVR::fixup_hi8_ldi_neg</a></div><div class="ttdoc">Replaces the immediate operand of a 16-bit Rd, K instruction with the upper 8 bits of a negated 16-bi...</div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00069">AVRFixupKinds.h:69</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a86089f48a39009fba6b797d64a5c3e38"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a86089f48a39009fba6b797d64a5c3e38">llvm::AVR::fixup_lo8_ldi_pm</a></div><div class="ttdoc">Replaces the immediate operand of a 16-bit Rd, K instruction with the lower 8 bits of a 16-bit progra...</div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00079">AVRFixupKinds.h:79</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a766028df6cd5759254edcfea42e8296d"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a766028df6cd5759254edcfea42e8296d">llvm::AVR::fixup_hi8_ldi_pm_neg</a></div><div class="ttdoc">Replaces the immediate operand of a 16-bit Rd, K instruction with the upper 8 bits of a negated 16-bi...</div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00096">AVRFixupKinds.h:96</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a5a2eeb2fb2811f245cbf30d2c48abc1c"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a5a2eeb2fb2811f245cbf30d2c48abc1c">llvm::AVR::fixup_diff8</a></div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00117">AVRFixupKinds.h:117</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a02772a67f2052ae04bb9ef1ff9dc3cf8"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a02772a67f2052ae04bb9ef1ff9dc3cf8">llvm::FirstTargetFixupKind</a></div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00056">MCFixup.h:56</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1afffc03deb9be0873e82f17212493795e"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1afffc03deb9be0873e82f17212493795e">llvm::AVR::fixup_lds_sts_16</a></div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00121">AVRFixupKinds.h:121</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a1edd771e4ceba008a0aa03ca9aee683f"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a1edd771e4ceba008a0aa03ca9aee683f">llvm::AVR::fixup_hi8_ldi_gs</a></div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00110">AVRFixupKinds.h:110</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a58d3467e8ce0a23f1b6085534f4abf28"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a58d3467e8ce0a23f1b6085534f4abf28">llvm::AVR::fixup_lo8_ldi_neg</a></div><div class="ttdoc">Replaces the immediate operand of a 16-bit Rd, K instruction with the lower 8 bits of a negated 16-bi...</div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00066">AVRFixupKinds.h:66</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1ac41084f0958f15695b00ec1f6421d5f1"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1ac41084f0958f15695b00ec1f6421d5f1">llvm::AVR::fixup_8_hi8</a></div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00114">AVRFixupKinds.h:114</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a3a1fa3eef584b35a695f93fb7e85a3a7"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a3a1fa3eef584b35a695f93fb7e85a3a7">llvm::AVR::LastTargetFixupKind</a></div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00129">AVRFixupKinds.h:129</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a46b76675cc30a160bdc1efdfa54c26f2"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a46b76675cc30a160bdc1efdfa54c26f2">llvm::AVR::fixup_ms8_ldi_neg</a></div><div class="ttdoc">Replaces the immediate operand of a 16-bit Rd, K instruction with the upper 8 bits of a negated negat...</div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00075">AVRFixupKinds.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a72001e129a73846ac51da1bc606f8c2d"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a72001e129a73846ac51da1bc606f8c2d">llvm::AVR::fixup_lo8_ldi</a></div><div class="ttdoc">Replaces the immediate operand of a 16-bit Rd, K instruction with the lower 8 bits of a 16-bit value ...</div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00053">AVRFixupKinds.h:53</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a5c874e004c307eb67afd5ea9a301f9c3"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a5c874e004c307eb67afd5ea9a301f9c3">llvm::AVR::fixup_8_hlo8</a></div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00115">AVRFixupKinds.h:115</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a085e8b08c76da2d683bd83bd15f6f6be"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a085e8b08c76da2d683bd83bd15f6f6be">llvm::AVR::fixup_diff16</a></div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00118">AVRFixupKinds.h:118</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1aef7dfebd31b781d8947b5ee86ea8344b"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aef7dfebd31b781d8947b5ee86ea8344b">llvm::AVR::fixup_13_pcrel</a></div><div class="ttdoc">A 12-bit PC-relative fixup for the family of branches which take 12-bit targets (RJMP,RCALL,etc). </div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00041">AVRFixupKinds.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a60e6a283e3c8cbea62c15d290b3b7230"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a60e6a283e3c8cbea62c15d290b3b7230">llvm::AVR::fixup_7_pcrel</a></div><div class="ttdoc">A 7-bit PC-relative fixup for the family of conditional branches which take 7-bit targets (BRNE...</div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00032">AVRFixupKinds.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a99d632ff5fa83e7b6ad4bf40eb108cbb"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a99d632ff5fa83e7b6ad4bf40eb108cbb">llvm::AVR::fixup_hh8_ldi_neg</a></div><div class="ttdoc">Replaces the immediate operand of a 16-bit Rd, K instruction with the upper 8 bits of a negated negat...</div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00072">AVRFixupKinds.h:72</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1aa925266a218e48fd76747c51bd83615d"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aa925266a218e48fd76747c51bd83615d">llvm::AVR::fixup_lo8_ldi_gs</a></div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00109">AVRFixupKinds.h:109</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1aa417f149a7d5fd39ca8e72197c12b4d8"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aa417f149a7d5fd39ca8e72197c12b4d8">llvm::AVR::fixup_port5</a></div><div class="ttdoc">A 5-bit port address. </div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00126">AVRFixupKinds.h:126</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a1988574074630219dd0822e790327356"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a1988574074630219dd0822e790327356">llvm::AVR::fixup_16</a></div><div class="ttdoc">A 16-bit address. </div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00044">AVRFixupKinds.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a5a35c5fe666b4d94dd0fec1399e3e46f"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a5a35c5fe666b4d94dd0fec1399e3e46f">llvm::AVR::fixup_6_adiw</a></div><div class="ttdoc">A symbol+addr fixup for the `LDD &lt;x&gt;+&lt;n&gt;, &lt;r&gt;&quot; family of instructions. </div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00107">AVRFixupKinds.h:107</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a0a7ad8e9592283440f485e0c10e944f2"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a0a7ad8e9592283440f485e0c10e944f2">llvm::AVR::fixup_16_pm</a></div><div class="ttdoc">A 16-bit program memory address. </div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00046">AVRFixupKinds.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1ab13e48e1103a86880bd207573da528e9"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1ab13e48e1103a86880bd207573da528e9">llvm::AVR::fixup_hi8_ldi_pm</a></div><div class="ttdoc">Replaces the immediate operand of a 16-bit Rd, K instruction with the upper 8 bits of a 16-bit progra...</div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00083">AVRFixupKinds.h:83</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a8bfdf34483b345245854a23f35888527"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a8bfdf34483b345245854a23f35888527">llvm::AVR::fixup_port6</a></div><div class="ttdoc">A 6-bit port address. </div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00124">AVRFixupKinds.h:124</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1ac8e2243f3ba6ba72cdea9d6e5d86a504"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1ac8e2243f3ba6ba72cdea9d6e5d86a504">llvm::AVR::fixup_hh8_ldi_pm_neg</a></div><div class="ttdoc">Replaces the immediate operand of a 16-bit Rd, K instruction with the upper 8 bits of a negated 24-bi...</div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00100">AVRFixupKinds.h:100</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a78ac987d603e1af3517bd49dacc5ee34"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a78ac987d603e1af3517bd49dacc5ee34">llvm::AVR::fixup_hi8_ldi</a></div><div class="ttdoc">Replaces the immediate operand of a 16-bit Rd, K instruction with the upper 8 bits of a 16-bit value ...</div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00056">AVRFixupKinds.h:56</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1">llvm::AVR::Fixups</a></div><div class="ttdeci">Fixups</div><div class="ttdoc">The set of supported fixups. </div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00026">AVRFixupKinds.h:26</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_1_1fixups_html_a045e45f75e22c4d3afb2756c80882710"><div class="ttname"><a href="namespacellvm_1_1AVR_1_1fixups.html#a045e45f75e22c4d3afb2756c80882710">llvm::AVR::fixups::adjustBranchTarget</a></div><div class="ttdeci">void adjustBranchTarget(T &amp;val)</div><div class="ttdoc">Adjusts the value of a branch target. </div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00141">AVRFixupKinds.h:141</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1aa2d2fe99786c5857ad6ea10e4d3cd980"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aa2d2fe99786c5857ad6ea10e4d3cd980">llvm::AVR::fixup_8_lo8</a></div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00113">AVRFixupKinds.h:113</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1aa45c22f2c30f421e4b2efbefde64a2b8"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aa45c22f2c30f421e4b2efbefde64a2b8">llvm::AVR::fixup_lo8_ldi_pm_neg</a></div><div class="ttdoc">Replaces the immediate operand of a 16-bit Rd, K instruction with the lower 8 bits of a negated 16-bi...</div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00092">AVRFixupKinds.h:92</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a5a57de6d17ac1d7fe855d0bdf7420b7e"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a5a57de6d17ac1d7fe855d0bdf7420b7e">llvm::AVR::fixup_ms8_ldi</a></div><div class="ttdoc">Replaces the immediate operand of a 16-bit Rd, K instruction with the upper 8 bits of a 32-bit value ...</div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00062">AVRFixupKinds.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a6499d178b9964b2fc7b26cd8ebb82d24"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a6499d178b9964b2fc7b26cd8ebb82d24">llvm::AVR::NumTargetFixupKinds</a></div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00130">AVRFixupKinds.h:130</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1acdd0f7dd8821f18836309748e0502b09"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1acdd0f7dd8821f18836309748e0502b09">llvm::AVR::fixup_8</a></div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00112">AVRFixupKinds.h:112</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1afdbb8a9b4206897c419c5a93db879478"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1afdbb8a9b4206897c419c5a93db879478">llvm::AVR::fixup_6</a></div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00105">AVRFixupKinds.h:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a223843ea9d717c21dd80bf8124e9a16e"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a223843ea9d717c21dd80bf8124e9a16e">llvm::AVR::fixup_call</a></div><div class="ttdoc">A 22-bit fixup for the target of a CALL k or JMP k instruction. </div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00103">AVRFixupKinds.h:103</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a9ee8f8e04076fa4bb138a15c7c28691f"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a9ee8f8e04076fa4bb138a15c7c28691f">llvm::AVR::fixup_hh8_ldi_pm</a></div><div class="ttdoc">Replaces the immediate operand of a 16-bit Rd, K instruction with the upper 8 bits of a 24-bit progra...</div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00087">AVRFixupKinds.h:87</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1aebac1fc0b48d2ccc07a425d70025d74f"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1aebac1fc0b48d2ccc07a425d70025d74f">llvm::AVR::fixup_diff32</a></div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00119">AVRFixupKinds.h:119</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a382b86a3e3c868e6ddd9475944d8d1cd"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a382b86a3e3c868e6ddd9475944d8d1cd">llvm::AVR::fixup_hh8_ldi</a></div><div class="ttdoc">Replaces the immediate operand of a 16-bit Rd, K instruction with the upper 8 bits of a 24-bit value ...</div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00059">AVRFixupKinds.h:59</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a6b7175a9e13966bf2bebe7d0f196b462"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a6b7175a9e13966bf2bebe7d0f196b462">llvm::AVR::fixup_ldi</a></div><div class="ttdoc">Replaces the 8-bit immediate with another value. </div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00049">AVRFixupKinds.h:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1AVR_html_ae093893769f0a31accd70fbf3fd419b1a500fa30f51cc74e5a90492f6b302334a"><div class="ttname"><a href="namespacellvm_1_1AVR.html#ae093893769f0a31accd70fbf3fd419b1a500fa30f51cc74e5a90492f6b302334a">llvm::AVR::fixup_32</a></div><div class="ttdoc">A 32-bit AVR fixup. </div><div class="ttdef"><b>Definition:</b> <a href="AVRFixupKinds_8h_source.html#l00028">AVRFixupKinds.h:28</a></div></div>
<div class="ttc" id="MCFixup_8h_html"><div class="ttname"><a href="MCFixup_8h.html">MCFixup.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:58 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
