
-- VHDL Instantiation Created from source file top.vhd -- 16:46:54 10/23/2022
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT top
	PORT(
		clk : IN std_logic;
		reset : IN std_logic;       
		);
	END COMPONENT;

	Inst_top: top PORT MAP(
		clk => ,
		reset => 
	);


