INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
WARNING: [VRFC 10-3676] redeclaration of ansi port 'timer_int_o' is not allowed [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:180]
INFO: [VRFC 10-2458] undeclared symbol stallreq_exe, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v:250]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v:155]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2458] undeclared symbol div_temp0, assumed default net type wire [D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/hilo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/scu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/func_test/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
