<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BRAM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BRAM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BRAM.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="BRAM.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BRAM.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="example_ram.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="example_ram.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="example_ram.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="example_ram.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="example_ram.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="example_ram.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="example_ram.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="example_ram.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="example_ram_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="example_ram_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="example_ram_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_example_ram_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_example_ram_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_example_ram_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_example_ram_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1606289308" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1606289308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606290870" xil_pn:in_ck="707679129282773949" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1606290870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BRAM.vhd"/>
      <outfile xil_pn:name="example_ram.vhd"/>
      <outfile xil_pn:name="tb_example_ram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1606289462" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9170448503530340330" xil_pn:start_ts="1606289462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606289462" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2568370368959112498" xil_pn:start_ts="1606289462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606289308" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4816815138014085180" xil_pn:start_ts="1606289308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606290870" xil_pn:in_ck="707679129282773949" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1606290870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BRAM.vhd"/>
      <outfile xil_pn:name="example_ram.vhd"/>
      <outfile xil_pn:name="tb_example_ram.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1606290874" xil_pn:in_ck="707679129282773949" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5362621691520758217" xil_pn:start_ts="1606290870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_example_ram_beh.prj"/>
      <outfile xil_pn:name="tb_example_ram_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1608073381" xil_pn:in_ck="928399490090599375" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4838004366508640906" xil_pn:start_ts="1608073379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_example_ram_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1606419371" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1606419371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606419371" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5461708260347364218" xil_pn:start_ts="1606419371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606419371" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4816815138014085180" xil_pn:start_ts="1606419371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606419371" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1606419371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606419371" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5041330374483307826" xil_pn:start_ts="1606419371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606419371" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1606419371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606419371" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1129077821607364722" xil_pn:start_ts="1606419371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606419378" xil_pn:in_ck="8189858002967789965" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="5527560051287828814" xil_pn:start_ts="1606419371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="example_ram.lso"/>
      <outfile xil_pn:name="example_ram.ngc"/>
      <outfile xil_pn:name="example_ram.ngr"/>
      <outfile xil_pn:name="example_ram.prj"/>
      <outfile xil_pn:name="example_ram.stx"/>
      <outfile xil_pn:name="example_ram.syr"/>
      <outfile xil_pn:name="example_ram.xst"/>
      <outfile xil_pn:name="example_ram_vhdl.prj"/>
      <outfile xil_pn:name="example_ram_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
