|gm_controller
CLOCK_27 => CLOCK_27.IN1
CLOCK_50 => CLOCK_50.IN1
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => rst_n.IN8
KEY[1] => comb.IN1
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN1
SW[17] => SW[17].IN1
HEX0[0] <= seg7:h0.port1
HEX0[1] <= seg7:h0.port1
HEX0[2] <= seg7:h0.port1
HEX0[3] <= seg7:h0.port1
HEX0[4] <= seg7:h0.port1
HEX0[5] <= seg7:h0.port1
HEX0[6] <= seg7:h0.port1
HEX1[0] <= seg7:h1.port1
HEX1[1] <= seg7:h1.port1
HEX1[2] <= seg7:h1.port1
HEX1[3] <= seg7:h1.port1
HEX1[4] <= seg7:h1.port1
HEX1[5] <= seg7:h1.port1
HEX1[6] <= seg7:h1.port1
HEX2[0] <= seg7:h2.port1
HEX2[1] <= seg7:h2.port1
HEX2[2] <= seg7:h2.port1
HEX2[3] <= seg7:h2.port1
HEX2[4] <= seg7:h2.port1
HEX2[5] <= seg7:h2.port1
HEX2[6] <= seg7:h2.port1
HEX3[0] <= seg7:h3.port1
HEX3[1] <= seg7:h3.port1
HEX3[2] <= seg7:h3.port1
HEX3[3] <= seg7:h3.port1
HEX3[4] <= seg7:h3.port1
HEX3[5] <= seg7:h3.port1
HEX3[6] <= seg7:h3.port1
HEX4[0] <= seg7:h4.port1
HEX4[1] <= seg7:h4.port1
HEX4[2] <= seg7:h4.port1
HEX4[3] <= seg7:h4.port1
HEX4[4] <= seg7:h4.port1
HEX4[5] <= seg7:h4.port1
HEX4[6] <= seg7:h4.port1
HEX5[0] <= seg7:h5.port1
HEX5[1] <= seg7:h5.port1
HEX5[2] <= seg7:h5.port1
HEX5[3] <= seg7:h5.port1
HEX5[4] <= seg7:h5.port1
HEX5[5] <= seg7:h5.port1
HEX5[6] <= seg7:h5.port1
HEX6[0] <= seg7:h6.port1
HEX6[1] <= seg7:h6.port1
HEX6[2] <= seg7:h6.port1
HEX6[3] <= seg7:h6.port1
HEX6[4] <= seg7:h6.port1
HEX6[5] <= seg7:h6.port1
HEX6[6] <= seg7:h6.port1
HEX7[0] <= seg7:h7.port1
HEX7[1] <= seg7:h7.port1
HEX7[2] <= seg7:h7.port1
HEX7[3] <= seg7:h7.port1
HEX7[4] <= seg7:h7.port1
HEX7[5] <= seg7:h7.port1
HEX7[6] <= seg7:h7.port1
LEDG[0] <= <GND>
LEDG[1] <= LEDG.DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= LEDG.DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= rx_packet:recevie_packet.rx_waiting
LEDG[4] <= <GND>
LEDG[5] <= dm9000a_controller:ethernet.rx_bad_packet
LEDG[6] <= pulse_timer:two_sec.port2
LEDG[7] <= dm9000a_controller:ethernet.link_status
LEDG[8] <= <GND>
LEDR[0] <= dm9000a_controller:ethernet.rx_fifo_empty
LEDR[1] <= dm9000a_controller:ethernet.rx_fifo_full
LEDR[2] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
UART_TXD <= <GND>
UART_RXD => ~NO_FANOUT~
IRDA_TXD <= <GND>
IRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <> processor1:the_processor1.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[1] <> processor1:the_processor1.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[2] <> processor1:the_processor1.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[3] <> processor1:the_processor1.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[4] <> processor1:the_processor1.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[5] <> processor1:the_processor1.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[6] <> processor1:the_processor1.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[7] <> processor1:the_processor1.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[8] <> processor1:the_processor1.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[9] <> processor1:the_processor1.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[10] <> processor1:the_processor1.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[11] <> processor1:the_processor1.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[12] <> processor1:the_processor1.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[13] <> processor1:the_processor1.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[14] <> processor1:the_processor1.zs_dq_to_and_from_the_sdram_0
DRAM_DQ[15] <> processor1:the_processor1.zs_dq_to_and_from_the_sdram_0
DRAM_ADDR[0] <= processor1:the_processor1.zs_addr_from_the_sdram_0
DRAM_ADDR[1] <= processor1:the_processor1.zs_addr_from_the_sdram_0
DRAM_ADDR[2] <= processor1:the_processor1.zs_addr_from_the_sdram_0
DRAM_ADDR[3] <= processor1:the_processor1.zs_addr_from_the_sdram_0
DRAM_ADDR[4] <= processor1:the_processor1.zs_addr_from_the_sdram_0
DRAM_ADDR[5] <= processor1:the_processor1.zs_addr_from_the_sdram_0
DRAM_ADDR[6] <= processor1:the_processor1.zs_addr_from_the_sdram_0
DRAM_ADDR[7] <= processor1:the_processor1.zs_addr_from_the_sdram_0
DRAM_ADDR[8] <= processor1:the_processor1.zs_addr_from_the_sdram_0
DRAM_ADDR[9] <= processor1:the_processor1.zs_addr_from_the_sdram_0
DRAM_ADDR[10] <= processor1:the_processor1.zs_addr_from_the_sdram_0
DRAM_ADDR[11] <= processor1:the_processor1.zs_addr_from_the_sdram_0
DRAM_LDQM <= processor1:the_processor1.zs_dqm_from_the_sdram_0
DRAM_UDQM <= processor1:the_processor1.zs_dqm_from_the_sdram_0
DRAM_WE_N <= processor1:the_processor1.zs_we_n_from_the_sdram_0
DRAM_CAS_N <= processor1:the_processor1.zs_cas_n_from_the_sdram_0
DRAM_RAS_N <= processor1:the_processor1.zs_ras_n_from_the_sdram_0
DRAM_CS_N <= processor1:the_processor1.zs_cs_n_from_the_sdram_0
DRAM_BA_0 <= processor1:the_processor1.zs_ba_from_the_sdram_0
DRAM_BA_1 <= processor1:the_processor1.zs_ba_from_the_sdram_0
DRAM_CLK <= processor1:the_processor1.DRAM_CLK_from_the_de_boards_0
DRAM_CKE <= processor1:the_processor1.zs_cke_from_the_sdram_0
FL_DQ[0] <> FL_DQ[0]
FL_DQ[1] <> FL_DQ[1]
FL_DQ[2] <> FL_DQ[2]
FL_DQ[3] <> FL_DQ[3]
FL_DQ[4] <> FL_DQ[4]
FL_DQ[5] <> FL_DQ[5]
FL_DQ[6] <> FL_DQ[6]
FL_DQ[7] <> FL_DQ[7]
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_WE_N <= <GND>
FL_RST_N <= <GND>
FL_OE_N <= <GND>
FL_CE_N <= <GND>
SRAM_DQ[0] <> processor1:the_processor1.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[1] <> processor1:the_processor1.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[2] <> processor1:the_processor1.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[3] <> processor1:the_processor1.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[4] <> processor1:the_processor1.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[5] <> processor1:the_processor1.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[6] <> processor1:the_processor1.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[7] <> processor1:the_processor1.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[8] <> processor1:the_processor1.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[9] <> processor1:the_processor1.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[10] <> processor1:the_processor1.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[11] <> processor1:the_processor1.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[12] <> processor1:the_processor1.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[13] <> processor1:the_processor1.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[14] <> processor1:the_processor1.SRAM_DQ_to_and_from_the_sram_0
SRAM_DQ[15] <> processor1:the_processor1.SRAM_DQ_to_and_from_the_sram_0
SRAM_ADDR[0] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[1] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[2] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[3] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[4] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[5] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[6] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[7] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[8] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[9] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[10] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[11] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[12] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[13] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[14] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[15] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[16] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_ADDR[17] <= processor1:the_processor1.SRAM_ADDR_from_the_sram_0
SRAM_UB_N <= processor1:the_processor1.SRAM_UB_N_from_the_sram_0
SRAM_LB_N <= processor1:the_processor1.SRAM_LB_N_from_the_sram_0
SRAM_WE_N <= processor1:the_processor1.SRAM_WE_N_from_the_sram_0
SRAM_CE_N <= processor1:the_processor1.SRAM_CE_N_from_the_sram_0
SRAM_OE_N <= processor1:the_processor1.SRAM_OE_N_from_the_sram_0
OTG_DATA[0] <> OTG_DATA[0]
OTG_DATA[1] <> OTG_DATA[1]
OTG_DATA[2] <> OTG_DATA[2]
OTG_DATA[3] <> OTG_DATA[3]
OTG_DATA[4] <> OTG_DATA[4]
OTG_DATA[5] <> OTG_DATA[5]
OTG_DATA[6] <> OTG_DATA[6]
OTG_DATA[7] <> OTG_DATA[7]
OTG_DATA[8] <> OTG_DATA[8]
OTG_DATA[9] <> OTG_DATA[9]
OTG_DATA[10] <> OTG_DATA[10]
OTG_DATA[11] <> OTG_DATA[11]
OTG_DATA[12] <> OTG_DATA[12]
OTG_DATA[13] <> OTG_DATA[13]
OTG_DATA[14] <> OTG_DATA[14]
OTG_DATA[15] <> OTG_DATA[15]
OTG_ADDR[0] <= <GND>
OTG_ADDR[1] <= <GND>
OTG_CS_N <= <GND>
OTG_RD_N <= <GND>
OTG_WR_N <= <GND>
OTG_RST_N <= <GND>
OTG_FSPEED <= <GND>
OTG_LSPEED <= <GND>
OTG_INT0 => ~NO_FANOUT~
OTG_INT1 => ~NO_FANOUT~
OTG_DREQ0 => ~NO_FANOUT~
OTG_DREQ1 => ~NO_FANOUT~
OTG_DACK0_N <= <GND>
OTG_DACK1_N <= <GND>
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RW <= processor1:the_processor1.LCD_RW_from_the_lcd_0
LCD_EN <= processor1:the_processor1.LCD_E_from_the_lcd_0
LCD_RS <= processor1:the_processor1.LCD_RS_from_the_lcd_0
LCD_DATA[0] <> processor1:the_processor1.LCD_data_to_and_from_the_lcd_0
LCD_DATA[0] <> LCD_DATA[0]
LCD_DATA[1] <> processor1:the_processor1.LCD_data_to_and_from_the_lcd_0
LCD_DATA[1] <> LCD_DATA[1]
LCD_DATA[2] <> processor1:the_processor1.LCD_data_to_and_from_the_lcd_0
LCD_DATA[2] <> LCD_DATA[2]
LCD_DATA[3] <> processor1:the_processor1.LCD_data_to_and_from_the_lcd_0
LCD_DATA[3] <> LCD_DATA[3]
LCD_DATA[4] <> processor1:the_processor1.LCD_data_to_and_from_the_lcd_0
LCD_DATA[4] <> LCD_DATA[4]
LCD_DATA[5] <> processor1:the_processor1.LCD_data_to_and_from_the_lcd_0
LCD_DATA[5] <> LCD_DATA[5]
LCD_DATA[6] <> processor1:the_processor1.LCD_data_to_and_from_the_lcd_0
LCD_DATA[6] <> LCD_DATA[6]
LCD_DATA[7] <> processor1:the_processor1.LCD_data_to_and_from_the_lcd_0
LCD_DATA[7] <> LCD_DATA[7]
SD_DAT <> SD_DAT
SD_DAT3 <> <UNC>
SD_CMD <> <UNC>
SD_CLK <= <GND>
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
TDO <= <GND>
I2C_SDAT <> processor1:the_processor1.I2C_SDAT_to_and_from_the_audio_and_video_config_0
I2C_SCLK <= processor1:the_processor1.I2C_SCLK_from_the_audio_and_video_config_0
PS2_DAT => ~NO_FANOUT~
PS2_CLK => ~NO_FANOUT~
VGA_CLK <= ENET_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= processor1:the_processor1.VGA_HS_from_the_vga_0
VGA_VS <= processor1:the_processor1.VGA_VS_from_the_vga_0
VGA_BLANK <= processor1:the_processor1.VGA_BLANK_from_the_vga_0
VGA_SYNC <= processor1:the_processor1.VGA_SYNC_from_the_vga_0
VGA_R[0] <= processor1:the_processor1.VGA_R_from_the_vga_0
VGA_R[1] <= processor1:the_processor1.VGA_R_from_the_vga_0
VGA_R[2] <= processor1:the_processor1.VGA_R_from_the_vga_0
VGA_R[3] <= processor1:the_processor1.VGA_R_from_the_vga_0
VGA_R[4] <= processor1:the_processor1.VGA_R_from_the_vga_0
VGA_R[5] <= processor1:the_processor1.VGA_R_from_the_vga_0
VGA_R[6] <= processor1:the_processor1.VGA_R_from_the_vga_0
VGA_R[7] <= processor1:the_processor1.VGA_R_from_the_vga_0
VGA_R[8] <= processor1:the_processor1.VGA_R_from_the_vga_0
VGA_R[9] <= processor1:the_processor1.VGA_R_from_the_vga_0
VGA_G[0] <= processor1:the_processor1.VGA_G_from_the_vga_0
VGA_G[1] <= processor1:the_processor1.VGA_G_from_the_vga_0
VGA_G[2] <= processor1:the_processor1.VGA_G_from_the_vga_0
VGA_G[3] <= processor1:the_processor1.VGA_G_from_the_vga_0
VGA_G[4] <= processor1:the_processor1.VGA_G_from_the_vga_0
VGA_G[5] <= processor1:the_processor1.VGA_G_from_the_vga_0
VGA_G[6] <= processor1:the_processor1.VGA_G_from_the_vga_0
VGA_G[7] <= processor1:the_processor1.VGA_G_from_the_vga_0
VGA_G[8] <= processor1:the_processor1.VGA_G_from_the_vga_0
VGA_G[9] <= processor1:the_processor1.VGA_G_from_the_vga_0
VGA_B[0] <= processor1:the_processor1.VGA_B_from_the_vga_0
VGA_B[1] <= processor1:the_processor1.VGA_B_from_the_vga_0
VGA_B[2] <= processor1:the_processor1.VGA_B_from_the_vga_0
VGA_B[3] <= processor1:the_processor1.VGA_B_from_the_vga_0
VGA_B[4] <= processor1:the_processor1.VGA_B_from_the_vga_0
VGA_B[5] <= processor1:the_processor1.VGA_B_from_the_vga_0
VGA_B[6] <= processor1:the_processor1.VGA_B_from_the_vga_0
VGA_B[7] <= processor1:the_processor1.VGA_B_from_the_vga_0
VGA_B[8] <= processor1:the_processor1.VGA_B_from_the_vga_0
VGA_B[9] <= processor1:the_processor1.VGA_B_from_the_vga_0
ENET_DATA[0] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[1] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[2] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[3] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[4] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[5] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[6] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[7] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[8] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[9] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[10] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[11] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[12] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[13] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[14] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[15] <> dm9000a_controller:ethernet.enet_data
ENET_CMD <= dm9000a_controller:ethernet.enet_cmd
ENET_CS_N <= dm9000a_controller:ethernet.enet_cs_n
ENET_WR_N <= dm9000a_controller:ethernet.enet_wr_n
ENET_RD_N <= dm9000a_controller:ethernet.enet_rd_n
ENET_RST_N <= dm9000a_controller:ethernet.enet_rst_n
ENET_INT => ENET_INT.IN1
ENET_CLK <= ENET_CLK.DB_MAX_OUTPUT_PORT_TYPE
AUD_ADCLRCK <> processor1:the_processor1.AUD_ADCLRCK_to_and_from_the_audio_0
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_DACLRCK <> processor1:the_processor1.AUD_DACLRCK_to_and_from_the_audio_0
AUD_DACDAT <= processor1:the_processor1.AUD_DACDAT_from_the_audio_0
AUD_BCLK <> processor1:the_processor1.AUD_BCLK_to_and_from_the_audio_0
AUD_XCK <= processor1:the_processor1.AUD_XCK_from_the_de_boards_0
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
TD_RESET <= <GND>
GPIO_0[0] <> GPIO_0[0]
GPIO_0[1] <> GPIO_0[1]
GPIO_0[2] <> GPIO_0[2]
GPIO_0[3] <> GPIO_0[3]
GPIO_0[4] <> GPIO_0[4]
GPIO_0[5] <> GPIO_0[5]
GPIO_0[6] <> GPIO_0[6]
GPIO_0[7] <> GPIO_0[7]
GPIO_0[8] <> GPIO_0[8]
GPIO_0[9] <> GPIO_0[9]
GPIO_0[10] <> GPIO_0[10]
GPIO_0[11] <> GPIO_0[11]
GPIO_0[12] <> GPIO_0[12]
GPIO_0[13] <> GPIO_0[13]
GPIO_0[14] <> GPIO_0[14]
GPIO_0[15] <> GPIO_0[15]
GPIO_0[16] <> GPIO_0[16]
GPIO_0[17] <> GPIO_0[17]
GPIO_0[18] <> GPIO_0[18]
GPIO_0[19] <> GPIO_0[19]
GPIO_0[20] <> GPIO_0[20]
GPIO_0[21] <> GPIO_0[21]
GPIO_0[22] <> GPIO_0[22]
GPIO_0[23] <> GPIO_0[23]
GPIO_0[24] <> GPIO_0[24]
GPIO_0[25] <> GPIO_0[25]
GPIO_0[26] <> GPIO_0[26]
GPIO_0[27] <> GPIO_0[27]
GPIO_0[28] <> GPIO_0[28]
GPIO_0[29] <> GPIO_0[29]
GPIO_0[30] <> GPIO_0[30]
GPIO_0[31] <> GPIO_0[31]
GPIO_0[32] <> GPIO_0[32]
GPIO_0[33] <> GPIO_0[33]
GPIO_0[34] <> GPIO_0[34]
GPIO_0[35] <> GPIO_0[35]
GPIO_1[0] <> GPIO_1[0]
GPIO_1[1] <> GPIO_1[1]
GPIO_1[2] <> GPIO_1[2]
GPIO_1[3] <> GPIO_1[3]
GPIO_1[4] <> GPIO_1[4]
GPIO_1[5] <> GPIO_1[5]
GPIO_1[6] <> GPIO_1[6]
GPIO_1[7] <> GPIO_1[7]
GPIO_1[8] <> GPIO_1[8]
GPIO_1[9] <> GPIO_1[9]
GPIO_1[10] <> GPIO_1[10]
GPIO_1[11] <> GPIO_1[11]
GPIO_1[12] <> GPIO_1[12]
GPIO_1[13] <> GPIO_1[13]
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> GPIO_1[15]
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> GPIO_1[18]
GPIO_1[19] <> GPIO_1[19]
GPIO_1[20] <> GPIO_1[20]
GPIO_1[21] <> GPIO_1[21]
GPIO_1[22] <> GPIO_1[22]
GPIO_1[23] <> GPIO_1[23]
GPIO_1[24] <> GPIO_1[24]
GPIO_1[25] <> GPIO_1[25]
GPIO_1[26] <> GPIO_1[26]
GPIO_1[27] <> GPIO_1[27]
GPIO_1[28] <> GPIO_1[28]
GPIO_1[29] <> GPIO_1[29]
GPIO_1[30] <> GPIO_1[30]
GPIO_1[31] <> GPIO_1[31]
GPIO_1[32] <> GPIO_1[32]
GPIO_1[33] <> GPIO_1[33]
GPIO_1[34] <> GPIO_1[34]
GPIO_1[35] <> GPIO_1[35]


|gm_controller|debounce_DE2_SW:debSW
clk => clk.IN18
rst_n => rst_n.IN18
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN1
SW[17] => SW[17].IN1
SWO[0] <= debouncer:sw0.port3
SWO[1] <= debouncer:sw1.port3
SWO[2] <= debouncer:sw2.port3
SWO[3] <= debouncer:sw3.port3
SWO[4] <= debouncer:sw4.port3
SWO[5] <= debouncer:sw5.port3
SWO[6] <= debouncer:sw6.port3
SWO[7] <= debouncer:sw7.port3
SWO[8] <= debouncer:sw8.port3
SWO[9] <= debouncer:sw9.port3
SWO[10] <= debouncer:sw10.port3
SWO[11] <= debouncer:sw11.port3
SWO[12] <= debouncer:sw12.port3
SWO[13] <= debouncer:sw13.port3
SWO[14] <= debouncer:sw14.port3
SWO[15] <= debouncer:sw15.port3
SWO[16] <= debouncer:sw16.port3
SWO[17] <= debouncer:sw17.port3


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw0
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw1
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw2
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw3
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw4
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw5
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw6
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw7
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw8
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw9
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw10
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw11
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw12
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw13
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw14
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw15
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw16
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|debounce_DE2_SW:debSW|debouncer:sw17
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|pulse_timer:quart_sec
clk => pulse_1_clk_on~reg0.CLK
clk => pulse_clk~reg0.CLK
clk => pulse_timer[0].CLK
clk => pulse_timer[1].CLK
clk => pulse_timer[2].CLK
clk => pulse_timer[3].CLK
clk => pulse_timer[4].CLK
clk => pulse_timer[5].CLK
clk => pulse_timer[6].CLK
clk => pulse_timer[7].CLK
clk => pulse_timer[8].CLK
clk => pulse_timer[9].CLK
clk => pulse_timer[10].CLK
clk => pulse_timer[11].CLK
clk => pulse_timer[12].CLK
clk => pulse_timer[13].CLK
clk => pulse_timer[14].CLK
clk => pulse_timer[15].CLK
clk => pulse_timer[16].CLK
clk => pulse_timer[17].CLK
clk => pulse_timer[18].CLK
clk => pulse_timer[19].CLK
clk => pulse_timer[20].CLK
clk => pulse_timer[21].CLK
clk => pulse_timer[22].CLK
clk => pulse_timer[23].CLK
clk => pulse_timer[24].CLK
clk => pulse_timer[25].CLK
clk => pulse_timer[26].CLK
clk => pulse_timer[27].CLK
clk => pulse_timer[28].CLK
clk => pulse_timer[29].CLK
clk => pulse_timer[30].CLK
clk => pulse_timer[31].CLK
clk => pulse_timer[32].CLK
clk => pulse_state~2.DATAIN
rst_n => pulse_1_clk_on~reg0.ACLR
rst_n => pulse_clk~reg0.PRESET
rst_n => pulse_timer[0].ACLR
rst_n => pulse_timer[1].ACLR
rst_n => pulse_timer[2].ACLR
rst_n => pulse_timer[3].ACLR
rst_n => pulse_timer[4].ACLR
rst_n => pulse_timer[5].ACLR
rst_n => pulse_timer[6].ACLR
rst_n => pulse_timer[7].ACLR
rst_n => pulse_timer[8].ACLR
rst_n => pulse_timer[9].ACLR
rst_n => pulse_timer[10].ACLR
rst_n => pulse_timer[11].ACLR
rst_n => pulse_timer[12].ACLR
rst_n => pulse_timer[13].ACLR
rst_n => pulse_timer[14].ACLR
rst_n => pulse_timer[15].ACLR
rst_n => pulse_timer[16].ACLR
rst_n => pulse_timer[17].ACLR
rst_n => pulse_timer[18].ACLR
rst_n => pulse_timer[19].ACLR
rst_n => pulse_timer[20].ACLR
rst_n => pulse_timer[21].ACLR
rst_n => pulse_timer[22].ACLR
rst_n => pulse_timer[23].ACLR
rst_n => pulse_timer[24].ACLR
rst_n => pulse_timer[25].ACLR
rst_n => pulse_timer[26].ACLR
rst_n => pulse_timer[27].ACLR
rst_n => pulse_timer[28].ACLR
rst_n => pulse_timer[29].ACLR
rst_n => pulse_timer[30].ACLR
rst_n => pulse_timer[31].ACLR
rst_n => pulse_timer[32].ACLR
rst_n => pulse_state~4.DATAIN
pulse_clk <= pulse_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_1_clk_on <= pulse_1_clk_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_time[0] => LessThan0.IN33
pulse_time[1] => LessThan0.IN32
pulse_time[2] => LessThan0.IN31
pulse_time[3] => LessThan0.IN30
pulse_time[4] => LessThan0.IN29
pulse_time[5] => LessThan0.IN28
pulse_time[6] => LessThan0.IN27
pulse_time[7] => LessThan0.IN26
pulse_time[8] => LessThan0.IN25
pulse_time[9] => LessThan0.IN24
pulse_time[10] => LessThan0.IN23
pulse_time[11] => LessThan0.IN22
pulse_time[12] => LessThan0.IN21
pulse_time[13] => LessThan0.IN20
pulse_time[14] => LessThan0.IN19
pulse_time[15] => LessThan0.IN18
pulse_time[16] => LessThan0.IN17
pulse_time[17] => LessThan0.IN16
pulse_time[18] => LessThan0.IN15
pulse_time[19] => LessThan0.IN14
pulse_time[20] => LessThan0.IN13
pulse_time[21] => LessThan0.IN12
pulse_time[22] => LessThan0.IN11
pulse_time[23] => LessThan0.IN10
pulse_time[24] => LessThan0.IN9
pulse_time[25] => LessThan0.IN8
pulse_time[26] => LessThan0.IN7
pulse_time[27] => LessThan0.IN6
pulse_time[28] => LessThan0.IN5
pulse_time[29] => LessThan0.IN4
pulse_time[30] => LessThan0.IN3
pulse_time[31] => LessThan0.IN2


|gm_controller|pulse_timer:two_sec
clk => pulse_1_clk_on~reg0.CLK
clk => pulse_clk~reg0.CLK
clk => pulse_timer[0].CLK
clk => pulse_timer[1].CLK
clk => pulse_timer[2].CLK
clk => pulse_timer[3].CLK
clk => pulse_timer[4].CLK
clk => pulse_timer[5].CLK
clk => pulse_timer[6].CLK
clk => pulse_timer[7].CLK
clk => pulse_timer[8].CLK
clk => pulse_timer[9].CLK
clk => pulse_timer[10].CLK
clk => pulse_timer[11].CLK
clk => pulse_timer[12].CLK
clk => pulse_timer[13].CLK
clk => pulse_timer[14].CLK
clk => pulse_timer[15].CLK
clk => pulse_timer[16].CLK
clk => pulse_timer[17].CLK
clk => pulse_timer[18].CLK
clk => pulse_timer[19].CLK
clk => pulse_timer[20].CLK
clk => pulse_timer[21].CLK
clk => pulse_timer[22].CLK
clk => pulse_timer[23].CLK
clk => pulse_timer[24].CLK
clk => pulse_timer[25].CLK
clk => pulse_timer[26].CLK
clk => pulse_timer[27].CLK
clk => pulse_timer[28].CLK
clk => pulse_timer[29].CLK
clk => pulse_timer[30].CLK
clk => pulse_timer[31].CLK
clk => pulse_timer[32].CLK
clk => pulse_state~2.DATAIN
rst_n => pulse_1_clk_on~reg0.ACLR
rst_n => pulse_clk~reg0.PRESET
rst_n => pulse_timer[0].ACLR
rst_n => pulse_timer[1].ACLR
rst_n => pulse_timer[2].ACLR
rst_n => pulse_timer[3].ACLR
rst_n => pulse_timer[4].ACLR
rst_n => pulse_timer[5].ACLR
rst_n => pulse_timer[6].ACLR
rst_n => pulse_timer[7].ACLR
rst_n => pulse_timer[8].ACLR
rst_n => pulse_timer[9].ACLR
rst_n => pulse_timer[10].ACLR
rst_n => pulse_timer[11].ACLR
rst_n => pulse_timer[12].ACLR
rst_n => pulse_timer[13].ACLR
rst_n => pulse_timer[14].ACLR
rst_n => pulse_timer[15].ACLR
rst_n => pulse_timer[16].ACLR
rst_n => pulse_timer[17].ACLR
rst_n => pulse_timer[18].ACLR
rst_n => pulse_timer[19].ACLR
rst_n => pulse_timer[20].ACLR
rst_n => pulse_timer[21].ACLR
rst_n => pulse_timer[22].ACLR
rst_n => pulse_timer[23].ACLR
rst_n => pulse_timer[24].ACLR
rst_n => pulse_timer[25].ACLR
rst_n => pulse_timer[26].ACLR
rst_n => pulse_timer[27].ACLR
rst_n => pulse_timer[28].ACLR
rst_n => pulse_timer[29].ACLR
rst_n => pulse_timer[30].ACLR
rst_n => pulse_timer[31].ACLR
rst_n => pulse_timer[32].ACLR
rst_n => pulse_state~4.DATAIN
pulse_clk <= pulse_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_1_clk_on <= pulse_1_clk_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_time[0] => LessThan0.IN33
pulse_time[1] => LessThan0.IN32
pulse_time[2] => LessThan0.IN31
pulse_time[3] => LessThan0.IN30
pulse_time[4] => LessThan0.IN29
pulse_time[5] => LessThan0.IN28
pulse_time[6] => LessThan0.IN27
pulse_time[7] => LessThan0.IN26
pulse_time[8] => LessThan0.IN25
pulse_time[9] => LessThan0.IN24
pulse_time[10] => LessThan0.IN23
pulse_time[11] => LessThan0.IN22
pulse_time[12] => LessThan0.IN21
pulse_time[13] => LessThan0.IN20
pulse_time[14] => LessThan0.IN19
pulse_time[15] => LessThan0.IN18
pulse_time[16] => LessThan0.IN17
pulse_time[17] => LessThan0.IN16
pulse_time[18] => LessThan0.IN15
pulse_time[19] => LessThan0.IN14
pulse_time[20] => LessThan0.IN13
pulse_time[21] => LessThan0.IN12
pulse_time[22] => LessThan0.IN11
pulse_time[23] => LessThan0.IN10
pulse_time[24] => LessThan0.IN9
pulse_time[25] => LessThan0.IN8
pulse_time[26] => LessThan0.IN7
pulse_time[27] => LessThan0.IN6
pulse_time[28] => LessThan0.IN5
pulse_time[29] => LessThan0.IN4
pulse_time[30] => LessThan0.IN3
pulse_time[31] => LessThan0.IN2


|gm_controller|processor1:the_processor1
clk_0 => clk_0.IN37
reset_n => reset_n_sources.IN1
AUD_ADCDAT_to_the_audio_0 => AUD_ADCDAT_to_the_audio_0.IN1
AUD_ADCLRCK_to_and_from_the_audio_0 <> audio_0:the_audio_0.AUD_ADCLRCK
AUD_BCLK_to_and_from_the_audio_0 <> audio_0:the_audio_0.AUD_BCLK
AUD_DACDAT_from_the_audio_0 <= audio_0:the_audio_0.AUD_DACDAT
AUD_DACLRCK_to_and_from_the_audio_0 <> audio_0:the_audio_0.AUD_DACLRCK
I2C_SCLK_from_the_audio_and_video_config_0 <= audio_and_video_config_0:the_audio_and_video_config_0.I2C_SCLK
I2C_SDAT_to_and_from_the_audio_and_video_config_0 <> audio_and_video_config_0:the_audio_and_video_config_0.I2C_SDAT
AUD_XCK_from_the_de_boards_0 <= de_boards_0:the_de_boards_0.AUD_XCK
DRAM_CLK_from_the_de_boards_0 <= de_boards_0:the_de_boards_0.DRAM_CLK
VGA_CLK_from_the_de_boards_0 <= de_boards_0:the_de_boards_0.VGA_CLK
ext_clk_27_to_the_de_boards_0 => ext_clk_27_to_the_de_boards_0.IN1
ext_clk_50_to_the_de_boards_0 => ext_clk_50_to_the_de_boards_0.IN1
system_clk_from_the_de_boards_0 <= de_boards_0:the_de_boards_0.system_clk
in_port_to_the_input_packet[0] => in_port_to_the_input_packet[0].IN1
in_port_to_the_input_packet[1] => in_port_to_the_input_packet[1].IN1
in_port_to_the_input_packet[2] => in_port_to_the_input_packet[2].IN1
in_port_to_the_input_packet[3] => in_port_to_the_input_packet[3].IN1
in_port_to_the_input_packet[4] => in_port_to_the_input_packet[4].IN1
in_port_to_the_input_packet[5] => in_port_to_the_input_packet[5].IN1
in_port_to_the_input_packet[6] => in_port_to_the_input_packet[6].IN1
in_port_to_the_input_packet[7] => in_port_to_the_input_packet[7].IN1
in_port_to_the_input_packet[8] => in_port_to_the_input_packet[8].IN1
in_port_to_the_input_packet[9] => in_port_to_the_input_packet[9].IN1
in_port_to_the_input_packet[10] => in_port_to_the_input_packet[10].IN1
in_port_to_the_input_packet[11] => in_port_to_the_input_packet[11].IN1
in_port_to_the_input_packet[12] => in_port_to_the_input_packet[12].IN1
in_port_to_the_input_packet[13] => in_port_to_the_input_packet[13].IN1
in_port_to_the_input_packet[14] => in_port_to_the_input_packet[14].IN1
in_port_to_the_input_packet[15] => in_port_to_the_input_packet[15].IN1
in_port_to_the_input_packet[16] => in_port_to_the_input_packet[16].IN1
in_port_to_the_input_packet[17] => in_port_to_the_input_packet[17].IN1
in_port_to_the_input_packet[18] => in_port_to_the_input_packet[18].IN1
in_port_to_the_input_packet[19] => in_port_to_the_input_packet[19].IN1
in_port_to_the_input_packet[20] => in_port_to_the_input_packet[20].IN1
in_port_to_the_input_packet[21] => in_port_to_the_input_packet[21].IN1
in_port_to_the_input_packet[22] => in_port_to_the_input_packet[22].IN1
in_port_to_the_input_packet[23] => in_port_to_the_input_packet[23].IN1
in_port_to_the_input_packet[24] => in_port_to_the_input_packet[24].IN1
in_port_to_the_input_packet[25] => in_port_to_the_input_packet[25].IN1
in_port_to_the_input_packet[26] => in_port_to_the_input_packet[26].IN1
in_port_to_the_input_packet[27] => in_port_to_the_input_packet[27].IN1
in_port_to_the_input_packet[28] => in_port_to_the_input_packet[28].IN1
in_port_to_the_input_packet[29] => in_port_to_the_input_packet[29].IN1
in_port_to_the_input_packet[30] => in_port_to_the_input_packet[30].IN1
in_port_to_the_input_packet[31] => in_port_to_the_input_packet[31].IN1
LCD_E_from_the_lcd_0 <= lcd_0:the_lcd_0.LCD_E
LCD_RS_from_the_lcd_0 <= lcd_0:the_lcd_0.LCD_RS
LCD_RW_from_the_lcd_0 <= lcd_0:the_lcd_0.LCD_RW
LCD_data_to_and_from_the_lcd_0[0] <> lcd_0:the_lcd_0.LCD_data
LCD_data_to_and_from_the_lcd_0[1] <> lcd_0:the_lcd_0.LCD_data
LCD_data_to_and_from_the_lcd_0[2] <> lcd_0:the_lcd_0.LCD_data
LCD_data_to_and_from_the_lcd_0[3] <> lcd_0:the_lcd_0.LCD_data
LCD_data_to_and_from_the_lcd_0[4] <> lcd_0:the_lcd_0.LCD_data
LCD_data_to_and_from_the_lcd_0[5] <> lcd_0:the_lcd_0.LCD_data
LCD_data_to_and_from_the_lcd_0[6] <> lcd_0:the_lcd_0.LCD_data
LCD_data_to_and_from_the_lcd_0[7] <> lcd_0:the_lcd_0.LCD_data
out_port_from_the_leds[0] <= leds:the_leds.out_port
out_port_from_the_leds[1] <= leds:the_leds.out_port
out_port_from_the_leds[2] <= leds:the_leds.out_port
out_port_from_the_leds[3] <= leds:the_leds.out_port
out_port_from_the_leds[4] <= leds:the_leds.out_port
out_port_from_the_leds[5] <= leds:the_leds.out_port
out_port_from_the_leds[6] <= leds:the_leds.out_port
out_port_from_the_leds[7] <= leds:the_leds.out_port
out_port_from_the_leds[8] <= leds:the_leds.out_port
out_port_from_the_leds[9] <= leds:the_leds.out_port
out_port_from_the_leds[10] <= leds:the_leds.out_port
out_port_from_the_leds[11] <= leds:the_leds.out_port
out_port_from_the_leds[12] <= leds:the_leds.out_port
out_port_from_the_leds[13] <= leds:the_leds.out_port
out_port_from_the_leds[14] <= leds:the_leds.out_port
out_port_from_the_leds[15] <= leds:the_leds.out_port
out_port_from_the_leds[16] <= leds:the_leds.out_port
out_port_from_the_leds[17] <= leds:the_leds.out_port
out_port_from_the_leds[18] <= leds:the_leds.out_port
out_port_from_the_leds[19] <= leds:the_leds.out_port
out_port_from_the_leds[20] <= leds:the_leds.out_port
out_port_from_the_leds[21] <= leds:the_leds.out_port
out_port_from_the_leds[22] <= leds:the_leds.out_port
out_port_from_the_leds[23] <= leds:the_leds.out_port
out_port_from_the_leds[24] <= leds:the_leds.out_port
out_port_from_the_leds[25] <= leds:the_leds.out_port
out_port_from_the_leds[26] <= leds:the_leds.out_port
out_port_from_the_output_packet[0] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[1] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[2] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[3] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[4] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[5] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[6] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[7] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[8] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[9] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[10] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[11] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[12] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[13] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[14] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[15] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[16] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[17] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[18] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[19] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[20] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[21] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[22] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[23] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[24] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[25] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[26] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[27] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[28] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[29] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[30] <= output_packet:the_output_packet.out_port
out_port_from_the_output_packet[31] <= output_packet:the_output_packet.out_port
in_port_to_the_push_buttons[0] => in_port_to_the_push_buttons[0].IN1
in_port_to_the_push_buttons[1] => in_port_to_the_push_buttons[1].IN1
in_port_to_the_push_buttons[2] => in_port_to_the_push_buttons[2].IN1
in_port_to_the_push_buttons[3] => in_port_to_the_push_buttons[3].IN1
zs_addr_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[2] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[3] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[4] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[5] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[6] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[7] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[8] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[9] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[10] <= sdram_0:the_sdram_0.zs_addr
zs_addr_from_the_sdram_0[11] <= sdram_0:the_sdram_0.zs_addr
zs_ba_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_ba
zs_ba_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_ba
zs_cas_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cas_n
zs_cke_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cke
zs_cs_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_cs_n
zs_dq_to_and_from_the_sdram_0[0] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[1] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[2] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[3] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[4] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[5] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[6] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[7] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[8] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[9] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[10] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[11] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[12] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[13] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[14] <> sdram_0:the_sdram_0.zs_dq
zs_dq_to_and_from_the_sdram_0[15] <> sdram_0:the_sdram_0.zs_dq
zs_dqm_from_the_sdram_0[0] <= sdram_0:the_sdram_0.zs_dqm
zs_dqm_from_the_sdram_0[1] <= sdram_0:the_sdram_0.zs_dqm
zs_ras_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_ras_n
zs_we_n_from_the_sdram_0 <= sdram_0:the_sdram_0.zs_we_n
SRAM_ADDR_from_the_sram_0[0] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[1] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[2] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[3] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[4] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[5] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[6] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[7] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[8] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[9] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[10] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[11] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[12] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[13] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[14] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[15] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[16] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_ADDR_from_the_sram_0[17] <= sram_0:the_sram_0.SRAM_ADDR
SRAM_CE_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_CE_N
SRAM_DQ_to_and_from_the_sram_0[0] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[1] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[2] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[3] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[4] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[5] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[6] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[7] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[8] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[9] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[10] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[11] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[12] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[13] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[14] <> sram_0:the_sram_0.SRAM_DQ
SRAM_DQ_to_and_from_the_sram_0[15] <> sram_0:the_sram_0.SRAM_DQ
SRAM_LB_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_LB_N
SRAM_OE_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_OE_N
SRAM_UB_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_UB_N
SRAM_WE_N_from_the_sram_0 <= sram_0:the_sram_0.SRAM_WE_N
in_port_to_the_switches[0] => in_port_to_the_switches[0].IN1
in_port_to_the_switches[1] => in_port_to_the_switches[1].IN1
in_port_to_the_switches[2] => in_port_to_the_switches[2].IN1
in_port_to_the_switches[3] => in_port_to_the_switches[3].IN1
in_port_to_the_switches[4] => in_port_to_the_switches[4].IN1
in_port_to_the_switches[5] => in_port_to_the_switches[5].IN1
in_port_to_the_switches[6] => in_port_to_the_switches[6].IN1
in_port_to_the_switches[7] => in_port_to_the_switches[7].IN1
in_port_to_the_switches[8] => in_port_to_the_switches[8].IN1
in_port_to_the_switches[9] => in_port_to_the_switches[9].IN1
in_port_to_the_switches[10] => in_port_to_the_switches[10].IN1
in_port_to_the_switches[11] => in_port_to_the_switches[11].IN1
in_port_to_the_switches[12] => in_port_to_the_switches[12].IN1
in_port_to_the_switches[13] => in_port_to_the_switches[13].IN1
in_port_to_the_switches[14] => in_port_to_the_switches[14].IN1
in_port_to_the_switches[15] => in_port_to_the_switches[15].IN1
in_port_to_the_switches[16] => in_port_to_the_switches[16].IN1
in_port_to_the_switches[17] => in_port_to_the_switches[17].IN1
VGA_BLANK_from_the_vga_0 <= vga_0:the_vga_0.VGA_BLANK
VGA_B_from_the_vga_0[0] <= vga_0:the_vga_0.VGA_B
VGA_B_from_the_vga_0[1] <= vga_0:the_vga_0.VGA_B
VGA_B_from_the_vga_0[2] <= vga_0:the_vga_0.VGA_B
VGA_B_from_the_vga_0[3] <= vga_0:the_vga_0.VGA_B
VGA_B_from_the_vga_0[4] <= vga_0:the_vga_0.VGA_B
VGA_B_from_the_vga_0[5] <= vga_0:the_vga_0.VGA_B
VGA_B_from_the_vga_0[6] <= vga_0:the_vga_0.VGA_B
VGA_B_from_the_vga_0[7] <= vga_0:the_vga_0.VGA_B
VGA_B_from_the_vga_0[8] <= vga_0:the_vga_0.VGA_B
VGA_B_from_the_vga_0[9] <= vga_0:the_vga_0.VGA_B
VGA_G_from_the_vga_0[0] <= vga_0:the_vga_0.VGA_G
VGA_G_from_the_vga_0[1] <= vga_0:the_vga_0.VGA_G
VGA_G_from_the_vga_0[2] <= vga_0:the_vga_0.VGA_G
VGA_G_from_the_vga_0[3] <= vga_0:the_vga_0.VGA_G
VGA_G_from_the_vga_0[4] <= vga_0:the_vga_0.VGA_G
VGA_G_from_the_vga_0[5] <= vga_0:the_vga_0.VGA_G
VGA_G_from_the_vga_0[6] <= vga_0:the_vga_0.VGA_G
VGA_G_from_the_vga_0[7] <= vga_0:the_vga_0.VGA_G
VGA_G_from_the_vga_0[8] <= vga_0:the_vga_0.VGA_G
VGA_G_from_the_vga_0[9] <= vga_0:the_vga_0.VGA_G
VGA_HS_from_the_vga_0 <= vga_0:the_vga_0.VGA_HS
VGA_R_from_the_vga_0[0] <= vga_0:the_vga_0.VGA_R
VGA_R_from_the_vga_0[1] <= vga_0:the_vga_0.VGA_R
VGA_R_from_the_vga_0[2] <= vga_0:the_vga_0.VGA_R
VGA_R_from_the_vga_0[3] <= vga_0:the_vga_0.VGA_R
VGA_R_from_the_vga_0[4] <= vga_0:the_vga_0.VGA_R
VGA_R_from_the_vga_0[5] <= vga_0:the_vga_0.VGA_R
VGA_R_from_the_vga_0[6] <= vga_0:the_vga_0.VGA_R
VGA_R_from_the_vga_0[7] <= vga_0:the_vga_0.VGA_R
VGA_R_from_the_vga_0[8] <= vga_0:the_vga_0.VGA_R
VGA_R_from_the_vga_0[9] <= vga_0:the_vga_0.VGA_R
VGA_SYNC_from_the_vga_0 <= vga_0:the_vga_0.VGA_SYNC
VGA_VS_from_the_vga_0 <= vga_0:the_vga_0.VGA_VS


|gm_controller|processor1:the_processor1|audio_0_avalon_audio_slave_arbitrator:the_audio_0_avalon_audio_slave
audio_0_avalon_audio_slave_irq => audio_0_avalon_audio_slave_irq_from_sa.DATAIN
audio_0_avalon_audio_slave_readdata[0] => audio_0_avalon_audio_slave_readdata_from_sa[0].DATAIN
audio_0_avalon_audio_slave_readdata[1] => audio_0_avalon_audio_slave_readdata_from_sa[1].DATAIN
audio_0_avalon_audio_slave_readdata[2] => audio_0_avalon_audio_slave_readdata_from_sa[2].DATAIN
audio_0_avalon_audio_slave_readdata[3] => audio_0_avalon_audio_slave_readdata_from_sa[3].DATAIN
audio_0_avalon_audio_slave_readdata[4] => audio_0_avalon_audio_slave_readdata_from_sa[4].DATAIN
audio_0_avalon_audio_slave_readdata[5] => audio_0_avalon_audio_slave_readdata_from_sa[5].DATAIN
audio_0_avalon_audio_slave_readdata[6] => audio_0_avalon_audio_slave_readdata_from_sa[6].DATAIN
audio_0_avalon_audio_slave_readdata[7] => audio_0_avalon_audio_slave_readdata_from_sa[7].DATAIN
audio_0_avalon_audio_slave_readdata[8] => audio_0_avalon_audio_slave_readdata_from_sa[8].DATAIN
audio_0_avalon_audio_slave_readdata[9] => audio_0_avalon_audio_slave_readdata_from_sa[9].DATAIN
audio_0_avalon_audio_slave_readdata[10] => audio_0_avalon_audio_slave_readdata_from_sa[10].DATAIN
audio_0_avalon_audio_slave_readdata[11] => audio_0_avalon_audio_slave_readdata_from_sa[11].DATAIN
audio_0_avalon_audio_slave_readdata[12] => audio_0_avalon_audio_slave_readdata_from_sa[12].DATAIN
audio_0_avalon_audio_slave_readdata[13] => audio_0_avalon_audio_slave_readdata_from_sa[13].DATAIN
audio_0_avalon_audio_slave_readdata[14] => audio_0_avalon_audio_slave_readdata_from_sa[14].DATAIN
audio_0_avalon_audio_slave_readdata[15] => audio_0_avalon_audio_slave_readdata_from_sa[15].DATAIN
audio_0_avalon_audio_slave_readdata[16] => audio_0_avalon_audio_slave_readdata_from_sa[16].DATAIN
audio_0_avalon_audio_slave_readdata[17] => audio_0_avalon_audio_slave_readdata_from_sa[17].DATAIN
audio_0_avalon_audio_slave_readdata[18] => audio_0_avalon_audio_slave_readdata_from_sa[18].DATAIN
audio_0_avalon_audio_slave_readdata[19] => audio_0_avalon_audio_slave_readdata_from_sa[19].DATAIN
audio_0_avalon_audio_slave_readdata[20] => audio_0_avalon_audio_slave_readdata_from_sa[20].DATAIN
audio_0_avalon_audio_slave_readdata[21] => audio_0_avalon_audio_slave_readdata_from_sa[21].DATAIN
audio_0_avalon_audio_slave_readdata[22] => audio_0_avalon_audio_slave_readdata_from_sa[22].DATAIN
audio_0_avalon_audio_slave_readdata[23] => audio_0_avalon_audio_slave_readdata_from_sa[23].DATAIN
audio_0_avalon_audio_slave_readdata[24] => audio_0_avalon_audio_slave_readdata_from_sa[24].DATAIN
audio_0_avalon_audio_slave_readdata[25] => audio_0_avalon_audio_slave_readdata_from_sa[25].DATAIN
audio_0_avalon_audio_slave_readdata[26] => audio_0_avalon_audio_slave_readdata_from_sa[26].DATAIN
audio_0_avalon_audio_slave_readdata[27] => audio_0_avalon_audio_slave_readdata_from_sa[27].DATAIN
audio_0_avalon_audio_slave_readdata[28] => audio_0_avalon_audio_slave_readdata_from_sa[28].DATAIN
audio_0_avalon_audio_slave_readdata[29] => audio_0_avalon_audio_slave_readdata_from_sa[29].DATAIN
audio_0_avalon_audio_slave_readdata[30] => audio_0_avalon_audio_slave_readdata_from_sa[30].DATAIN
audio_0_avalon_audio_slave_readdata[31] => audio_0_avalon_audio_slave_readdata_from_sa[31].DATAIN
clk => d1_audio_0_avalon_audio_slave_end_xfer~reg0.CLK
clk => cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave_shift_register.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => audio_0_avalon_audio_slave_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => audio_0_avalon_audio_slave_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN5
cpu_0_data_master_address_to_slave[5] => Equal0.IN4
cpu_0_data_master_address_to_slave[6] => Equal0.IN20
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN19
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN15
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN1
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter[0] => LessThan0.IN4
cpu_0_data_master_latency_counter[1] => LessThan0.IN3
cpu_0_data_master_read => cpu_0_data_master_requests_audio_0_avalon_audio_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_audio_0_avalon_audio_slave.IN1
cpu_0_data_master_read => audio_0_avalon_audio_slave_read.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_audio_0_avalon_audio_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_audio_0_avalon_audio_slave.IN1
cpu_0_data_master_write => audio_0_avalon_audio_slave_write.IN1
cpu_0_data_master_writedata[0] => audio_0_avalon_audio_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => audio_0_avalon_audio_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => audio_0_avalon_audio_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => audio_0_avalon_audio_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => audio_0_avalon_audio_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => audio_0_avalon_audio_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => audio_0_avalon_audio_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => audio_0_avalon_audio_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => audio_0_avalon_audio_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => audio_0_avalon_audio_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => audio_0_avalon_audio_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => audio_0_avalon_audio_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => audio_0_avalon_audio_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => audio_0_avalon_audio_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => audio_0_avalon_audio_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => audio_0_avalon_audio_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => audio_0_avalon_audio_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => audio_0_avalon_audio_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => audio_0_avalon_audio_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => audio_0_avalon_audio_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => audio_0_avalon_audio_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => audio_0_avalon_audio_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => audio_0_avalon_audio_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => audio_0_avalon_audio_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => audio_0_avalon_audio_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => audio_0_avalon_audio_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => audio_0_avalon_audio_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => audio_0_avalon_audio_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => audio_0_avalon_audio_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => audio_0_avalon_audio_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => audio_0_avalon_audio_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => audio_0_avalon_audio_slave_writedata[31].DATAIN
reset_n => cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave_shift_register.ACLR
reset_n => d1_audio_0_avalon_audio_slave_end_xfer~reg0.PRESET
reset_n => audio_0_avalon_audio_slave_reset.DATAIN
audio_0_avalon_audio_slave_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_chipselect <= cpu_0_data_master_qualified_request_audio_0_avalon_audio_slave.DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_irq_from_sa <= audio_0_avalon_audio_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_read <= audio_0_avalon_audio_slave_read.DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[0] <= audio_0_avalon_audio_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[1] <= audio_0_avalon_audio_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[2] <= audio_0_avalon_audio_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[3] <= audio_0_avalon_audio_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[4] <= audio_0_avalon_audio_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[5] <= audio_0_avalon_audio_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[6] <= audio_0_avalon_audio_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[7] <= audio_0_avalon_audio_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[8] <= audio_0_avalon_audio_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[9] <= audio_0_avalon_audio_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[10] <= audio_0_avalon_audio_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[11] <= audio_0_avalon_audio_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[12] <= audio_0_avalon_audio_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[13] <= audio_0_avalon_audio_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[14] <= audio_0_avalon_audio_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[15] <= audio_0_avalon_audio_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[16] <= audio_0_avalon_audio_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[17] <= audio_0_avalon_audio_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[18] <= audio_0_avalon_audio_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[19] <= audio_0_avalon_audio_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[20] <= audio_0_avalon_audio_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[21] <= audio_0_avalon_audio_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[22] <= audio_0_avalon_audio_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[23] <= audio_0_avalon_audio_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[24] <= audio_0_avalon_audio_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[25] <= audio_0_avalon_audio_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[26] <= audio_0_avalon_audio_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[27] <= audio_0_avalon_audio_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[28] <= audio_0_avalon_audio_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[29] <= audio_0_avalon_audio_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[30] <= audio_0_avalon_audio_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_readdata_from_sa[31] <= audio_0_avalon_audio_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_write <= audio_0_avalon_audio_slave_write.DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
audio_0_avalon_audio_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_audio_0_avalon_audio_slave <= cpu_0_data_master_qualified_request_audio_0_avalon_audio_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_audio_0_avalon_audio_slave <= cpu_0_data_master_qualified_request_audio_0_avalon_audio_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave <= cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_audio_0_avalon_audio_slave <= cpu_0_data_master_requests_audio_0_avalon_audio_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_audio_0_avalon_audio_slave_end_xfer <= d1_audio_0_avalon_audio_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|audio_0:the_audio_0
clk => clk.IN5
reset => reset.IN3
address[0] => Equal0.IN1
address[0] => Equal1.IN0
address[0] => Equal2.IN1
address[0] => Equal3.IN1
address[0] => Equal4.IN1
address[0] => Equal5.IN1
address[0] => Equal6.IN1
address[1] => Equal0.IN0
address[1] => Equal1.IN1
address[1] => Equal2.IN0
address[1] => Equal3.IN0
address[1] => Equal4.IN0
address[1] => Equal5.IN0
address[1] => Equal6.IN0
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => always2.IN0
chipselect => comb.IN1
chipselect => comb.IN1
chipselect => comb.IN1
chipselect => comb.IN1
read => comb.IN1
read => comb.IN1
write => always2.IN1
write => comb.IN1
write => comb.IN1
writedata[0] => writedata[0].IN2
writedata[1] => writedata[1].IN2
writedata[2] => writedata[2].IN2
writedata[3] => writedata[3].IN2
writedata[4] => writedata[4].IN2
writedata[5] => writedata[5].IN2
writedata[6] => writedata[6].IN2
writedata[7] => writedata[7].IN2
writedata[8] => writedata[8].IN2
writedata[9] => writedata[9].IN2
writedata[10] => writedata[10].IN2
writedata[11] => writedata[11].IN2
writedata[12] => writedata[12].IN2
writedata[13] => writedata[13].IN2
writedata[14] => writedata[14].IN2
writedata[15] => writedata[15].IN2
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK <> Altera_UP_Clock_Edge:Bit_Clock_Edges.test_clk
AUD_BCLK <> AUD_BCLK
AUD_ADCLRCK <> Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges.test_clk
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_DACLRCK <> Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges.test_clk
AUD_DACLRCK <> AUD_DACLRCK
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7041:auto_generated.data[0]
data[1] => scfifo_7041:auto_generated.data[1]
data[2] => scfifo_7041:auto_generated.data[2]
data[3] => scfifo_7041:auto_generated.data[3]
data[4] => scfifo_7041:auto_generated.data[4]
data[5] => scfifo_7041:auto_generated.data[5]
data[6] => scfifo_7041:auto_generated.data[6]
data[7] => scfifo_7041:auto_generated.data[7]
data[8] => scfifo_7041:auto_generated.data[8]
data[9] => scfifo_7041:auto_generated.data[9]
data[10] => scfifo_7041:auto_generated.data[10]
data[11] => scfifo_7041:auto_generated.data[11]
data[12] => scfifo_7041:auto_generated.data[12]
data[13] => scfifo_7041:auto_generated.data[13]
data[14] => scfifo_7041:auto_generated.data[14]
data[15] => scfifo_7041:auto_generated.data[15]
q[0] <= scfifo_7041:auto_generated.q[0]
q[1] <= scfifo_7041:auto_generated.q[1]
q[2] <= scfifo_7041:auto_generated.q[2]
q[3] <= scfifo_7041:auto_generated.q[3]
q[4] <= scfifo_7041:auto_generated.q[4]
q[5] <= scfifo_7041:auto_generated.q[5]
q[6] <= scfifo_7041:auto_generated.q[6]
q[7] <= scfifo_7041:auto_generated.q[7]
q[8] <= scfifo_7041:auto_generated.q[8]
q[9] <= scfifo_7041:auto_generated.q[9]
q[10] <= scfifo_7041:auto_generated.q[10]
q[11] <= scfifo_7041:auto_generated.q[11]
q[12] <= scfifo_7041:auto_generated.q[12]
q[13] <= scfifo_7041:auto_generated.q[13]
q[14] <= scfifo_7041:auto_generated.q[14]
q[15] <= scfifo_7041:auto_generated.q[15]
wrreq => scfifo_7041:auto_generated.wrreq
rdreq => scfifo_7041:auto_generated.rdreq
clock => scfifo_7041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7041:auto_generated.sclr
empty <= scfifo_7041:auto_generated.empty
full <= scfifo_7041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7041:auto_generated.usedw[0]
usedw[1] <= scfifo_7041:auto_generated.usedw[1]
usedw[2] <= scfifo_7041:auto_generated.usedw[2]
usedw[3] <= scfifo_7041:auto_generated.usedw[3]
usedw[4] <= scfifo_7041:auto_generated.usedw[4]
usedw[5] <= scfifo_7041:auto_generated.usedw[5]
usedw[6] <= scfifo_7041:auto_generated.usedw[6]


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated
clock => a_dpfifo_qn31:dpfifo.clock
data[0] => a_dpfifo_qn31:dpfifo.data[0]
data[1] => a_dpfifo_qn31:dpfifo.data[1]
data[2] => a_dpfifo_qn31:dpfifo.data[2]
data[3] => a_dpfifo_qn31:dpfifo.data[3]
data[4] => a_dpfifo_qn31:dpfifo.data[4]
data[5] => a_dpfifo_qn31:dpfifo.data[5]
data[6] => a_dpfifo_qn31:dpfifo.data[6]
data[7] => a_dpfifo_qn31:dpfifo.data[7]
data[8] => a_dpfifo_qn31:dpfifo.data[8]
data[9] => a_dpfifo_qn31:dpfifo.data[9]
data[10] => a_dpfifo_qn31:dpfifo.data[10]
data[11] => a_dpfifo_qn31:dpfifo.data[11]
data[12] => a_dpfifo_qn31:dpfifo.data[12]
data[13] => a_dpfifo_qn31:dpfifo.data[13]
data[14] => a_dpfifo_qn31:dpfifo.data[14]
data[15] => a_dpfifo_qn31:dpfifo.data[15]
empty <= a_dpfifo_qn31:dpfifo.empty
full <= a_dpfifo_qn31:dpfifo.full
q[0] <= a_dpfifo_qn31:dpfifo.q[0]
q[1] <= a_dpfifo_qn31:dpfifo.q[1]
q[2] <= a_dpfifo_qn31:dpfifo.q[2]
q[3] <= a_dpfifo_qn31:dpfifo.q[3]
q[4] <= a_dpfifo_qn31:dpfifo.q[4]
q[5] <= a_dpfifo_qn31:dpfifo.q[5]
q[6] <= a_dpfifo_qn31:dpfifo.q[6]
q[7] <= a_dpfifo_qn31:dpfifo.q[7]
q[8] <= a_dpfifo_qn31:dpfifo.q[8]
q[9] <= a_dpfifo_qn31:dpfifo.q[9]
q[10] <= a_dpfifo_qn31:dpfifo.q[10]
q[11] <= a_dpfifo_qn31:dpfifo.q[11]
q[12] <= a_dpfifo_qn31:dpfifo.q[12]
q[13] <= a_dpfifo_qn31:dpfifo.q[13]
q[14] <= a_dpfifo_qn31:dpfifo.q[14]
q[15] <= a_dpfifo_qn31:dpfifo.q[15]
rdreq => a_dpfifo_qn31:dpfifo.rreq
sclr => a_dpfifo_qn31:dpfifo.sclr
usedw[0] <= a_dpfifo_qn31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_qn31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_qn31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_qn31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_qn31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_qn31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_qn31:dpfifo.usedw[6]
wrreq => a_dpfifo_qn31:dpfifo.wreq


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo
clock => altsyncram_vc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_vc81:FIFOram.data_a[0]
data[1] => altsyncram_vc81:FIFOram.data_a[1]
data[2] => altsyncram_vc81:FIFOram.data_a[2]
data[3] => altsyncram_vc81:FIFOram.data_a[3]
data[4] => altsyncram_vc81:FIFOram.data_a[4]
data[5] => altsyncram_vc81:FIFOram.data_a[5]
data[6] => altsyncram_vc81:FIFOram.data_a[6]
data[7] => altsyncram_vc81:FIFOram.data_a[7]
data[8] => altsyncram_vc81:FIFOram.data_a[8]
data[9] => altsyncram_vc81:FIFOram.data_a[9]
data[10] => altsyncram_vc81:FIFOram.data_a[10]
data[11] => altsyncram_vc81:FIFOram.data_a[11]
data[12] => altsyncram_vc81:FIFOram.data_a[12]
data[13] => altsyncram_vc81:FIFOram.data_a[13]
data[14] => altsyncram_vc81:FIFOram.data_a[14]
data[15] => altsyncram_vc81:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_vc81:FIFOram.q_b[0]
q[1] <= altsyncram_vc81:FIFOram.q_b[1]
q[2] <= altsyncram_vc81:FIFOram.q_b[2]
q[3] <= altsyncram_vc81:FIFOram.q_b[3]
q[4] <= altsyncram_vc81:FIFOram.q_b[4]
q[5] <= altsyncram_vc81:FIFOram.q_b[5]
q[6] <= altsyncram_vc81:FIFOram.q_b[6]
q[7] <= altsyncram_vc81:FIFOram.q_b[7]
q[8] <= altsyncram_vc81:FIFOram.q_b[8]
q[9] <= altsyncram_vc81:FIFOram.q_b[9]
q[10] <= altsyncram_vc81:FIFOram.q_b[10]
q[11] <= altsyncram_vc81:FIFOram.q_b[11]
q[12] <= altsyncram_vc81:FIFOram.q_b[12]
q[13] <= altsyncram_vc81:FIFOram.q_b[13]
q[14] <= altsyncram_vc81:FIFOram.q_b[14]
q[15] <= altsyncram_vc81:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_vc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7041:auto_generated.data[0]
data[1] => scfifo_7041:auto_generated.data[1]
data[2] => scfifo_7041:auto_generated.data[2]
data[3] => scfifo_7041:auto_generated.data[3]
data[4] => scfifo_7041:auto_generated.data[4]
data[5] => scfifo_7041:auto_generated.data[5]
data[6] => scfifo_7041:auto_generated.data[6]
data[7] => scfifo_7041:auto_generated.data[7]
data[8] => scfifo_7041:auto_generated.data[8]
data[9] => scfifo_7041:auto_generated.data[9]
data[10] => scfifo_7041:auto_generated.data[10]
data[11] => scfifo_7041:auto_generated.data[11]
data[12] => scfifo_7041:auto_generated.data[12]
data[13] => scfifo_7041:auto_generated.data[13]
data[14] => scfifo_7041:auto_generated.data[14]
data[15] => scfifo_7041:auto_generated.data[15]
q[0] <= scfifo_7041:auto_generated.q[0]
q[1] <= scfifo_7041:auto_generated.q[1]
q[2] <= scfifo_7041:auto_generated.q[2]
q[3] <= scfifo_7041:auto_generated.q[3]
q[4] <= scfifo_7041:auto_generated.q[4]
q[5] <= scfifo_7041:auto_generated.q[5]
q[6] <= scfifo_7041:auto_generated.q[6]
q[7] <= scfifo_7041:auto_generated.q[7]
q[8] <= scfifo_7041:auto_generated.q[8]
q[9] <= scfifo_7041:auto_generated.q[9]
q[10] <= scfifo_7041:auto_generated.q[10]
q[11] <= scfifo_7041:auto_generated.q[11]
q[12] <= scfifo_7041:auto_generated.q[12]
q[13] <= scfifo_7041:auto_generated.q[13]
q[14] <= scfifo_7041:auto_generated.q[14]
q[15] <= scfifo_7041:auto_generated.q[15]
wrreq => scfifo_7041:auto_generated.wrreq
rdreq => scfifo_7041:auto_generated.rdreq
clock => scfifo_7041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7041:auto_generated.sclr
empty <= scfifo_7041:auto_generated.empty
full <= scfifo_7041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7041:auto_generated.usedw[0]
usedw[1] <= scfifo_7041:auto_generated.usedw[1]
usedw[2] <= scfifo_7041:auto_generated.usedw[2]
usedw[3] <= scfifo_7041:auto_generated.usedw[3]
usedw[4] <= scfifo_7041:auto_generated.usedw[4]
usedw[5] <= scfifo_7041:auto_generated.usedw[5]
usedw[6] <= scfifo_7041:auto_generated.usedw[6]


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated
clock => a_dpfifo_qn31:dpfifo.clock
data[0] => a_dpfifo_qn31:dpfifo.data[0]
data[1] => a_dpfifo_qn31:dpfifo.data[1]
data[2] => a_dpfifo_qn31:dpfifo.data[2]
data[3] => a_dpfifo_qn31:dpfifo.data[3]
data[4] => a_dpfifo_qn31:dpfifo.data[4]
data[5] => a_dpfifo_qn31:dpfifo.data[5]
data[6] => a_dpfifo_qn31:dpfifo.data[6]
data[7] => a_dpfifo_qn31:dpfifo.data[7]
data[8] => a_dpfifo_qn31:dpfifo.data[8]
data[9] => a_dpfifo_qn31:dpfifo.data[9]
data[10] => a_dpfifo_qn31:dpfifo.data[10]
data[11] => a_dpfifo_qn31:dpfifo.data[11]
data[12] => a_dpfifo_qn31:dpfifo.data[12]
data[13] => a_dpfifo_qn31:dpfifo.data[13]
data[14] => a_dpfifo_qn31:dpfifo.data[14]
data[15] => a_dpfifo_qn31:dpfifo.data[15]
empty <= a_dpfifo_qn31:dpfifo.empty
full <= a_dpfifo_qn31:dpfifo.full
q[0] <= a_dpfifo_qn31:dpfifo.q[0]
q[1] <= a_dpfifo_qn31:dpfifo.q[1]
q[2] <= a_dpfifo_qn31:dpfifo.q[2]
q[3] <= a_dpfifo_qn31:dpfifo.q[3]
q[4] <= a_dpfifo_qn31:dpfifo.q[4]
q[5] <= a_dpfifo_qn31:dpfifo.q[5]
q[6] <= a_dpfifo_qn31:dpfifo.q[6]
q[7] <= a_dpfifo_qn31:dpfifo.q[7]
q[8] <= a_dpfifo_qn31:dpfifo.q[8]
q[9] <= a_dpfifo_qn31:dpfifo.q[9]
q[10] <= a_dpfifo_qn31:dpfifo.q[10]
q[11] <= a_dpfifo_qn31:dpfifo.q[11]
q[12] <= a_dpfifo_qn31:dpfifo.q[12]
q[13] <= a_dpfifo_qn31:dpfifo.q[13]
q[14] <= a_dpfifo_qn31:dpfifo.q[14]
q[15] <= a_dpfifo_qn31:dpfifo.q[15]
rdreq => a_dpfifo_qn31:dpfifo.rreq
sclr => a_dpfifo_qn31:dpfifo.sclr
usedw[0] <= a_dpfifo_qn31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_qn31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_qn31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_qn31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_qn31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_qn31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_qn31:dpfifo.usedw[6]
wrreq => a_dpfifo_qn31:dpfifo.wreq


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo
clock => altsyncram_vc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_vc81:FIFOram.data_a[0]
data[1] => altsyncram_vc81:FIFOram.data_a[1]
data[2] => altsyncram_vc81:FIFOram.data_a[2]
data[3] => altsyncram_vc81:FIFOram.data_a[3]
data[4] => altsyncram_vc81:FIFOram.data_a[4]
data[5] => altsyncram_vc81:FIFOram.data_a[5]
data[6] => altsyncram_vc81:FIFOram.data_a[6]
data[7] => altsyncram_vc81:FIFOram.data_a[7]
data[8] => altsyncram_vc81:FIFOram.data_a[8]
data[9] => altsyncram_vc81:FIFOram.data_a[9]
data[10] => altsyncram_vc81:FIFOram.data_a[10]
data[11] => altsyncram_vc81:FIFOram.data_a[11]
data[12] => altsyncram_vc81:FIFOram.data_a[12]
data[13] => altsyncram_vc81:FIFOram.data_a[13]
data[14] => altsyncram_vc81:FIFOram.data_a[14]
data[15] => altsyncram_vc81:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_vc81:FIFOram.q_b[0]
q[1] <= altsyncram_vc81:FIFOram.q_b[1]
q[2] <= altsyncram_vc81:FIFOram.q_b[2]
q[3] <= altsyncram_vc81:FIFOram.q_b[3]
q[4] <= altsyncram_vc81:FIFOram.q_b[4]
q[5] <= altsyncram_vc81:FIFOram.q_b[5]
q[6] <= altsyncram_vc81:FIFOram.q_b[6]
q[7] <= altsyncram_vc81:FIFOram.q_b[7]
q[8] <= altsyncram_vc81:FIFOram.q_b[8]
q[9] <= altsyncram_vc81:FIFOram.q_b[9]
q[10] <= altsyncram_vc81:FIFOram.q_b[10]
q[11] <= altsyncram_vc81:FIFOram.q_b[11]
q[12] <= altsyncram_vc81:FIFOram.q_b[12]
q[13] <= altsyncram_vc81:FIFOram.q_b[13]
q[14] <= altsyncram_vc81:FIFOram.q_b[14]
q[15] <= altsyncram_vc81:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_vc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7041:auto_generated.data[0]
data[1] => scfifo_7041:auto_generated.data[1]
data[2] => scfifo_7041:auto_generated.data[2]
data[3] => scfifo_7041:auto_generated.data[3]
data[4] => scfifo_7041:auto_generated.data[4]
data[5] => scfifo_7041:auto_generated.data[5]
data[6] => scfifo_7041:auto_generated.data[6]
data[7] => scfifo_7041:auto_generated.data[7]
data[8] => scfifo_7041:auto_generated.data[8]
data[9] => scfifo_7041:auto_generated.data[9]
data[10] => scfifo_7041:auto_generated.data[10]
data[11] => scfifo_7041:auto_generated.data[11]
data[12] => scfifo_7041:auto_generated.data[12]
data[13] => scfifo_7041:auto_generated.data[13]
data[14] => scfifo_7041:auto_generated.data[14]
data[15] => scfifo_7041:auto_generated.data[15]
q[0] <= scfifo_7041:auto_generated.q[0]
q[1] <= scfifo_7041:auto_generated.q[1]
q[2] <= scfifo_7041:auto_generated.q[2]
q[3] <= scfifo_7041:auto_generated.q[3]
q[4] <= scfifo_7041:auto_generated.q[4]
q[5] <= scfifo_7041:auto_generated.q[5]
q[6] <= scfifo_7041:auto_generated.q[6]
q[7] <= scfifo_7041:auto_generated.q[7]
q[8] <= scfifo_7041:auto_generated.q[8]
q[9] <= scfifo_7041:auto_generated.q[9]
q[10] <= scfifo_7041:auto_generated.q[10]
q[11] <= scfifo_7041:auto_generated.q[11]
q[12] <= scfifo_7041:auto_generated.q[12]
q[13] <= scfifo_7041:auto_generated.q[13]
q[14] <= scfifo_7041:auto_generated.q[14]
q[15] <= scfifo_7041:auto_generated.q[15]
wrreq => scfifo_7041:auto_generated.wrreq
rdreq => scfifo_7041:auto_generated.rdreq
clock => scfifo_7041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7041:auto_generated.sclr
empty <= scfifo_7041:auto_generated.empty
full <= scfifo_7041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7041:auto_generated.usedw[0]
usedw[1] <= scfifo_7041:auto_generated.usedw[1]
usedw[2] <= scfifo_7041:auto_generated.usedw[2]
usedw[3] <= scfifo_7041:auto_generated.usedw[3]
usedw[4] <= scfifo_7041:auto_generated.usedw[4]
usedw[5] <= scfifo_7041:auto_generated.usedw[5]
usedw[6] <= scfifo_7041:auto_generated.usedw[6]


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated
clock => a_dpfifo_qn31:dpfifo.clock
data[0] => a_dpfifo_qn31:dpfifo.data[0]
data[1] => a_dpfifo_qn31:dpfifo.data[1]
data[2] => a_dpfifo_qn31:dpfifo.data[2]
data[3] => a_dpfifo_qn31:dpfifo.data[3]
data[4] => a_dpfifo_qn31:dpfifo.data[4]
data[5] => a_dpfifo_qn31:dpfifo.data[5]
data[6] => a_dpfifo_qn31:dpfifo.data[6]
data[7] => a_dpfifo_qn31:dpfifo.data[7]
data[8] => a_dpfifo_qn31:dpfifo.data[8]
data[9] => a_dpfifo_qn31:dpfifo.data[9]
data[10] => a_dpfifo_qn31:dpfifo.data[10]
data[11] => a_dpfifo_qn31:dpfifo.data[11]
data[12] => a_dpfifo_qn31:dpfifo.data[12]
data[13] => a_dpfifo_qn31:dpfifo.data[13]
data[14] => a_dpfifo_qn31:dpfifo.data[14]
data[15] => a_dpfifo_qn31:dpfifo.data[15]
empty <= a_dpfifo_qn31:dpfifo.empty
full <= a_dpfifo_qn31:dpfifo.full
q[0] <= a_dpfifo_qn31:dpfifo.q[0]
q[1] <= a_dpfifo_qn31:dpfifo.q[1]
q[2] <= a_dpfifo_qn31:dpfifo.q[2]
q[3] <= a_dpfifo_qn31:dpfifo.q[3]
q[4] <= a_dpfifo_qn31:dpfifo.q[4]
q[5] <= a_dpfifo_qn31:dpfifo.q[5]
q[6] <= a_dpfifo_qn31:dpfifo.q[6]
q[7] <= a_dpfifo_qn31:dpfifo.q[7]
q[8] <= a_dpfifo_qn31:dpfifo.q[8]
q[9] <= a_dpfifo_qn31:dpfifo.q[9]
q[10] <= a_dpfifo_qn31:dpfifo.q[10]
q[11] <= a_dpfifo_qn31:dpfifo.q[11]
q[12] <= a_dpfifo_qn31:dpfifo.q[12]
q[13] <= a_dpfifo_qn31:dpfifo.q[13]
q[14] <= a_dpfifo_qn31:dpfifo.q[14]
q[15] <= a_dpfifo_qn31:dpfifo.q[15]
rdreq => a_dpfifo_qn31:dpfifo.rreq
sclr => a_dpfifo_qn31:dpfifo.sclr
usedw[0] <= a_dpfifo_qn31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_qn31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_qn31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_qn31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_qn31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_qn31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_qn31:dpfifo.usedw[6]
wrreq => a_dpfifo_qn31:dpfifo.wreq


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo
clock => altsyncram_vc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_vc81:FIFOram.data_a[0]
data[1] => altsyncram_vc81:FIFOram.data_a[1]
data[2] => altsyncram_vc81:FIFOram.data_a[2]
data[3] => altsyncram_vc81:FIFOram.data_a[3]
data[4] => altsyncram_vc81:FIFOram.data_a[4]
data[5] => altsyncram_vc81:FIFOram.data_a[5]
data[6] => altsyncram_vc81:FIFOram.data_a[6]
data[7] => altsyncram_vc81:FIFOram.data_a[7]
data[8] => altsyncram_vc81:FIFOram.data_a[8]
data[9] => altsyncram_vc81:FIFOram.data_a[9]
data[10] => altsyncram_vc81:FIFOram.data_a[10]
data[11] => altsyncram_vc81:FIFOram.data_a[11]
data[12] => altsyncram_vc81:FIFOram.data_a[12]
data[13] => altsyncram_vc81:FIFOram.data_a[13]
data[14] => altsyncram_vc81:FIFOram.data_a[14]
data[15] => altsyncram_vc81:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_vc81:FIFOram.q_b[0]
q[1] <= altsyncram_vc81:FIFOram.q_b[1]
q[2] <= altsyncram_vc81:FIFOram.q_b[2]
q[3] <= altsyncram_vc81:FIFOram.q_b[3]
q[4] <= altsyncram_vc81:FIFOram.q_b[4]
q[5] <= altsyncram_vc81:FIFOram.q_b[5]
q[6] <= altsyncram_vc81:FIFOram.q_b[6]
q[7] <= altsyncram_vc81:FIFOram.q_b[7]
q[8] <= altsyncram_vc81:FIFOram.q_b[8]
q[9] <= altsyncram_vc81:FIFOram.q_b[9]
q[10] <= altsyncram_vc81:FIFOram.q_b[10]
q[11] <= altsyncram_vc81:FIFOram.q_b[11]
q[12] <= altsyncram_vc81:FIFOram.q_b[12]
q[13] <= altsyncram_vc81:FIFOram.q_b[13]
q[14] <= altsyncram_vc81:FIFOram.q_b[14]
q[15] <= altsyncram_vc81:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_vc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_7041:auto_generated.data[0]
data[1] => scfifo_7041:auto_generated.data[1]
data[2] => scfifo_7041:auto_generated.data[2]
data[3] => scfifo_7041:auto_generated.data[3]
data[4] => scfifo_7041:auto_generated.data[4]
data[5] => scfifo_7041:auto_generated.data[5]
data[6] => scfifo_7041:auto_generated.data[6]
data[7] => scfifo_7041:auto_generated.data[7]
data[8] => scfifo_7041:auto_generated.data[8]
data[9] => scfifo_7041:auto_generated.data[9]
data[10] => scfifo_7041:auto_generated.data[10]
data[11] => scfifo_7041:auto_generated.data[11]
data[12] => scfifo_7041:auto_generated.data[12]
data[13] => scfifo_7041:auto_generated.data[13]
data[14] => scfifo_7041:auto_generated.data[14]
data[15] => scfifo_7041:auto_generated.data[15]
q[0] <= scfifo_7041:auto_generated.q[0]
q[1] <= scfifo_7041:auto_generated.q[1]
q[2] <= scfifo_7041:auto_generated.q[2]
q[3] <= scfifo_7041:auto_generated.q[3]
q[4] <= scfifo_7041:auto_generated.q[4]
q[5] <= scfifo_7041:auto_generated.q[5]
q[6] <= scfifo_7041:auto_generated.q[6]
q[7] <= scfifo_7041:auto_generated.q[7]
q[8] <= scfifo_7041:auto_generated.q[8]
q[9] <= scfifo_7041:auto_generated.q[9]
q[10] <= scfifo_7041:auto_generated.q[10]
q[11] <= scfifo_7041:auto_generated.q[11]
q[12] <= scfifo_7041:auto_generated.q[12]
q[13] <= scfifo_7041:auto_generated.q[13]
q[14] <= scfifo_7041:auto_generated.q[14]
q[15] <= scfifo_7041:auto_generated.q[15]
wrreq => scfifo_7041:auto_generated.wrreq
rdreq => scfifo_7041:auto_generated.rdreq
clock => scfifo_7041:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_7041:auto_generated.sclr
empty <= scfifo_7041:auto_generated.empty
full <= scfifo_7041:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_7041:auto_generated.usedw[0]
usedw[1] <= scfifo_7041:auto_generated.usedw[1]
usedw[2] <= scfifo_7041:auto_generated.usedw[2]
usedw[3] <= scfifo_7041:auto_generated.usedw[3]
usedw[4] <= scfifo_7041:auto_generated.usedw[4]
usedw[5] <= scfifo_7041:auto_generated.usedw[5]
usedw[6] <= scfifo_7041:auto_generated.usedw[6]


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated
clock => a_dpfifo_qn31:dpfifo.clock
data[0] => a_dpfifo_qn31:dpfifo.data[0]
data[1] => a_dpfifo_qn31:dpfifo.data[1]
data[2] => a_dpfifo_qn31:dpfifo.data[2]
data[3] => a_dpfifo_qn31:dpfifo.data[3]
data[4] => a_dpfifo_qn31:dpfifo.data[4]
data[5] => a_dpfifo_qn31:dpfifo.data[5]
data[6] => a_dpfifo_qn31:dpfifo.data[6]
data[7] => a_dpfifo_qn31:dpfifo.data[7]
data[8] => a_dpfifo_qn31:dpfifo.data[8]
data[9] => a_dpfifo_qn31:dpfifo.data[9]
data[10] => a_dpfifo_qn31:dpfifo.data[10]
data[11] => a_dpfifo_qn31:dpfifo.data[11]
data[12] => a_dpfifo_qn31:dpfifo.data[12]
data[13] => a_dpfifo_qn31:dpfifo.data[13]
data[14] => a_dpfifo_qn31:dpfifo.data[14]
data[15] => a_dpfifo_qn31:dpfifo.data[15]
empty <= a_dpfifo_qn31:dpfifo.empty
full <= a_dpfifo_qn31:dpfifo.full
q[0] <= a_dpfifo_qn31:dpfifo.q[0]
q[1] <= a_dpfifo_qn31:dpfifo.q[1]
q[2] <= a_dpfifo_qn31:dpfifo.q[2]
q[3] <= a_dpfifo_qn31:dpfifo.q[3]
q[4] <= a_dpfifo_qn31:dpfifo.q[4]
q[5] <= a_dpfifo_qn31:dpfifo.q[5]
q[6] <= a_dpfifo_qn31:dpfifo.q[6]
q[7] <= a_dpfifo_qn31:dpfifo.q[7]
q[8] <= a_dpfifo_qn31:dpfifo.q[8]
q[9] <= a_dpfifo_qn31:dpfifo.q[9]
q[10] <= a_dpfifo_qn31:dpfifo.q[10]
q[11] <= a_dpfifo_qn31:dpfifo.q[11]
q[12] <= a_dpfifo_qn31:dpfifo.q[12]
q[13] <= a_dpfifo_qn31:dpfifo.q[13]
q[14] <= a_dpfifo_qn31:dpfifo.q[14]
q[15] <= a_dpfifo_qn31:dpfifo.q[15]
rdreq => a_dpfifo_qn31:dpfifo.rreq
sclr => a_dpfifo_qn31:dpfifo.sclr
usedw[0] <= a_dpfifo_qn31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_qn31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_qn31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_qn31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_qn31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_qn31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_qn31:dpfifo.usedw[6]
wrreq => a_dpfifo_qn31:dpfifo.wreq


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo
clock => altsyncram_vc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_vc81:FIFOram.data_a[0]
data[1] => altsyncram_vc81:FIFOram.data_a[1]
data[2] => altsyncram_vc81:FIFOram.data_a[2]
data[3] => altsyncram_vc81:FIFOram.data_a[3]
data[4] => altsyncram_vc81:FIFOram.data_a[4]
data[5] => altsyncram_vc81:FIFOram.data_a[5]
data[6] => altsyncram_vc81:FIFOram.data_a[6]
data[7] => altsyncram_vc81:FIFOram.data_a[7]
data[8] => altsyncram_vc81:FIFOram.data_a[8]
data[9] => altsyncram_vc81:FIFOram.data_a[9]
data[10] => altsyncram_vc81:FIFOram.data_a[10]
data[11] => altsyncram_vc81:FIFOram.data_a[11]
data[12] => altsyncram_vc81:FIFOram.data_a[12]
data[13] => altsyncram_vc81:FIFOram.data_a[13]
data[14] => altsyncram_vc81:FIFOram.data_a[14]
data[15] => altsyncram_vc81:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_vc81:FIFOram.q_b[0]
q[1] <= altsyncram_vc81:FIFOram.q_b[1]
q[2] <= altsyncram_vc81:FIFOram.q_b[2]
q[3] <= altsyncram_vc81:FIFOram.q_b[3]
q[4] <= altsyncram_vc81:FIFOram.q_b[4]
q[5] <= altsyncram_vc81:FIFOram.q_b[5]
q[6] <= altsyncram_vc81:FIFOram.q_b[6]
q[7] <= altsyncram_vc81:FIFOram.q_b[7]
q[8] <= altsyncram_vc81:FIFOram.q_b[8]
q[9] <= altsyncram_vc81:FIFOram.q_b[9]
q[10] <= altsyncram_vc81:FIFOram.q_b[10]
q[11] <= altsyncram_vc81:FIFOram.q_b[11]
q[12] <= altsyncram_vc81:FIFOram.q_b[12]
q[13] <= altsyncram_vc81:FIFOram.q_b[13]
q[14] <= altsyncram_vc81:FIFOram.q_b[14]
q[15] <= altsyncram_vc81:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_vc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|gm_controller|processor1:the_processor1|audio_0:the_audio_0|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7041:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|gm_controller|processor1:the_processor1|audio_and_video_config_0_avalon_on_board_config_slave_arbitrator:the_audio_and_video_config_0_avalon_on_board_config_slave
audio_and_video_config_0_avalon_on_board_config_slave_readdata[0] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[0].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[1] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[1].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[2] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[2].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[3] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[3].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[4] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[4].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[5] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[5].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[6] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[6].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[7] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[7].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[8] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[8].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[9] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[9].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[10] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[10].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[11] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[11].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[12] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[12].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[13] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[13].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[14] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[14].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[15] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[15].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[16] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[16].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[17] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[17].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[18] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[18].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[19] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[19].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[20] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[20].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[21] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[21].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[22] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[22].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[23] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[23].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[24] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[24].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[25] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[25].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[26] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[26].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[27] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[27].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[28] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[28].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[29] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[29].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[30] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[30].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_readdata[31] => audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[31].DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_waitrequest => audio_and_video_config_0_avalon_on_board_config_slave_waits_for_read.IN1
audio_and_video_config_0_avalon_on_board_config_slave_waitrequest => audio_and_video_config_0_avalon_on_board_config_slave_waits_for_write.IN1
audio_and_video_config_0_avalon_on_board_config_slave_waitrequest => audio_and_video_config_0_avalon_on_board_config_slave_waitrequest_from_sa.DATAIN
clk => d1_audio_and_video_config_0_avalon_on_board_config_slave_end_xfer~reg0.CLK
clk => cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave_shift_register.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => audio_and_video_config_0_avalon_on_board_config_slave_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => audio_and_video_config_0_avalon_on_board_config_slave_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => audio_and_video_config_0_avalon_on_board_config_slave_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN3
cpu_0_data_master_address_to_slave[7] => Equal0.IN18
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN13
cpu_0_data_master_address_to_slave[14] => Equal0.IN12
cpu_0_data_master_address_to_slave[15] => Equal0.IN11
cpu_0_data_master_address_to_slave[16] => Equal0.IN10
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN7
cpu_0_data_master_address_to_slave[20] => Equal0.IN1
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_byteenable[0] => audio_and_video_config_0_avalon_on_board_config_slave_byteenable.DATAB
cpu_0_data_master_byteenable[1] => audio_and_video_config_0_avalon_on_board_config_slave_byteenable.DATAB
cpu_0_data_master_byteenable[2] => audio_and_video_config_0_avalon_on_board_config_slave_byteenable.DATAB
cpu_0_data_master_byteenable[3] => audio_and_video_config_0_avalon_on_board_config_slave_byteenable.DATAB
cpu_0_data_master_latency_counter[0] => LessThan0.IN4
cpu_0_data_master_latency_counter[1] => LessThan0.IN3
cpu_0_data_master_read => cpu_0_data_master_requests_audio_and_video_config_0_avalon_on_board_config_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_audio_and_video_config_0_avalon_on_board_config_slave.IN1
cpu_0_data_master_read => audio_and_video_config_0_avalon_on_board_config_slave_read.IN1
cpu_0_data_master_read => audio_and_video_config_0_avalon_on_board_config_slave_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_audio_and_video_config_0_avalon_on_board_config_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_audio_and_video_config_0_avalon_on_board_config_slave.IN1
cpu_0_data_master_write => audio_and_video_config_0_avalon_on_board_config_slave_write.IN1
cpu_0_data_master_write => audio_and_video_config_0_avalon_on_board_config_slave_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => audio_and_video_config_0_avalon_on_board_config_slave_writedata[31].DATAIN
reset_n => cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave_shift_register.ACLR
reset_n => d1_audio_and_video_config_0_avalon_on_board_config_slave_end_xfer~reg0.PRESET
reset_n => audio_and_video_config_0_avalon_on_board_config_slave_reset.DATAIN
audio_and_video_config_0_avalon_on_board_config_slave_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_byteenable[0] <= audio_and_video_config_0_avalon_on_board_config_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_byteenable[1] <= audio_and_video_config_0_avalon_on_board_config_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_byteenable[2] <= audio_and_video_config_0_avalon_on_board_config_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_byteenable[3] <= audio_and_video_config_0_avalon_on_board_config_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_chipselect <= cpu_0_data_master_qualified_request_audio_and_video_config_0_avalon_on_board_config_slave.DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_read <= audio_and_video_config_0_avalon_on_board_config_slave_read.DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[0] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[1] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[2] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[3] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[4] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[5] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[6] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[7] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[8] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[9] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[10] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[11] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[12] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[13] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[14] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[15] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[16] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[17] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[18] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[19] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[20] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[21] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[22] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[23] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[24] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[25] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[26] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[27] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[28] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[29] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[30] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[31] <= audio_and_video_config_0_avalon_on_board_config_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_waitrequest_from_sa <= audio_and_video_config_0_avalon_on_board_config_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_write <= audio_and_video_config_0_avalon_on_board_config_slave_write.DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
audio_and_video_config_0_avalon_on_board_config_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_audio_and_video_config_0_avalon_on_board_config_slave <= cpu_0_data_master_qualified_request_audio_and_video_config_0_avalon_on_board_config_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_audio_and_video_config_0_avalon_on_board_config_slave <= cpu_0_data_master_qualified_request_audio_and_video_config_0_avalon_on_board_config_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave <= cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_audio_and_video_config_0_avalon_on_board_config_slave <= cpu_0_data_master_requests_audio_and_video_config_0_avalon_on_board_config_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_audio_and_video_config_0_avalon_on_board_config_slave_end_xfer <= d1_audio_and_video_config_0_avalon_on_board_config_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0
clk => clk.IN3
reset => read_byte.OUTPUTSELECT
reset => internal_reset.IN1
ob_address[0] => Equal0.IN2
ob_address[0] => Equal1.IN2
ob_address[0] => Equal2.IN1
ob_address[0] => Equal3.IN1
ob_address[0] => Equal4.IN0
ob_address[0] => Equal5.IN1
ob_address[0] => Equal6.IN0
ob_address[0] => Equal7.IN1
ob_address[0] => Equal8.IN1
ob_address[1] => Equal0.IN1
ob_address[1] => Equal1.IN1
ob_address[1] => Equal2.IN0
ob_address[1] => Equal3.IN0
ob_address[1] => Equal4.IN1
ob_address[1] => Equal5.IN0
ob_address[1] => Equal6.IN1
ob_address[1] => Equal7.IN0
ob_address[1] => Equal8.IN0
ob_address[2] => Equal0.IN0
ob_address[2] => Equal1.IN0
ob_byteenable[0] => valid_operation.IN0
ob_byteenable[0] => send_start_bit.IN0
ob_byteenable[0] => send_stop_bit.IN0
ob_byteenable[1] => ~NO_FANOUT~
ob_byteenable[2] => ~NO_FANOUT~
ob_byteenable[3] => ~NO_FANOUT~
ob_chipselect => valid_operation.IN1
ob_chipselect => clear_status_bits.IN1
ob_chipselect => send_start_bit.IN1
ob_chipselect => send_stop_bit.IN1
ob_read => read_byte.DATAB
ob_read => waitrequest.IN0
ob_write => waitrequest.IN0
ob_write => internal_reset.IN1
ob_write => valid_operation.IN1
ob_write => valid_operation.IN1
ob_write => clear_status_bits.IN1
ob_write => send_start_bit.IN1
ob_write => send_stop_bit.IN1
ob_writedata[0] => data_to_transfer.DATAA
ob_writedata[0] => internal_reset.IN1
ob_writedata[0] => valid_operation.IN1
ob_writedata[1] => data_to_transfer.DATAA
ob_writedata[1] => send_stop_bit.IN1
ob_writedata[2] => always2.IN1
ob_writedata[2] => always2.IN1
ob_writedata[2] => data_to_transfer.DATAA
ob_writedata[2] => send_start_bit.IN1
ob_writedata[3] => data_to_transfer.DATAA
ob_writedata[3] => data_to_transfer.DATAB
ob_writedata[4] => data_to_transfer.DATAA
ob_writedata[5] => data_to_transfer.DATAA
ob_writedata[6] => data_to_transfer.DATAA
ob_writedata[7] => data_to_transfer.DATAA
ob_writedata[8] => ~NO_FANOUT~
ob_writedata[9] => ~NO_FANOUT~
ob_writedata[10] => ~NO_FANOUT~
ob_writedata[11] => ~NO_FANOUT~
ob_writedata[12] => ~NO_FANOUT~
ob_writedata[13] => ~NO_FANOUT~
ob_writedata[14] => ~NO_FANOUT~
ob_writedata[15] => ~NO_FANOUT~
ob_writedata[16] => ~NO_FANOUT~
ob_writedata[17] => ~NO_FANOUT~
ob_writedata[18] => ~NO_FANOUT~
ob_writedata[19] => ~NO_FANOUT~
ob_writedata[20] => ~NO_FANOUT~
ob_writedata[21] => ~NO_FANOUT~
ob_writedata[22] => ~NO_FANOUT~
ob_writedata[23] => ~NO_FANOUT~
ob_writedata[24] => ~NO_FANOUT~
ob_writedata[25] => ~NO_FANOUT~
ob_writedata[26] => ~NO_FANOUT~
ob_writedata[27] => ~NO_FANOUT~
ob_writedata[28] => ~NO_FANOUT~
ob_writedata[29] => ~NO_FANOUT~
ob_writedata[30] => ~NO_FANOUT~
ob_writedata[31] => ~NO_FANOUT~
I2C_SDAT <> Altera_UP_I2C:I2C_Controller.i2c_sdata
ob_readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
ob_readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
ob_readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
ob_readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
ob_readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
ob_readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
ob_readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
ob_readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
ob_readdata[8] <= <GND>
ob_readdata[9] <= <GND>
ob_readdata[10] <= <GND>
ob_readdata[11] <= <GND>
ob_readdata[12] <= <GND>
ob_readdata[13] <= <GND>
ob_readdata[14] <= <GND>
ob_readdata[15] <= <GND>
ob_readdata[16] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
ob_readdata[17] <= <GND>
ob_readdata[18] <= <GND>
ob_readdata[19] <= <GND>
ob_readdata[20] <= <GND>
ob_readdata[21] <= <GND>
ob_readdata[22] <= <GND>
ob_readdata[23] <= <GND>
ob_readdata[24] <= <GND>
ob_readdata[25] <= <GND>
ob_readdata[26] <= <GND>
ob_readdata[27] <= <GND>
ob_readdata[28] <= <GND>
ob_readdata[29] <= <GND>
ob_readdata[30] <= <GND>
ob_readdata[31] <= <GND>
ob_waitrequest <= waitrequest.DB_MAX_OUTPUT_PORT_TYPE
I2C_SCLK <= Altera_UP_I2C:I2C_Controller.i2c_sclk


|gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
clk => rom_address_counter[0].CLK
clk => rom_address_counter[1].CLK
clk => rom_address_counter[2].CLK
clk => rom_address_counter[3].CLK
clk => rom_address_counter[4].CLK
clk => rom_address_counter[5].CLK
clk => auto_init_error~reg0.CLK
clk => send_stop_bit~reg0.CLK
clk => send_start_bit~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => s_i2c_auto_init~1.DATAIN
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => send_start_bit.OUTPUTSELECT
reset => send_stop_bit.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always6.IN0
transfer_complete => transfer_data.OUTPUTSELECT
transfer_complete => send_start_bit.OUTPUTSELECT
transfer_complete => send_stop_bit.OUTPUTSELECT
transfer_complete => change_state.IN1
transfer_complete => Selector3.IN3
transfer_complete => Selector5.IN3
transfer_complete => Selector4.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_start_bit <= send_start_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_stop_bit <= send_stop_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|audio_and_video_config_0:the_audio_and_video_config_0|Altera_UP_I2C:I2C_Controller
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => current_byte[2].CLK
clk => current_byte[3].CLK
clk => current_byte[4].CLK
clk => current_byte[5].CLK
clk => current_byte[6].CLK
clk => current_byte[7].CLK
clk => current_bit[0].CLK
clk => current_bit[1].CLK
clk => current_bit[2].CLK
clk => data_from_i2c[0]~reg0.CLK
clk => data_from_i2c[1]~reg0.CLK
clk => data_from_i2c[2]~reg0.CLK
clk => data_from_i2c[3]~reg0.CLK
clk => data_from_i2c[4]~reg0.CLK
clk => data_from_i2c[5]~reg0.CLK
clk => data_from_i2c[6]~reg0.CLK
clk => data_from_i2c[7]~reg0.CLK
clk => ack~reg0.CLK
clk => i2c_scen~reg0.CLK
clk => s_i2c_transceiver~1.DATAIN
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => i2c_scen.OUTPUTSELECT
reset => ack.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
clear_ack => ack.OUTPUTSELECT
clk_400KHz => i2c_sclk.DATAIN
clk_400KHz => always1.IN0
start_and_stop_en => always3.IN0
start_and_stop_en => always4.IN0
start_and_stop_en => Selector2.IN4
start_and_stop_en => Selector6.IN3
start_and_stop_en => Selector5.IN2
start_and_stop_en => Selector1.IN2
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => always1.IN1
change_output_bit_en => always2.IN0
change_output_bit_en => always5.IN0
change_output_bit_en => Selector6.IN4
change_output_bit_en => Selector4.IN2
change_output_bit_en => Selector2.IN2
send_start_bit => always1.IN1
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.DATAA
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.DATAA
data_in[0] => current_byte.DATAB
data_in[1] => current_byte.DATAB
data_in[2] => current_byte.DATAB
data_in[3] => current_byte.DATAB
data_in[4] => current_byte.DATAB
data_in[5] => current_byte.DATAB
data_in[6] => current_byte.DATAB
data_in[7] => current_byte.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => Selector6.IN5
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => Selector0.IN2
read_byte => i2c_sdata.IN0
read_byte => i2c_sdata.IN0
num_bits_to_transfer[0] => current_bit.DATAB
num_bits_to_transfer[1] => current_bit.DATAB
num_bits_to_transfer[2] => current_bit.DATAB
i2c_sdata <> i2c_sdata
i2c_sclk <= clk_400KHz.DB_MAX_OUTPUT_PORT_TYPE
i2c_scen <= i2c_scen~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_clk <= enable_clk.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[0] <= data_from_i2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[1] <= data_from_i2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[2] <= data_from_i2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[3] <= data_from_i2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[4] <= data_from_i2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[5] <= data_from_i2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[6] <= data_from_i2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[7] <= data_from_i2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module
clk => d1_cpu_0_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_0_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_0_jtag_debug_module_arb_addend[0].CLK
clk => cpu_0_jtag_debug_module_arb_addend[1].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.CLK
clk => cpu_0_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_0_jtag_debug_module_arb_share_counter[1].CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[3] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[4] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[5] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[6] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[7] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[8] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[9] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[10] => cpu_0_jtag_debug_module_address.DATAB
cpu_0_data_master_address_to_slave[11] => Equal0.IN35
cpu_0_data_master_address_to_slave[12] => Equal0.IN10
cpu_0_data_master_address_to_slave[13] => Equal0.IN9
cpu_0_data_master_address_to_slave[14] => Equal0.IN8
cpu_0_data_master_address_to_slave[15] => Equal0.IN7
cpu_0_data_master_address_to_slave[16] => Equal0.IN6
cpu_0_data_master_address_to_slave[17] => Equal0.IN5
cpu_0_data_master_address_to_slave[18] => Equal0.IN4
cpu_0_data_master_address_to_slave[19] => Equal0.IN3
cpu_0_data_master_address_to_slave[20] => Equal0.IN34
cpu_0_data_master_address_to_slave[21] => Equal0.IN2
cpu_0_data_master_address_to_slave[22] => Equal0.IN1
cpu_0_data_master_address_to_slave[23] => Equal0.IN0
cpu_0_data_master_address_to_slave[24] => Equal0.IN33
cpu_0_data_master_byteenable[0] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_byteenable[3] => cpu_0_jtag_debug_module_byteenable.DATAB
cpu_0_data_master_debugaccess => cpu_0_jtag_debug_module_debugaccess.DATAB
cpu_0_data_master_latency_counter[0] => Equal1.IN31
cpu_0_data_master_latency_counter[1] => Equal1.IN30
cpu_0_data_master_read => cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_read => cpu_0_jtag_debug_module_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_data_master_write => cpu_0_jtag_debug_module_write.IN1
cpu_0_data_master_writedata[0] => cpu_0_jtag_debug_module_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => cpu_0_jtag_debug_module_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => cpu_0_jtag_debug_module_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => cpu_0_jtag_debug_module_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => cpu_0_jtag_debug_module_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => cpu_0_jtag_debug_module_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => cpu_0_jtag_debug_module_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => cpu_0_jtag_debug_module_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => cpu_0_jtag_debug_module_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => cpu_0_jtag_debug_module_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => cpu_0_jtag_debug_module_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => cpu_0_jtag_debug_module_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => cpu_0_jtag_debug_module_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => cpu_0_jtag_debug_module_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => cpu_0_jtag_debug_module_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => cpu_0_jtag_debug_module_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => cpu_0_jtag_debug_module_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => cpu_0_jtag_debug_module_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => cpu_0_jtag_debug_module_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => cpu_0_jtag_debug_module_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => cpu_0_jtag_debug_module_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => cpu_0_jtag_debug_module_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => cpu_0_jtag_debug_module_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => cpu_0_jtag_debug_module_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => cpu_0_jtag_debug_module_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => cpu_0_jtag_debug_module_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => cpu_0_jtag_debug_module_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => cpu_0_jtag_debug_module_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => cpu_0_jtag_debug_module_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => cpu_0_jtag_debug_module_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => cpu_0_jtag_debug_module_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => cpu_0_jtag_debug_module_writedata[31].DATAIN
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[3] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[4] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[5] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[6] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[7] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[8] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[9] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[10] => cpu_0_jtag_debug_module_address.DATAA
cpu_0_instruction_master_address_to_slave[11] => Equal2.IN35
cpu_0_instruction_master_address_to_slave[12] => Equal2.IN10
cpu_0_instruction_master_address_to_slave[13] => Equal2.IN9
cpu_0_instruction_master_address_to_slave[14] => Equal2.IN8
cpu_0_instruction_master_address_to_slave[15] => Equal2.IN7
cpu_0_instruction_master_address_to_slave[16] => Equal2.IN6
cpu_0_instruction_master_address_to_slave[17] => Equal2.IN5
cpu_0_instruction_master_address_to_slave[18] => Equal2.IN4
cpu_0_instruction_master_address_to_slave[19] => Equal2.IN3
cpu_0_instruction_master_address_to_slave[20] => Equal2.IN34
cpu_0_instruction_master_address_to_slave[21] => Equal2.IN2
cpu_0_instruction_master_address_to_slave[22] => Equal2.IN1
cpu_0_instruction_master_address_to_slave[23] => Equal2.IN0
cpu_0_instruction_master_address_to_slave[24] => Equal2.IN33
cpu_0_instruction_master_latency_counter[0] => Equal3.IN31
cpu_0_instruction_master_latency_counter[1] => Equal3.IN30
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_instruction_master_read => cpu_0_jtag_debug_module_in_a_read_cycle.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.IN1
cpu_0_jtag_debug_module_readdata[0] => cpu_0_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_0_jtag_debug_module_readdata[1] => cpu_0_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_0_jtag_debug_module_readdata[2] => cpu_0_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_0_jtag_debug_module_readdata[3] => cpu_0_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_0_jtag_debug_module_readdata[4] => cpu_0_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_0_jtag_debug_module_readdata[5] => cpu_0_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_0_jtag_debug_module_readdata[6] => cpu_0_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_0_jtag_debug_module_readdata[7] => cpu_0_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_0_jtag_debug_module_readdata[8] => cpu_0_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_0_jtag_debug_module_readdata[9] => cpu_0_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_0_jtag_debug_module_readdata[10] => cpu_0_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_0_jtag_debug_module_readdata[11] => cpu_0_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_0_jtag_debug_module_readdata[12] => cpu_0_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_0_jtag_debug_module_readdata[13] => cpu_0_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_0_jtag_debug_module_readdata[14] => cpu_0_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_0_jtag_debug_module_readdata[15] => cpu_0_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_0_jtag_debug_module_readdata[16] => cpu_0_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_0_jtag_debug_module_readdata[17] => cpu_0_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_0_jtag_debug_module_readdata[18] => cpu_0_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_0_jtag_debug_module_readdata[19] => cpu_0_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_0_jtag_debug_module_readdata[20] => cpu_0_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_0_jtag_debug_module_readdata[21] => cpu_0_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_0_jtag_debug_module_readdata[22] => cpu_0_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_0_jtag_debug_module_readdata[23] => cpu_0_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_0_jtag_debug_module_readdata[24] => cpu_0_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_0_jtag_debug_module_readdata[25] => cpu_0_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_0_jtag_debug_module_readdata[26] => cpu_0_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_0_jtag_debug_module_readdata[27] => cpu_0_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_0_jtag_debug_module_readdata[28] => cpu_0_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_0_jtag_debug_module_readdata[29] => cpu_0_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_0_jtag_debug_module_readdata[30] => cpu_0_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_0_jtag_debug_module_readdata[31] => cpu_0_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_0_jtag_debug_module_resetrequest => cpu_0_jtag_debug_module_resetrequest_from_sa.DATAIN
reset_n => cpu_0_jtag_debug_module_reset_n.DATAIN
reset_n => d1_cpu_0_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_0_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_0_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module.ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_0_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_0_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_0_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_0_jtag_debug_module_reg_firsttransfer.PRESET
cpu_0_data_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module <= cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module <= cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_cpu_0_jtag_debug_module <= cpu_0_data_master_requests_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module <= cpu_0_jtag_debug_module_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module <= cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module <= cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module <= cpu_0_instruction_master_requests_cpu_0_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[0] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[1] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[2] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[3] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[4] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[5] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[6] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[7] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_address[8] <= cpu_0_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_begintransfer <= cpu_0_jtag_debug_module_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[0] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[1] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[2] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_byteenable[3] <= cpu_0_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_chipselect <= cpu_0_jtag_debug_module_chipselect.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_debugaccess <= cpu_0_jtag_debug_module_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[0] <= cpu_0_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[1] <= cpu_0_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[2] <= cpu_0_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[3] <= cpu_0_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[4] <= cpu_0_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[5] <= cpu_0_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[6] <= cpu_0_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[7] <= cpu_0_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[8] <= cpu_0_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[9] <= cpu_0_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[10] <= cpu_0_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[11] <= cpu_0_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[12] <= cpu_0_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[13] <= cpu_0_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[14] <= cpu_0_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[15] <= cpu_0_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[16] <= cpu_0_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[17] <= cpu_0_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[18] <= cpu_0_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[19] <= cpu_0_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[20] <= cpu_0_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[21] <= cpu_0_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[22] <= cpu_0_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[23] <= cpu_0_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[24] <= cpu_0_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[25] <= cpu_0_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[26] <= cpu_0_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[27] <= cpu_0_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[28] <= cpu_0_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[29] <= cpu_0_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[30] <= cpu_0_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_readdata_from_sa[31] <= cpu_0_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_resetrequest_from_sa <= cpu_0_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_write <= cpu_0_jtag_debug_module_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_jtag_debug_module_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_0_jtag_debug_module_end_xfer <= d1_cpu_0_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0_data_master_arbitrator:the_cpu_0_data_master
audio_0_avalon_audio_slave_irq_from_sa => cpu_0_data_master_irq[3].DATAIN
audio_0_avalon_audio_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN0
audio_0_avalon_audio_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN0
audio_and_video_config_0_avalon_on_board_config_slave_waitrequest_from_sa => r_0.IN1
clk => cpu_0_data_master_dbs_rdv_counter[0].CLK
clk => cpu_0_data_master_dbs_rdv_counter[1].CLK
clk => cpu_0_data_master_dbs_address[0]~reg0.CLK
clk => cpu_0_data_master_dbs_address[1]~reg0.CLK
clk => dbs_latent_16_reg_segment_0[0].CLK
clk => dbs_latent_16_reg_segment_0[1].CLK
clk => dbs_latent_16_reg_segment_0[2].CLK
clk => dbs_latent_16_reg_segment_0[3].CLK
clk => dbs_latent_16_reg_segment_0[4].CLK
clk => dbs_latent_16_reg_segment_0[5].CLK
clk => dbs_latent_16_reg_segment_0[6].CLK
clk => dbs_latent_16_reg_segment_0[7].CLK
clk => dbs_latent_16_reg_segment_0[8].CLK
clk => dbs_latent_16_reg_segment_0[9].CLK
clk => dbs_latent_16_reg_segment_0[10].CLK
clk => dbs_latent_16_reg_segment_0[11].CLK
clk => dbs_latent_16_reg_segment_0[12].CLK
clk => dbs_latent_16_reg_segment_0[13].CLK
clk => dbs_latent_16_reg_segment_0[14].CLK
clk => dbs_latent_16_reg_segment_0[15].CLK
clk => cpu_0_data_master_latency_counter[0]~reg0.CLK
clk => cpu_0_data_master_latency_counter[1]~reg0.CLK
clk => cpu_0_data_master_read_but_no_slave_selected.CLK
cpu_0_data_master_address[0] => cpu_0_data_master_address_to_slave[0].DATAIN
cpu_0_data_master_address[1] => cpu_0_data_master_address_to_slave[1].DATAIN
cpu_0_data_master_address[2] => cpu_0_data_master_address_to_slave[2].DATAIN
cpu_0_data_master_address[3] => cpu_0_data_master_address_to_slave[3].DATAIN
cpu_0_data_master_address[4] => cpu_0_data_master_address_to_slave[4].DATAIN
cpu_0_data_master_address[5] => cpu_0_data_master_address_to_slave[5].DATAIN
cpu_0_data_master_address[6] => cpu_0_data_master_address_to_slave[6].DATAIN
cpu_0_data_master_address[7] => cpu_0_data_master_address_to_slave[7].DATAIN
cpu_0_data_master_address[8] => cpu_0_data_master_address_to_slave[8].DATAIN
cpu_0_data_master_address[9] => cpu_0_data_master_address_to_slave[9].DATAIN
cpu_0_data_master_address[10] => cpu_0_data_master_address_to_slave[10].DATAIN
cpu_0_data_master_address[11] => cpu_0_data_master_address_to_slave[11].DATAIN
cpu_0_data_master_address[12] => cpu_0_data_master_address_to_slave[12].DATAIN
cpu_0_data_master_address[13] => cpu_0_data_master_address_to_slave[13].DATAIN
cpu_0_data_master_address[14] => cpu_0_data_master_address_to_slave[14].DATAIN
cpu_0_data_master_address[15] => cpu_0_data_master_address_to_slave[15].DATAIN
cpu_0_data_master_address[16] => cpu_0_data_master_address_to_slave[16].DATAIN
cpu_0_data_master_address[17] => cpu_0_data_master_address_to_slave[17].DATAIN
cpu_0_data_master_address[18] => cpu_0_data_master_address_to_slave[18].DATAIN
cpu_0_data_master_address[19] => cpu_0_data_master_address_to_slave[19].DATAIN
cpu_0_data_master_address[20] => cpu_0_data_master_address_to_slave[20].DATAIN
cpu_0_data_master_address[21] => cpu_0_data_master_address_to_slave[21].DATAIN
cpu_0_data_master_address[22] => cpu_0_data_master_address_to_slave[22].DATAIN
cpu_0_data_master_address[23] => cpu_0_data_master_address_to_slave[23].DATAIN
cpu_0_data_master_address[24] => cpu_0_data_master_address_to_slave[24].DATAIN
cpu_0_data_master_byteenable[0] => ~NO_FANOUT~
cpu_0_data_master_byteenable[1] => ~NO_FANOUT~
cpu_0_data_master_byteenable[2] => ~NO_FANOUT~
cpu_0_data_master_byteenable[3] => ~NO_FANOUT~
cpu_0_data_master_byteenable_sdram_0_s1[0] => WideNor0.IN0
cpu_0_data_master_byteenable_sdram_0_s1[1] => WideNor0.IN1
cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[0] => WideNor1.IN0
cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[1] => WideNor1.IN1
cpu_0_data_master_granted_audio_0_avalon_audio_slave => cpu_0_data_master_is_granted_some_slave.IN0
cpu_0_data_master_granted_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_granted_cpu_0_jtag_debug_module => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_de_boards_0_avalon_external_clocks_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_input_packet_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_lcd_0_control_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_leds_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_output_packet_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_push_buttons_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_sdram_0_s1 => r_2.IN0
cpu_0_data_master_granted_sdram_0_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_sram_0_avalon_sram_slave => r_2.IN0
cpu_0_data_master_granted_sram_0_avalon_sram_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_sram_0_avalon_sram_slave => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_sram_0_avalon_sram_slave => pre_dbs_count_enable.IN0
cpu_0_data_master_granted_switches_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_sysid_control_slave => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_granted_timer_0_s1 => cpu_0_data_master_is_granted_some_slave.IN1
cpu_0_data_master_qualified_request_audio_0_avalon_audio_slave => r_0.IN0
cpu_0_data_master_qualified_request_audio_0_avalon_audio_slave => r_0.IN1
cpu_0_data_master_qualified_request_audio_and_video_config_0_avalon_on_board_config_slave => r_0.IN0
cpu_0_data_master_qualified_request_audio_and_video_config_0_avalon_on_board_config_slave => r_0.IN1
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_data_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_data_master_qualified_request_de_boards_0_avalon_external_clocks_slave => r_0.IN0
cpu_0_data_master_qualified_request_de_boards_0_avalon_external_clocks_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_de_boards_0_avalon_external_clocks_slave => r_0.IN1
cpu_0_data_master_qualified_request_input_packet_s1 => r_0.IN0
cpu_0_data_master_qualified_request_input_packet_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_input_packet_s1 => r_1.IN0
cpu_0_data_master_qualified_request_input_packet_s1 => r_0.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_1.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave => r_1.IN1
cpu_0_data_master_qualified_request_lcd_0_control_slave => r_1.IN0
cpu_0_data_master_qualified_request_lcd_0_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_lcd_0_control_slave => r_1.IN0
cpu_0_data_master_qualified_request_lcd_0_control_slave => r_1.IN0
cpu_0_data_master_qualified_request_leds_s1 => r_1.IN0
cpu_0_data_master_qualified_request_leds_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_leds_s1 => r_1.IN0
cpu_0_data_master_qualified_request_leds_s1 => r_1.IN0
cpu_0_data_master_qualified_request_output_packet_s1 => r_1.IN0
cpu_0_data_master_qualified_request_output_packet_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_output_packet_s1 => r_1.IN0
cpu_0_data_master_qualified_request_output_packet_s1 => r_1.IN0
cpu_0_data_master_qualified_request_pixel_buffer_0_avalon_pixel_buffer_slave => r_1.IN0
cpu_0_data_master_qualified_request_pixel_buffer_0_avalon_pixel_buffer_slave => r_2.IN1
cpu_0_data_master_qualified_request_push_buttons_s1 => r_2.IN0
cpu_0_data_master_qualified_request_push_buttons_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_push_buttons_s1 => r_2.IN0
cpu_0_data_master_qualified_request_push_buttons_s1 => r_2.IN0
cpu_0_data_master_qualified_request_sdram_0_s1 => r_2.IN1
cpu_0_data_master_qualified_request_sdram_0_s1 => r_2.IN0
cpu_0_data_master_qualified_request_sdram_0_s1 => r_2.IN0
cpu_0_data_master_qualified_request_sdram_0_s1 => r_2.IN1
cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave => r_2.IN1
cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave => r_2.IN0
cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave => r_2.IN0
cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave => r_2.IN1
cpu_0_data_master_qualified_request_switches_s1 => r_2.IN0
cpu_0_data_master_qualified_request_switches_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_switches_s1 => r_2.IN0
cpu_0_data_master_qualified_request_switches_s1 => r_2.IN0
cpu_0_data_master_qualified_request_sysid_control_slave => r_3.IN0
cpu_0_data_master_qualified_request_sysid_control_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_sysid_control_slave => r_3.IN0
cpu_0_data_master_qualified_request_sysid_control_slave => r_3.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => r_3.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => r_3.IN0
cpu_0_data_master_qualified_request_timer_0_s1 => r_3.IN0
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_0.IN0
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_1.IN0
cpu_0_data_master_read => r_2.IN0
cpu_0_data_master_read => r_2.IN0
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN0
cpu_0_data_master_read => r_3.IN0
cpu_0_data_master_read => r_3.IN0
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read => p1_cpu_0_data_master_latency_counter.IN1
cpu_0_data_master_read => pre_dbs_count_enable.IN1
cpu_0_data_master_read => pre_dbs_count_enable.IN1
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_3.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_2.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_1.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read => r_0.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => pre_flush_cpu_0_data_master_readdatavalid.IN0
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_0_avalon_audio_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => pre_flush_cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_audio_and_video_config_0_avalon_on_board_config_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_de_boards_0_avalon_external_clocks_slave => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_input_packet_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_lcd_0_control_slave => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_leds_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_output_packet_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => pre_flush_cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_push_buttons_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => pre_flush_cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[15].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[14].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[13].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[12].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[11].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[10].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[9].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[8].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[7].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[6].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[5].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[4].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[3].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[2].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[1].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[0].OUTPUTSELECT
cpu_0_data_master_read_data_valid_sdram_0_s1 => dbs_rdv_count_enable.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1 => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => pre_flush_cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => dbs_rdv_count_enable.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN1
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_data_master_readdata.IN0
cpu_0_data_master_read_data_valid_switches_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_sysid_control_slave => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_read_data_valid_timer_0_s1 => cpu_0_data_master_readdatavalid.IN1
cpu_0_data_master_requests_audio_0_avalon_audio_slave => latency_load_value.IN0
cpu_0_data_master_requests_audio_0_avalon_audio_slave => r_0.IN1
cpu_0_data_master_requests_audio_and_video_config_0_avalon_on_board_config_slave => latency_load_value.IN1
cpu_0_data_master_requests_audio_and_video_config_0_avalon_on_board_config_slave => r_0.IN1
cpu_0_data_master_requests_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_data_master_requests_de_boards_0_avalon_external_clocks_slave => r_0.IN1
cpu_0_data_master_requests_input_packet_s1 => r_0.IN1
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave => r_1.IN1
cpu_0_data_master_requests_lcd_0_control_slave => r_1.IN1
cpu_0_data_master_requests_leds_s1 => r_1.IN1
cpu_0_data_master_requests_output_packet_s1 => r_1.IN1
cpu_0_data_master_requests_pixel_buffer_0_avalon_pixel_buffer_slave => latency_load_value[0].IN1
cpu_0_data_master_requests_pixel_buffer_0_avalon_pixel_buffer_slave => r_1.IN1
cpu_0_data_master_requests_push_buttons_s1 => r_2.IN1
cpu_0_data_master_requests_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_data_master_requests_sdram_0_s1 => cpu_0_data_master_dbs_increment[1].OUTPUTSELECT
cpu_0_data_master_requests_sdram_0_s1 => r_2.IN1
cpu_0_data_master_requests_sram_0_avalon_sram_slave => pre_dbs_count_enable.IN0
cpu_0_data_master_requests_sram_0_avalon_sram_slave => p1_cpu_0_data_master_latency_counter[1].DATAB
cpu_0_data_master_requests_sram_0_avalon_sram_slave => cpu_0_data_master_dbs_increment[1].DATAA
cpu_0_data_master_requests_sram_0_avalon_sram_slave => r_2.IN1
cpu_0_data_master_requests_switches_s1 => r_2.IN1
cpu_0_data_master_requests_sysid_control_slave => r_3.IN1
cpu_0_data_master_requests_timer_0_s1 => r_3.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => pre_dbs_count_enable.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_3.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_2.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_1.IN1
cpu_0_data_master_write => r_0.IN1
cpu_0_data_master_writedata[0] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[0] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[1] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[1] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[2] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[2] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[3] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[3] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[4] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[4] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[5] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[5] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[6] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[6] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[7] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[7] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[8] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[8] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[9] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[9] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[10] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[10] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[11] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[11] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[12] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[12] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[13] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[13] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[14] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[14] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[15] => cpu_0_data_master_dbs_write_16.DATAA
cpu_0_data_master_writedata[15] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[16] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[16] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[17] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[17] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[18] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[18] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[19] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[19] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[20] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[20] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[21] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[21] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[22] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[22] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[23] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[23] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[24] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[24] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[25] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[25] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[26] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[26] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[27] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[27] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[28] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[28] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[29] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[29] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[30] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[30] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[31] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_data_master_writedata[31] => cpu_0_data_master_dbs_write_16.DATAB
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
d1_audio_0_avalon_audio_slave_end_xfer => ~NO_FANOUT~
d1_audio_and_video_config_0_avalon_on_board_config_slave_end_xfer => ~NO_FANOUT~
d1_cpu_0_jtag_debug_module_end_xfer => r_0.IN1
d1_de_boards_0_avalon_external_clocks_slave_end_xfer => ~NO_FANOUT~
d1_input_packet_s1_end_xfer => r_0.IN1
d1_jtag_uart_0_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_lcd_0_control_slave_end_xfer => r_1.IN0
d1_leds_s1_end_xfer => r_1.IN1
d1_output_packet_s1_end_xfer => r_1.IN1
d1_pixel_buffer_0_avalon_pixel_buffer_slave_end_xfer => ~NO_FANOUT~
d1_push_buttons_s1_end_xfer => r_2.IN1
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
d1_sram_0_avalon_sram_slave_end_xfer => ~NO_FANOUT~
d1_switches_s1_end_xfer => r_2.IN1
d1_sysid_control_slave_end_xfer => r_3.IN1
d1_timer_0_s1_end_xfer => r_3.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
input_packet_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_irq_from_sa => cpu_0_data_master_irq[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa => r_1.IN1
lcd_0_control_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
lcd_0_control_slave_wait_counter_eq_0 => r_1.IN1
leds_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
leds_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
output_packet_s1_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
push_buttons_s1_irq_from_sa => cpu_0_data_master_irq[1].DATAIN
push_buttons_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
push_buttons_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
push_buttons_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
push_buttons_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
reset_n => dbs_latent_16_reg_segment_0[0].ACLR
reset_n => dbs_latent_16_reg_segment_0[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[2].ACLR
reset_n => dbs_latent_16_reg_segment_0[3].ACLR
reset_n => dbs_latent_16_reg_segment_0[4].ACLR
reset_n => dbs_latent_16_reg_segment_0[5].ACLR
reset_n => dbs_latent_16_reg_segment_0[6].ACLR
reset_n => dbs_latent_16_reg_segment_0[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[8].ACLR
reset_n => dbs_latent_16_reg_segment_0[9].ACLR
reset_n => dbs_latent_16_reg_segment_0[10].ACLR
reset_n => dbs_latent_16_reg_segment_0[11].ACLR
reset_n => dbs_latent_16_reg_segment_0[12].ACLR
reset_n => dbs_latent_16_reg_segment_0[13].ACLR
reset_n => dbs_latent_16_reg_segment_0[14].ACLR
reset_n => dbs_latent_16_reg_segment_0[15].ACLR
reset_n => cpu_0_data_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_0_data_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_0_data_master_latency_counter[0]~reg0.ACLR
reset_n => cpu_0_data_master_latency_counter[1]~reg0.ACLR
reset_n => cpu_0_data_master_read_but_no_slave_selected.ACLR
reset_n => cpu_0_data_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_0_data_master_dbs_rdv_counter[1].ACLR
sdram_0_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[0] => p1_dbs_latent_16_reg_segment_0[0].DATAB
sdram_0_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[1] => p1_dbs_latent_16_reg_segment_0[1].DATAB
sdram_0_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[2] => p1_dbs_latent_16_reg_segment_0[2].DATAB
sdram_0_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[3] => p1_dbs_latent_16_reg_segment_0[3].DATAB
sdram_0_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[4] => p1_dbs_latent_16_reg_segment_0[4].DATAB
sdram_0_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[5] => p1_dbs_latent_16_reg_segment_0[5].DATAB
sdram_0_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[6] => p1_dbs_latent_16_reg_segment_0[6].DATAB
sdram_0_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[7] => p1_dbs_latent_16_reg_segment_0[7].DATAB
sdram_0_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[8] => p1_dbs_latent_16_reg_segment_0[8].DATAB
sdram_0_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[9] => p1_dbs_latent_16_reg_segment_0[9].DATAB
sdram_0_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[10] => p1_dbs_latent_16_reg_segment_0[10].DATAB
sdram_0_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[11] => p1_dbs_latent_16_reg_segment_0[11].DATAB
sdram_0_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[12] => p1_dbs_latent_16_reg_segment_0[12].DATAB
sdram_0_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[13] => p1_dbs_latent_16_reg_segment_0[13].DATAB
sdram_0_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[14] => p1_dbs_latent_16_reg_segment_0[14].DATAB
sdram_0_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
sdram_0_s1_readdata_from_sa[15] => p1_dbs_latent_16_reg_segment_0[15].DATAB
sdram_0_s1_waitrequest_from_sa => pre_dbs_count_enable.IN1
sdram_0_s1_waitrequest_from_sa => pre_dbs_count_enable.IN1
sdram_0_s1_waitrequest_from_sa => r_2.IN1
sram_0_avalon_sram_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[0] => p1_dbs_latent_16_reg_segment_0[0].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[1] => p1_dbs_latent_16_reg_segment_0[1].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[2] => p1_dbs_latent_16_reg_segment_0[2].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[3] => p1_dbs_latent_16_reg_segment_0[3].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[4] => p1_dbs_latent_16_reg_segment_0[4].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[5] => p1_dbs_latent_16_reg_segment_0[5].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[6] => p1_dbs_latent_16_reg_segment_0[6].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[7] => p1_dbs_latent_16_reg_segment_0[7].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[8] => p1_dbs_latent_16_reg_segment_0[8].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[9] => p1_dbs_latent_16_reg_segment_0[9].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[10] => p1_dbs_latent_16_reg_segment_0[10].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[11] => p1_dbs_latent_16_reg_segment_0[11].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[12] => p1_dbs_latent_16_reg_segment_0[12].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[13] => p1_dbs_latent_16_reg_segment_0[13].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[14] => p1_dbs_latent_16_reg_segment_0[14].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[15] => p1_dbs_latent_16_reg_segment_0[15].DATAA
switches_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
switches_s1_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[16] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[17] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[18] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[19] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[20] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[21] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[22] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[23] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[24] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[25] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[26] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[27] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[28] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[29] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[30] => cpu_0_data_master_readdata.IN1
sysid_control_slave_readdata_from_sa[31] => cpu_0_data_master_readdata.IN1
timer_0_s1_irq_from_sa => cpu_0_data_master_irq[2].DATAIN
timer_0_s1_readdata_from_sa[0] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[1] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[2] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[3] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[4] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[5] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[6] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[7] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[8] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[9] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[10] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[11] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[12] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[13] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[14] => cpu_0_data_master_readdata.IN1
timer_0_s1_readdata_from_sa[15] => cpu_0_data_master_readdata.IN1
cpu_0_data_master_address_to_slave[0] <= cpu_0_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[1] <= cpu_0_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[2] <= cpu_0_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[3] <= cpu_0_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[4] <= cpu_0_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[5] <= cpu_0_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[6] <= cpu_0_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[7] <= cpu_0_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[8] <= cpu_0_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[9] <= cpu_0_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[10] <= cpu_0_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[11] <= cpu_0_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[12] <= cpu_0_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[13] <= cpu_0_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[14] <= cpu_0_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[15] <= cpu_0_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[16] <= cpu_0_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[17] <= cpu_0_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[18] <= cpu_0_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[19] <= cpu_0_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[20] <= cpu_0_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[21] <= cpu_0_data_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[22] <= cpu_0_data_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[23] <= cpu_0_data_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_address_to_slave[24] <= cpu_0_data_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_address[0] <= cpu_0_data_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_address[1] <= cpu_0_data_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[0] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[1] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[2] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[3] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[4] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[5] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[6] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[7] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[8] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[9] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[10] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[11] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[12] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[13] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[14] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_dbs_write_16[15] <= cpu_0_data_master_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[0] <= jtag_uart_0_avalon_jtag_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[1] <= push_buttons_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[2] <= timer_0_s1_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[3] <= audio_0_avalon_audio_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_irq[4] <= <GND>
cpu_0_data_master_irq[5] <= <GND>
cpu_0_data_master_irq[6] <= <GND>
cpu_0_data_master_irq[7] <= <GND>
cpu_0_data_master_irq[8] <= <GND>
cpu_0_data_master_irq[9] <= <GND>
cpu_0_data_master_irq[10] <= <GND>
cpu_0_data_master_irq[11] <= <GND>
cpu_0_data_master_irq[12] <= <GND>
cpu_0_data_master_irq[13] <= <GND>
cpu_0_data_master_irq[14] <= <GND>
cpu_0_data_master_irq[15] <= <GND>
cpu_0_data_master_irq[16] <= <GND>
cpu_0_data_master_irq[17] <= <GND>
cpu_0_data_master_irq[18] <= <GND>
cpu_0_data_master_irq[19] <= <GND>
cpu_0_data_master_irq[20] <= <GND>
cpu_0_data_master_irq[21] <= <GND>
cpu_0_data_master_irq[22] <= <GND>
cpu_0_data_master_irq[23] <= <GND>
cpu_0_data_master_irq[24] <= <GND>
cpu_0_data_master_irq[25] <= <GND>
cpu_0_data_master_irq[26] <= <GND>
cpu_0_data_master_irq[27] <= <GND>
cpu_0_data_master_irq[28] <= <GND>
cpu_0_data_master_irq[29] <= <GND>
cpu_0_data_master_irq[30] <= <GND>
cpu_0_data_master_irq[31] <= <GND>
cpu_0_data_master_latency_counter[0] <= cpu_0_data_master_latency_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_latency_counter[1] <= cpu_0_data_master_latency_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[0] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[1] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[2] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[3] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[4] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[5] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[6] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[7] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[8] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[9] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[10] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[11] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[12] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[13] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[14] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[15] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[16] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[17] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[18] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[19] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[20] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[21] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[22] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[23] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[24] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[25] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[26] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[27] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[28] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[29] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[30] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdata[31] <= cpu_0_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_readdatavalid <= cpu_0_data_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_waitrequest <= cpu_0_data_master_run.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master
clk => cpu_0_instruction_master_dbs_rdv_counter[0].CLK
clk => cpu_0_instruction_master_dbs_rdv_counter[1].CLK
clk => cpu_0_instruction_master_dbs_address[0]~reg0.CLK
clk => cpu_0_instruction_master_dbs_address[1]~reg0.CLK
clk => dbs_latent_16_reg_segment_0[0].CLK
clk => dbs_latent_16_reg_segment_0[1].CLK
clk => dbs_latent_16_reg_segment_0[2].CLK
clk => dbs_latent_16_reg_segment_0[3].CLK
clk => dbs_latent_16_reg_segment_0[4].CLK
clk => dbs_latent_16_reg_segment_0[5].CLK
clk => dbs_latent_16_reg_segment_0[6].CLK
clk => dbs_latent_16_reg_segment_0[7].CLK
clk => dbs_latent_16_reg_segment_0[8].CLK
clk => dbs_latent_16_reg_segment_0[9].CLK
clk => dbs_latent_16_reg_segment_0[10].CLK
clk => dbs_latent_16_reg_segment_0[11].CLK
clk => dbs_latent_16_reg_segment_0[12].CLK
clk => dbs_latent_16_reg_segment_0[13].CLK
clk => dbs_latent_16_reg_segment_0[14].CLK
clk => dbs_latent_16_reg_segment_0[15].CLK
clk => cpu_0_instruction_master_latency_counter[0]~reg0.CLK
clk => cpu_0_instruction_master_latency_counter[1]~reg0.CLK
clk => cpu_0_instruction_master_read_but_no_slave_selected.CLK
cpu_0_instruction_master_address[0] => cpu_0_instruction_master_address_to_slave[0].DATAIN
cpu_0_instruction_master_address[1] => cpu_0_instruction_master_address_to_slave[1].DATAIN
cpu_0_instruction_master_address[2] => cpu_0_instruction_master_address_to_slave[2].DATAIN
cpu_0_instruction_master_address[3] => cpu_0_instruction_master_address_to_slave[3].DATAIN
cpu_0_instruction_master_address[4] => cpu_0_instruction_master_address_to_slave[4].DATAIN
cpu_0_instruction_master_address[5] => cpu_0_instruction_master_address_to_slave[5].DATAIN
cpu_0_instruction_master_address[6] => cpu_0_instruction_master_address_to_slave[6].DATAIN
cpu_0_instruction_master_address[7] => cpu_0_instruction_master_address_to_slave[7].DATAIN
cpu_0_instruction_master_address[8] => cpu_0_instruction_master_address_to_slave[8].DATAIN
cpu_0_instruction_master_address[9] => cpu_0_instruction_master_address_to_slave[9].DATAIN
cpu_0_instruction_master_address[10] => cpu_0_instruction_master_address_to_slave[10].DATAIN
cpu_0_instruction_master_address[11] => cpu_0_instruction_master_address_to_slave[11].DATAIN
cpu_0_instruction_master_address[12] => cpu_0_instruction_master_address_to_slave[12].DATAIN
cpu_0_instruction_master_address[13] => cpu_0_instruction_master_address_to_slave[13].DATAIN
cpu_0_instruction_master_address[14] => cpu_0_instruction_master_address_to_slave[14].DATAIN
cpu_0_instruction_master_address[15] => cpu_0_instruction_master_address_to_slave[15].DATAIN
cpu_0_instruction_master_address[16] => cpu_0_instruction_master_address_to_slave[16].DATAIN
cpu_0_instruction_master_address[17] => cpu_0_instruction_master_address_to_slave[17].DATAIN
cpu_0_instruction_master_address[18] => cpu_0_instruction_master_address_to_slave[18].DATAIN
cpu_0_instruction_master_address[19] => cpu_0_instruction_master_address_to_slave[19].DATAIN
cpu_0_instruction_master_address[20] => cpu_0_instruction_master_address_to_slave[20].DATAIN
cpu_0_instruction_master_address[21] => cpu_0_instruction_master_address_to_slave[21].DATAIN
cpu_0_instruction_master_address[22] => cpu_0_instruction_master_address_to_slave[22].DATAIN
cpu_0_instruction_master_address[23] => cpu_0_instruction_master_address_to_slave[23].DATAIN
cpu_0_instruction_master_address[24] => cpu_0_instruction_master_address_to_slave[24].DATAIN
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_granted_cpu_0_jtag_debug_module => cpu_0_instruction_master_is_granted_some_slave.IN0
cpu_0_instruction_master_granted_sdram_0_s1 => r_2.IN0
cpu_0_instruction_master_granted_sdram_0_s1 => cpu_0_instruction_master_is_granted_some_slave.IN1
cpu_0_instruction_master_granted_sdram_0_s1 => pre_dbs_count_enable.IN0
cpu_0_instruction_master_granted_sram_0_avalon_sram_slave => r_2.IN0
cpu_0_instruction_master_granted_sram_0_avalon_sram_slave => cpu_0_instruction_master_is_granted_some_slave.IN1
cpu_0_instruction_master_granted_sram_0_avalon_sram_slave => pre_dbs_count_enable.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN0
cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_2.IN0
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_2.IN0
cpu_0_instruction_master_qualified_request_sdram_0_s1 => r_2.IN1
cpu_0_instruction_master_qualified_request_sram_0_avalon_sram_slave => r_2.IN0
cpu_0_instruction_master_qualified_request_sram_0_avalon_sram_slave => r_2.IN0
cpu_0_instruction_master_qualified_request_sram_0_avalon_sram_slave => r_2.IN1
cpu_0_instruction_master_read => r_0.IN0
cpu_0_instruction_master_read => r_2.IN1
cpu_0_instruction_master_read => r_2.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read => p1_cpu_0_instruction_master_latency_counter.IN1
cpu_0_instruction_master_read => pre_dbs_count_enable.IN1
cpu_0_instruction_master_read => pre_dbs_count_enable.IN1
cpu_0_instruction_master_read => r_2.IN1
cpu_0_instruction_master_read => r_2.IN1
cpu_0_instruction_master_read => r_0.IN1
cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module => cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => pre_flush_cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[15].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[14].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[13].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[12].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[11].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[10].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[9].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[8].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[7].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[6].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[5].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[4].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[3].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[2].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[1].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => p1_dbs_latent_16_reg_segment_0[0].OUTPUTSELECT
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => dbs_rdv_count_enable.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1 => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register => ~NO_FANOUT~
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => pre_flush_cpu_0_instruction_master_readdatavalid.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => dbs_rdv_count_enable.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN1
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave => cpu_0_instruction_master_readdata.IN0
cpu_0_instruction_master_requests_cpu_0_jtag_debug_module => r_0.IN1
cpu_0_instruction_master_requests_sdram_0_s1 => cpu_0_instruction_master_dbs_increment[1].OUTPUTSELECT
cpu_0_instruction_master_requests_sdram_0_s1 => r_2.IN1
cpu_0_instruction_master_requests_sram_0_avalon_sram_slave => p1_cpu_0_instruction_master_latency_counter[1].DATAB
cpu_0_instruction_master_requests_sram_0_avalon_sram_slave => cpu_0_instruction_master_dbs_increment[1].DATAA
cpu_0_instruction_master_requests_sram_0_avalon_sram_slave => r_2.IN1
cpu_0_jtag_debug_module_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[16] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[17] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[18] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[19] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[20] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[21] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[22] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[23] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[24] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[25] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[26] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[27] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[28] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[29] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[30] => cpu_0_instruction_master_readdata.IN1
cpu_0_jtag_debug_module_readdata_from_sa[31] => cpu_0_instruction_master_readdata.IN1
d1_cpu_0_jtag_debug_module_end_xfer => r_0.IN1
d1_sdram_0_s1_end_xfer => ~NO_FANOUT~
d1_sram_0_avalon_sram_slave_end_xfer => ~NO_FANOUT~
reset_n => dbs_latent_16_reg_segment_0[0].ACLR
reset_n => dbs_latent_16_reg_segment_0[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[2].ACLR
reset_n => dbs_latent_16_reg_segment_0[3].ACLR
reset_n => dbs_latent_16_reg_segment_0[4].ACLR
reset_n => dbs_latent_16_reg_segment_0[5].ACLR
reset_n => dbs_latent_16_reg_segment_0[6].ACLR
reset_n => dbs_latent_16_reg_segment_0[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[8].ACLR
reset_n => dbs_latent_16_reg_segment_0[9].ACLR
reset_n => dbs_latent_16_reg_segment_0[10].ACLR
reset_n => dbs_latent_16_reg_segment_0[11].ACLR
reset_n => dbs_latent_16_reg_segment_0[12].ACLR
reset_n => dbs_latent_16_reg_segment_0[13].ACLR
reset_n => dbs_latent_16_reg_segment_0[14].ACLR
reset_n => dbs_latent_16_reg_segment_0[15].ACLR
reset_n => cpu_0_instruction_master_dbs_address[0]~reg0.ACLR
reset_n => cpu_0_instruction_master_dbs_address[1]~reg0.ACLR
reset_n => cpu_0_instruction_master_latency_counter[0]~reg0.ACLR
reset_n => cpu_0_instruction_master_latency_counter[1]~reg0.ACLR
reset_n => cpu_0_instruction_master_read_but_no_slave_selected.ACLR
reset_n => cpu_0_instruction_master_dbs_rdv_counter[0].ACLR
reset_n => cpu_0_instruction_master_dbs_rdv_counter[1].ACLR
sdram_0_s1_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[0] => p1_dbs_latent_16_reg_segment_0[0].DATAB
sdram_0_s1_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[1] => p1_dbs_latent_16_reg_segment_0[1].DATAB
sdram_0_s1_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[2] => p1_dbs_latent_16_reg_segment_0[2].DATAB
sdram_0_s1_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[3] => p1_dbs_latent_16_reg_segment_0[3].DATAB
sdram_0_s1_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[4] => p1_dbs_latent_16_reg_segment_0[4].DATAB
sdram_0_s1_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[5] => p1_dbs_latent_16_reg_segment_0[5].DATAB
sdram_0_s1_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[6] => p1_dbs_latent_16_reg_segment_0[6].DATAB
sdram_0_s1_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[7] => p1_dbs_latent_16_reg_segment_0[7].DATAB
sdram_0_s1_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[8] => p1_dbs_latent_16_reg_segment_0[8].DATAB
sdram_0_s1_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[9] => p1_dbs_latent_16_reg_segment_0[9].DATAB
sdram_0_s1_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[10] => p1_dbs_latent_16_reg_segment_0[10].DATAB
sdram_0_s1_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[11] => p1_dbs_latent_16_reg_segment_0[11].DATAB
sdram_0_s1_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[12] => p1_dbs_latent_16_reg_segment_0[12].DATAB
sdram_0_s1_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[13] => p1_dbs_latent_16_reg_segment_0[13].DATAB
sdram_0_s1_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[14] => p1_dbs_latent_16_reg_segment_0[14].DATAB
sdram_0_s1_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
sdram_0_s1_readdata_from_sa[15] => p1_dbs_latent_16_reg_segment_0[15].DATAB
sdram_0_s1_waitrequest_from_sa => pre_dbs_count_enable.IN1
sdram_0_s1_waitrequest_from_sa => r_2.IN1
sram_0_avalon_sram_slave_readdata_from_sa[0] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[0] => p1_dbs_latent_16_reg_segment_0[0].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[1] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[1] => p1_dbs_latent_16_reg_segment_0[1].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[2] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[2] => p1_dbs_latent_16_reg_segment_0[2].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[3] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[3] => p1_dbs_latent_16_reg_segment_0[3].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[4] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[4] => p1_dbs_latent_16_reg_segment_0[4].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[5] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[5] => p1_dbs_latent_16_reg_segment_0[5].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[6] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[6] => p1_dbs_latent_16_reg_segment_0[6].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[7] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[7] => p1_dbs_latent_16_reg_segment_0[7].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[8] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[8] => p1_dbs_latent_16_reg_segment_0[8].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[9] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[9] => p1_dbs_latent_16_reg_segment_0[9].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[10] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[10] => p1_dbs_latent_16_reg_segment_0[10].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[11] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[11] => p1_dbs_latent_16_reg_segment_0[11].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[12] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[12] => p1_dbs_latent_16_reg_segment_0[12].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[13] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[13] => p1_dbs_latent_16_reg_segment_0[13].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[14] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[14] => p1_dbs_latent_16_reg_segment_0[14].DATAA
sram_0_avalon_sram_slave_readdata_from_sa[15] => cpu_0_instruction_master_readdata.IN1
sram_0_avalon_sram_slave_readdata_from_sa[15] => p1_dbs_latent_16_reg_segment_0[15].DATAA
cpu_0_instruction_master_address_to_slave[0] <= cpu_0_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[1] <= cpu_0_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[2] <= cpu_0_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[3] <= cpu_0_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[4] <= cpu_0_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[5] <= cpu_0_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[6] <= cpu_0_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[7] <= cpu_0_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[8] <= cpu_0_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[9] <= cpu_0_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[10] <= cpu_0_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[11] <= cpu_0_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[12] <= cpu_0_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[13] <= cpu_0_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[14] <= cpu_0_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[15] <= cpu_0_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[16] <= cpu_0_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[17] <= cpu_0_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[18] <= cpu_0_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[19] <= cpu_0_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[20] <= cpu_0_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[21] <= cpu_0_instruction_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[22] <= cpu_0_instruction_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[23] <= cpu_0_instruction_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_address_to_slave[24] <= cpu_0_instruction_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_dbs_address[0] <= cpu_0_instruction_master_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_dbs_address[1] <= cpu_0_instruction_master_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_latency_counter[0] <= cpu_0_instruction_master_latency_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_latency_counter[1] <= cpu_0_instruction_master_latency_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[0] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[1] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[2] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[3] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[4] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[5] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[6] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[7] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[8] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[9] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[10] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[11] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[12] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[13] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[14] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[15] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[16] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[17] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[18] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[19] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[20] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[21] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[22] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[23] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[24] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[25] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[26] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[27] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[28] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[29] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[30] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdata[31] <= cpu_0_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_readdatavalid <= cpu_0_instruction_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_waitrequest <= cpu_0_instruction_master_run.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0
clk => clk.IN11
d_irq[0] => A_ipending_reg_irq0_nxt.IN0
d_irq[1] => A_ipending_reg_irq1_nxt.IN0
d_irq[2] => A_ipending_reg_irq2_nxt.IN0
d_irq[3] => A_ipending_reg_irq3_nxt.IN0
d_irq[4] => ~NO_FANOUT~
d_irq[5] => ~NO_FANOUT~
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => ~NO_FANOUT~
d_irq[9] => ~NO_FANOUT~
d_irq[10] => ~NO_FANOUT~
d_irq[11] => ~NO_FANOUT~
d_irq[12] => ~NO_FANOUT~
d_irq[13] => ~NO_FANOUT~
d_irq[14] => ~NO_FANOUT~
d_irq[15] => ~NO_FANOUT~
d_irq[16] => ~NO_FANOUT~
d_irq[17] => ~NO_FANOUT~
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdatavalid => d_readdatavalid_d1.DATAIN
d_waitrequest => d_write_nxt.IN1
d_waitrequest => d_read_nxt.IN1
d_waitrequest => A_dc_wb_update_av_writedata.IN1
d_waitrequest => A_dc_wr_last_transfer.IN1
d_waitrequest => av_wr_data_transfer.IN0
d_waitrequest => av_rd_addr_accepted.IN0
d_waitrequest => av_addr_accepted.IN1
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid.IN1
i_waitrequest => i_read_nxt.IN1
i_waitrequest => ic_fill_req_accepted.IN0
jtag_debug_module_address[0] => jtag_debug_module_address[0].IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1].IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2].IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3].IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4].IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5].IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6].IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7].IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8].IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0].IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1].IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2].IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3].IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess.IN1
jtag_debug_module_select => jtag_debug_module_select.IN1
jtag_debug_module_write => jtag_debug_module_write.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0].IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1].IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2].IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3].IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4].IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5].IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6].IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7].IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8].IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9].IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10].IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11].IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12].IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13].IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14].IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15].IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16].IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17].IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18].IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19].IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20].IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21].IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22].IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23].IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24].IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25].IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26].IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27].IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28].IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29].IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30].IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31].IN1
reset_n => reset_n.IN3
d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= d_address[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= d_address[18].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= d_address[19].DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= d_address[20].DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= d_address[21].DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= d_address[22].DB_MAX_OUTPUT_PORT_TYPE
d_address[23] <= d_address[23].DB_MAX_OUTPUT_PORT_TYPE
d_address[24] <= d_address[24].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= ic_fill_line[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= i_address[17].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= i_address[18].DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= i_address[19].DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= i_address[20].DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= i_address[21].DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= i_address[22].DB_MAX_OUTPUT_PORT_TYPE
i_address[23] <= i_address[23].DB_MAX_OUTPUT_PORT_TYPE
i_address[24] <= i_address[24].DB_MAX_OUTPUT_PORT_TYPE
i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[1] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[2] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[3] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[4] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[5] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[6] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[7] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[8] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[9] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[10] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[11] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[12] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[13] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[14] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[15] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[16] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[17] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[18] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[19] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[20] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[21] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[22] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[23] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[24] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[25] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[26] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[27] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[28] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[29] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[30] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_readdata[31] <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.readdata
jtag_debug_module_resetrequest <= cpu_0_nios2_oci:the_cpu_0_nios2_oci.resetrequest


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench
A_bstatus_reg[0] => ~NO_FANOUT~
A_bstatus_reg[1] => ~NO_FANOUT~
A_bstatus_reg[2] => ~NO_FANOUT~
A_bstatus_reg[3] => ~NO_FANOUT~
A_bstatus_reg[4] => ~NO_FANOUT~
A_bstatus_reg[5] => ~NO_FANOUT~
A_bstatus_reg[6] => ~NO_FANOUT~
A_bstatus_reg[7] => ~NO_FANOUT~
A_bstatus_reg[8] => ~NO_FANOUT~
A_bstatus_reg[9] => ~NO_FANOUT~
A_bstatus_reg[10] => ~NO_FANOUT~
A_bstatus_reg[11] => ~NO_FANOUT~
A_bstatus_reg[12] => ~NO_FANOUT~
A_bstatus_reg[13] => ~NO_FANOUT~
A_bstatus_reg[14] => ~NO_FANOUT~
A_bstatus_reg[15] => ~NO_FANOUT~
A_bstatus_reg[16] => ~NO_FANOUT~
A_bstatus_reg[17] => ~NO_FANOUT~
A_bstatus_reg[18] => ~NO_FANOUT~
A_bstatus_reg[19] => ~NO_FANOUT~
A_bstatus_reg[20] => ~NO_FANOUT~
A_bstatus_reg[21] => ~NO_FANOUT~
A_bstatus_reg[22] => ~NO_FANOUT~
A_bstatus_reg[23] => ~NO_FANOUT~
A_bstatus_reg[24] => ~NO_FANOUT~
A_bstatus_reg[25] => ~NO_FANOUT~
A_bstatus_reg[26] => ~NO_FANOUT~
A_bstatus_reg[27] => ~NO_FANOUT~
A_bstatus_reg[28] => ~NO_FANOUT~
A_bstatus_reg[29] => ~NO_FANOUT~
A_bstatus_reg[30] => ~NO_FANOUT~
A_bstatus_reg[31] => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg[0] => ~NO_FANOUT~
A_estatus_reg[1] => ~NO_FANOUT~
A_estatus_reg[2] => ~NO_FANOUT~
A_estatus_reg[3] => ~NO_FANOUT~
A_estatus_reg[4] => ~NO_FANOUT~
A_estatus_reg[5] => ~NO_FANOUT~
A_estatus_reg[6] => ~NO_FANOUT~
A_estatus_reg[7] => ~NO_FANOUT~
A_estatus_reg[8] => ~NO_FANOUT~
A_estatus_reg[9] => ~NO_FANOUT~
A_estatus_reg[10] => ~NO_FANOUT~
A_estatus_reg[11] => ~NO_FANOUT~
A_estatus_reg[12] => ~NO_FANOUT~
A_estatus_reg[13] => ~NO_FANOUT~
A_estatus_reg[14] => ~NO_FANOUT~
A_estatus_reg[15] => ~NO_FANOUT~
A_estatus_reg[16] => ~NO_FANOUT~
A_estatus_reg[17] => ~NO_FANOUT~
A_estatus_reg[18] => ~NO_FANOUT~
A_estatus_reg[19] => ~NO_FANOUT~
A_estatus_reg[20] => ~NO_FANOUT~
A_estatus_reg[21] => ~NO_FANOUT~
A_estatus_reg[22] => ~NO_FANOUT~
A_estatus_reg[23] => ~NO_FANOUT~
A_estatus_reg[24] => ~NO_FANOUT~
A_estatus_reg[25] => ~NO_FANOUT~
A_estatus_reg[26] => ~NO_FANOUT~
A_estatus_reg[27] => ~NO_FANOUT~
A_estatus_reg[28] => ~NO_FANOUT~
A_estatus_reg[29] => ~NO_FANOUT~
A_estatus_reg[30] => ~NO_FANOUT~
A_estatus_reg[31] => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg[0] => ~NO_FANOUT~
A_status_reg[1] => ~NO_FANOUT~
A_status_reg[2] => ~NO_FANOUT~
A_status_reg[3] => ~NO_FANOUT~
A_status_reg[4] => ~NO_FANOUT~
A_status_reg[5] => ~NO_FANOUT~
A_status_reg[6] => ~NO_FANOUT~
A_status_reg[7] => ~NO_FANOUT~
A_status_reg[8] => ~NO_FANOUT~
A_status_reg[9] => ~NO_FANOUT~
A_status_reg[10] => ~NO_FANOUT~
A_status_reg[11] => ~NO_FANOUT~
A_status_reg[12] => ~NO_FANOUT~
A_status_reg[13] => ~NO_FANOUT~
A_status_reg[14] => ~NO_FANOUT~
A_status_reg[15] => ~NO_FANOUT~
A_status_reg[16] => ~NO_FANOUT~
A_status_reg[17] => ~NO_FANOUT~
A_status_reg[18] => ~NO_FANOUT~
A_status_reg[19] => ~NO_FANOUT~
A_status_reg[20] => ~NO_FANOUT~
A_status_reg[21] => ~NO_FANOUT~
A_status_reg[22] => ~NO_FANOUT~
A_status_reg[23] => ~NO_FANOUT~
A_status_reg[24] => ~NO_FANOUT~
A_status_reg[25] => ~NO_FANOUT~
A_status_reg[26] => ~NO_FANOUT~
A_status_reg[27] => ~NO_FANOUT~
A_status_reg[28] => ~NO_FANOUT~
A_status_reg[29] => ~NO_FANOUT~
A_status_reg[30] => ~NO_FANOUT~
A_status_reg[31] => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN31
E_logic_result[1] => Equal0.IN30
E_logic_result[2] => Equal0.IN29
E_logic_result[3] => Equal0.IN28
E_logic_result[4] => Equal0.IN27
E_logic_result[5] => Equal0.IN26
E_logic_result[6] => Equal0.IN25
E_logic_result[7] => Equal0.IN24
E_logic_result[8] => Equal0.IN23
E_logic_result[9] => Equal0.IN22
E_logic_result[10] => Equal0.IN21
E_logic_result[11] => Equal0.IN20
E_logic_result[12] => Equal0.IN19
E_logic_result[13] => Equal0.IN18
E_logic_result[14] => Equal0.IN17
E_logic_result[15] => Equal0.IN16
E_logic_result[16] => Equal0.IN15
E_logic_result[17] => Equal0.IN14
E_logic_result[18] => Equal0.IN13
E_logic_result[19] => Equal0.IN12
E_logic_result[20] => Equal0.IN11
E_logic_result[21] => Equal0.IN10
E_logic_result[22] => Equal0.IN9
E_logic_result[23] => Equal0.IN8
E_logic_result[24] => Equal0.IN7
E_logic_result[25] => Equal0.IN6
E_logic_result[26] => Equal0.IN5
E_logic_result[27] => Equal0.IN4
E_logic_result[28] => Equal0.IN3
E_logic_result[29] => Equal0.IN2
E_logic_result[30] => Equal0.IN1
E_logic_result[31] => Equal0.IN0
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_mem_baddr[23] => ~NO_FANOUT~
M_mem_baddr[24] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_target_pcb[18] => ~NO_FANOUT~
M_target_pcb[19] => ~NO_FANOUT~
M_target_pcb[20] => ~NO_FANOUT~
M_target_pcb[21] => ~NO_FANOUT~
M_target_pcb[22] => ~NO_FANOUT~
M_target_pcb[23] => ~NO_FANOUT~
M_target_pcb[24] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_pcb[23] => ~NO_FANOUT~
W_pcb[24] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_vinst[0] => ~NO_FANOUT~
W_vinst[1] => ~NO_FANOUT~
W_vinst[2] => ~NO_FANOUT~
W_vinst[3] => ~NO_FANOUT~
W_vinst[4] => ~NO_FANOUT~
W_vinst[5] => ~NO_FANOUT~
W_vinst[6] => ~NO_FANOUT~
W_vinst[7] => ~NO_FANOUT~
W_vinst[8] => ~NO_FANOUT~
W_vinst[9] => ~NO_FANOUT~
W_vinst[10] => ~NO_FANOUT~
W_vinst[11] => ~NO_FANOUT~
W_vinst[12] => ~NO_FANOUT~
W_vinst[13] => ~NO_FANOUT~
W_vinst[14] => ~NO_FANOUT~
W_vinst[15] => ~NO_FANOUT~
W_vinst[16] => ~NO_FANOUT~
W_vinst[17] => ~NO_FANOUT~
W_vinst[18] => ~NO_FANOUT~
W_vinst[19] => ~NO_FANOUT~
W_vinst[20] => ~NO_FANOUT~
W_vinst[21] => ~NO_FANOUT~
W_vinst[22] => ~NO_FANOUT~
W_vinst[23] => ~NO_FANOUT~
W_vinst[24] => ~NO_FANOUT~
W_vinst[25] => ~NO_FANOUT~
W_vinst[26] => ~NO_FANOUT~
W_vinst[27] => ~NO_FANOUT~
W_vinst[28] => ~NO_FANOUT~
W_vinst[29] => ~NO_FANOUT~
W_vinst[30] => ~NO_FANOUT~
W_vinst[31] => ~NO_FANOUT~
W_vinst[32] => ~NO_FANOUT~
W_vinst[33] => ~NO_FANOUT~
W_vinst[34] => ~NO_FANOUT~
W_vinst[35] => ~NO_FANOUT~
W_vinst[36] => ~NO_FANOUT~
W_vinst[37] => ~NO_FANOUT~
W_vinst[38] => ~NO_FANOUT~
W_vinst[39] => ~NO_FANOUT~
W_vinst[40] => ~NO_FANOUT~
W_vinst[41] => ~NO_FANOUT~
W_vinst[42] => ~NO_FANOUT~
W_vinst[43] => ~NO_FANOUT~
W_vinst[44] => ~NO_FANOUT~
W_vinst[45] => ~NO_FANOUT~
W_vinst[46] => ~NO_FANOUT~
W_vinst[47] => ~NO_FANOUT~
W_vinst[48] => ~NO_FANOUT~
W_vinst[49] => ~NO_FANOUT~
W_vinst[50] => ~NO_FANOUT~
W_vinst[51] => ~NO_FANOUT~
W_vinst[52] => ~NO_FANOUT~
W_vinst[53] => ~NO_FANOUT~
W_vinst[54] => ~NO_FANOUT~
W_vinst[55] => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
A_wr_data_filtered[0] <= A_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[1] <= A_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[2] <= A_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[3] <= A_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[4] <= A_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[5] <= A_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[6] <= A_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[7] <= A_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[8] <= A_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[9] <= A_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[10] <= A_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[11] <= A_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[12] <= A_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[13] <= A_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[14] <= A_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[15] <= A_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[16] <= A_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[17] <= A_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[18] <= A_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[19] <= A_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[20] <= A_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[21] <= A_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[22] <= A_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[23] <= A_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[24] <= A_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[25] <= A_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[26] <= A_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[27] <= A_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[28] <= A_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[29] <= A_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[30] <= A_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[31] <= A_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
E_add_br_to_taken_history_filtered <= E_add_br_to_taken_history_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
E_src1_eq_src2 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[0] <= M_bht_ptr_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[1] <= M_bht_ptr_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[2] <= M_bht_ptr_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[3] <= M_bht_ptr_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[4] <= M_bht_ptr_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[5] <= M_bht_ptr_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[6] <= M_bht_ptr_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[7] <= M_bht_ptr_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[0] <= M_bht_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[1] <= M_bht_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_en_filtered <= M_bht_wr_en_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_qed1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_qed1:auto_generated.rden_b
data_a[0] => altsyncram_qed1:auto_generated.data_a[0]
data_a[1] => altsyncram_qed1:auto_generated.data_a[1]
data_a[2] => altsyncram_qed1:auto_generated.data_a[2]
data_a[3] => altsyncram_qed1:auto_generated.data_a[3]
data_a[4] => altsyncram_qed1:auto_generated.data_a[4]
data_a[5] => altsyncram_qed1:auto_generated.data_a[5]
data_a[6] => altsyncram_qed1:auto_generated.data_a[6]
data_a[7] => altsyncram_qed1:auto_generated.data_a[7]
data_a[8] => altsyncram_qed1:auto_generated.data_a[8]
data_a[9] => altsyncram_qed1:auto_generated.data_a[9]
data_a[10] => altsyncram_qed1:auto_generated.data_a[10]
data_a[11] => altsyncram_qed1:auto_generated.data_a[11]
data_a[12] => altsyncram_qed1:auto_generated.data_a[12]
data_a[13] => altsyncram_qed1:auto_generated.data_a[13]
data_a[14] => altsyncram_qed1:auto_generated.data_a[14]
data_a[15] => altsyncram_qed1:auto_generated.data_a[15]
data_a[16] => altsyncram_qed1:auto_generated.data_a[16]
data_a[17] => altsyncram_qed1:auto_generated.data_a[17]
data_a[18] => altsyncram_qed1:auto_generated.data_a[18]
data_a[19] => altsyncram_qed1:auto_generated.data_a[19]
data_a[20] => altsyncram_qed1:auto_generated.data_a[20]
data_a[21] => altsyncram_qed1:auto_generated.data_a[21]
data_a[22] => altsyncram_qed1:auto_generated.data_a[22]
data_a[23] => altsyncram_qed1:auto_generated.data_a[23]
data_a[24] => altsyncram_qed1:auto_generated.data_a[24]
data_a[25] => altsyncram_qed1:auto_generated.data_a[25]
data_a[26] => altsyncram_qed1:auto_generated.data_a[26]
data_a[27] => altsyncram_qed1:auto_generated.data_a[27]
data_a[28] => altsyncram_qed1:auto_generated.data_a[28]
data_a[29] => altsyncram_qed1:auto_generated.data_a[29]
data_a[30] => altsyncram_qed1:auto_generated.data_a[30]
data_a[31] => altsyncram_qed1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qed1:auto_generated.address_a[0]
address_a[1] => altsyncram_qed1:auto_generated.address_a[1]
address_a[2] => altsyncram_qed1:auto_generated.address_a[2]
address_a[3] => altsyncram_qed1:auto_generated.address_a[3]
address_a[4] => altsyncram_qed1:auto_generated.address_a[4]
address_a[5] => altsyncram_qed1:auto_generated.address_a[5]
address_a[6] => altsyncram_qed1:auto_generated.address_a[6]
address_a[7] => altsyncram_qed1:auto_generated.address_a[7]
address_a[8] => altsyncram_qed1:auto_generated.address_a[8]
address_a[9] => altsyncram_qed1:auto_generated.address_a[9]
address_b[0] => altsyncram_qed1:auto_generated.address_b[0]
address_b[1] => altsyncram_qed1:auto_generated.address_b[1]
address_b[2] => altsyncram_qed1:auto_generated.address_b[2]
address_b[3] => altsyncram_qed1:auto_generated.address_b[3]
address_b[4] => altsyncram_qed1:auto_generated.address_b[4]
address_b[5] => altsyncram_qed1:auto_generated.address_b[5]
address_b[6] => altsyncram_qed1:auto_generated.address_b[6]
address_b[7] => altsyncram_qed1:auto_generated.address_b[7]
address_b[8] => altsyncram_qed1:auto_generated.address_b[8]
address_b[9] => altsyncram_qed1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qed1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_qed1:auto_generated.q_b[0]
q_b[1] <= altsyncram_qed1:auto_generated.q_b[1]
q_b[2] <= altsyncram_qed1:auto_generated.q_b[2]
q_b[3] <= altsyncram_qed1:auto_generated.q_b[3]
q_b[4] <= altsyncram_qed1:auto_generated.q_b[4]
q_b[5] <= altsyncram_qed1:auto_generated.q_b[5]
q_b[6] <= altsyncram_qed1:auto_generated.q_b[6]
q_b[7] <= altsyncram_qed1:auto_generated.q_b[7]
q_b[8] <= altsyncram_qed1:auto_generated.q_b[8]
q_b[9] <= altsyncram_qed1:auto_generated.q_b[9]
q_b[10] <= altsyncram_qed1:auto_generated.q_b[10]
q_b[11] <= altsyncram_qed1:auto_generated.q_b[11]
q_b[12] <= altsyncram_qed1:auto_generated.q_b[12]
q_b[13] <= altsyncram_qed1:auto_generated.q_b[13]
q_b[14] <= altsyncram_qed1:auto_generated.q_b[14]
q_b[15] <= altsyncram_qed1:auto_generated.q_b[15]
q_b[16] <= altsyncram_qed1:auto_generated.q_b[16]
q_b[17] <= altsyncram_qed1:auto_generated.q_b[17]
q_b[18] <= altsyncram_qed1:auto_generated.q_b[18]
q_b[19] <= altsyncram_qed1:auto_generated.q_b[19]
q_b[20] <= altsyncram_qed1:auto_generated.q_b[20]
q_b[21] <= altsyncram_qed1:auto_generated.q_b[21]
q_b[22] <= altsyncram_qed1:auto_generated.q_b[22]
q_b[23] <= altsyncram_qed1:auto_generated.q_b[23]
q_b[24] <= altsyncram_qed1:auto_generated.q_b[24]
q_b[25] <= altsyncram_qed1:auto_generated.q_b[25]
q_b[26] <= altsyncram_qed1:auto_generated.q_b[26]
q_b[27] <= altsyncram_qed1:auto_generated.q_b[27]
q_b[28] <= altsyncram_qed1:auto_generated.q_b[28]
q_b[29] <= altsyncram_qed1:auto_generated.q_b[29]
q_b[30] <= altsyncram_qed1:auto_generated.q_b[30]
q_b[31] <= altsyncram_qed1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_d5g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_d5g1:auto_generated.rden_b
data_a[0] => altsyncram_d5g1:auto_generated.data_a[0]
data_a[1] => altsyncram_d5g1:auto_generated.data_a[1]
data_a[2] => altsyncram_d5g1:auto_generated.data_a[2]
data_a[3] => altsyncram_d5g1:auto_generated.data_a[3]
data_a[4] => altsyncram_d5g1:auto_generated.data_a[4]
data_a[5] => altsyncram_d5g1:auto_generated.data_a[5]
data_a[6] => altsyncram_d5g1:auto_generated.data_a[6]
data_a[7] => altsyncram_d5g1:auto_generated.data_a[7]
data_a[8] => altsyncram_d5g1:auto_generated.data_a[8]
data_a[9] => altsyncram_d5g1:auto_generated.data_a[9]
data_a[10] => altsyncram_d5g1:auto_generated.data_a[10]
data_a[11] => altsyncram_d5g1:auto_generated.data_a[11]
data_a[12] => altsyncram_d5g1:auto_generated.data_a[12]
data_a[13] => altsyncram_d5g1:auto_generated.data_a[13]
data_a[14] => altsyncram_d5g1:auto_generated.data_a[14]
data_a[15] => altsyncram_d5g1:auto_generated.data_a[15]
data_a[16] => altsyncram_d5g1:auto_generated.data_a[16]
data_a[17] => altsyncram_d5g1:auto_generated.data_a[17]
data_a[18] => altsyncram_d5g1:auto_generated.data_a[18]
data_a[19] => altsyncram_d5g1:auto_generated.data_a[19]
data_a[20] => altsyncram_d5g1:auto_generated.data_a[20]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
address_a[0] => altsyncram_d5g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d5g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d5g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d5g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d5g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d5g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d5g1:auto_generated.address_a[6]
address_b[0] => altsyncram_d5g1:auto_generated.address_b[0]
address_b[1] => altsyncram_d5g1:auto_generated.address_b[1]
address_b[2] => altsyncram_d5g1:auto_generated.address_b[2]
address_b[3] => altsyncram_d5g1:auto_generated.address_b[3]
address_b[4] => altsyncram_d5g1:auto_generated.address_b[4]
address_b[5] => altsyncram_d5g1:auto_generated.address_b[5]
address_b[6] => altsyncram_d5g1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d5g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_b[0] <= altsyncram_d5g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_d5g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_d5g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_d5g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_d5g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_d5g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_d5g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_d5g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_d5g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_d5g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_d5g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_d5g1:auto_generated.q_b[11]
q_b[12] <= altsyncram_d5g1:auto_generated.q_b[12]
q_b[13] <= altsyncram_d5g1:auto_generated.q_b[13]
q_b[14] <= altsyncram_d5g1:auto_generated.q_b[14]
q_b[15] <= altsyncram_d5g1:auto_generated.q_b[15]
q_b[16] <= altsyncram_d5g1:auto_generated.q_b[16]
q_b[17] <= altsyncram_d5g1:auto_generated.q_b[17]
q_b[18] <= altsyncram_d5g1:auto_generated.q_b[18]
q_b[19] <= altsyncram_d5g1:auto_generated.q_b[19]
q_b[20] <= altsyncram_d5g1:auto_generated.q_b[20]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram
wren_a => altsyncram_8pf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_8pf1:auto_generated.rden_b
data_a[0] => altsyncram_8pf1:auto_generated.data_a[0]
data_a[1] => altsyncram_8pf1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_8pf1:auto_generated.address_a[0]
address_a[1] => altsyncram_8pf1:auto_generated.address_a[1]
address_a[2] => altsyncram_8pf1:auto_generated.address_a[2]
address_a[3] => altsyncram_8pf1:auto_generated.address_a[3]
address_a[4] => altsyncram_8pf1:auto_generated.address_a[4]
address_a[5] => altsyncram_8pf1:auto_generated.address_a[5]
address_a[6] => altsyncram_8pf1:auto_generated.address_a[6]
address_a[7] => altsyncram_8pf1:auto_generated.address_a[7]
address_b[0] => altsyncram_8pf1:auto_generated.address_b[0]
address_b[1] => altsyncram_8pf1:auto_generated.address_b[1]
address_b[2] => altsyncram_8pf1:auto_generated.address_b[2]
address_b[3] => altsyncram_8pf1:auto_generated.address_b[3]
address_b[4] => altsyncram_8pf1:auto_generated.address_b[4]
address_b[5] => altsyncram_8pf1:auto_generated.address_b[5]
address_b[6] => altsyncram_8pf1:auto_generated.address_b[6]
address_b[7] => altsyncram_8pf1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8pf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_8pf1:auto_generated.q_b[0]
q_b[1] <= altsyncram_8pf1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_87f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_87f1:auto_generated.data_a[0]
data_a[1] => altsyncram_87f1:auto_generated.data_a[1]
data_a[2] => altsyncram_87f1:auto_generated.data_a[2]
data_a[3] => altsyncram_87f1:auto_generated.data_a[3]
data_a[4] => altsyncram_87f1:auto_generated.data_a[4]
data_a[5] => altsyncram_87f1:auto_generated.data_a[5]
data_a[6] => altsyncram_87f1:auto_generated.data_a[6]
data_a[7] => altsyncram_87f1:auto_generated.data_a[7]
data_a[8] => altsyncram_87f1:auto_generated.data_a[8]
data_a[9] => altsyncram_87f1:auto_generated.data_a[9]
data_a[10] => altsyncram_87f1:auto_generated.data_a[10]
data_a[11] => altsyncram_87f1:auto_generated.data_a[11]
data_a[12] => altsyncram_87f1:auto_generated.data_a[12]
data_a[13] => altsyncram_87f1:auto_generated.data_a[13]
data_a[14] => altsyncram_87f1:auto_generated.data_a[14]
data_a[15] => altsyncram_87f1:auto_generated.data_a[15]
data_a[16] => altsyncram_87f1:auto_generated.data_a[16]
data_a[17] => altsyncram_87f1:auto_generated.data_a[17]
data_a[18] => altsyncram_87f1:auto_generated.data_a[18]
data_a[19] => altsyncram_87f1:auto_generated.data_a[19]
data_a[20] => altsyncram_87f1:auto_generated.data_a[20]
data_a[21] => altsyncram_87f1:auto_generated.data_a[21]
data_a[22] => altsyncram_87f1:auto_generated.data_a[22]
data_a[23] => altsyncram_87f1:auto_generated.data_a[23]
data_a[24] => altsyncram_87f1:auto_generated.data_a[24]
data_a[25] => altsyncram_87f1:auto_generated.data_a[25]
data_a[26] => altsyncram_87f1:auto_generated.data_a[26]
data_a[27] => altsyncram_87f1:auto_generated.data_a[27]
data_a[28] => altsyncram_87f1:auto_generated.data_a[28]
data_a[29] => altsyncram_87f1:auto_generated.data_a[29]
data_a[30] => altsyncram_87f1:auto_generated.data_a[30]
data_a[31] => altsyncram_87f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_87f1:auto_generated.address_a[0]
address_a[1] => altsyncram_87f1:auto_generated.address_a[1]
address_a[2] => altsyncram_87f1:auto_generated.address_a[2]
address_a[3] => altsyncram_87f1:auto_generated.address_a[3]
address_a[4] => altsyncram_87f1:auto_generated.address_a[4]
address_b[0] => altsyncram_87f1:auto_generated.address_b[0]
address_b[1] => altsyncram_87f1:auto_generated.address_b[1]
address_b[2] => altsyncram_87f1:auto_generated.address_b[2]
address_b[3] => altsyncram_87f1:auto_generated.address_b[3]
address_b[4] => altsyncram_87f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_87f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_87f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_87f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_87f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_87f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_87f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_87f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_87f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_87f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_87f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_87f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_87f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_87f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_87f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_87f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_87f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_87f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_87f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_87f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_87f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_87f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_87f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_87f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_87f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_87f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_87f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_87f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_87f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_87f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_87f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_87f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_87f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_87f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_97f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_97f1:auto_generated.data_a[0]
data_a[1] => altsyncram_97f1:auto_generated.data_a[1]
data_a[2] => altsyncram_97f1:auto_generated.data_a[2]
data_a[3] => altsyncram_97f1:auto_generated.data_a[3]
data_a[4] => altsyncram_97f1:auto_generated.data_a[4]
data_a[5] => altsyncram_97f1:auto_generated.data_a[5]
data_a[6] => altsyncram_97f1:auto_generated.data_a[6]
data_a[7] => altsyncram_97f1:auto_generated.data_a[7]
data_a[8] => altsyncram_97f1:auto_generated.data_a[8]
data_a[9] => altsyncram_97f1:auto_generated.data_a[9]
data_a[10] => altsyncram_97f1:auto_generated.data_a[10]
data_a[11] => altsyncram_97f1:auto_generated.data_a[11]
data_a[12] => altsyncram_97f1:auto_generated.data_a[12]
data_a[13] => altsyncram_97f1:auto_generated.data_a[13]
data_a[14] => altsyncram_97f1:auto_generated.data_a[14]
data_a[15] => altsyncram_97f1:auto_generated.data_a[15]
data_a[16] => altsyncram_97f1:auto_generated.data_a[16]
data_a[17] => altsyncram_97f1:auto_generated.data_a[17]
data_a[18] => altsyncram_97f1:auto_generated.data_a[18]
data_a[19] => altsyncram_97f1:auto_generated.data_a[19]
data_a[20] => altsyncram_97f1:auto_generated.data_a[20]
data_a[21] => altsyncram_97f1:auto_generated.data_a[21]
data_a[22] => altsyncram_97f1:auto_generated.data_a[22]
data_a[23] => altsyncram_97f1:auto_generated.data_a[23]
data_a[24] => altsyncram_97f1:auto_generated.data_a[24]
data_a[25] => altsyncram_97f1:auto_generated.data_a[25]
data_a[26] => altsyncram_97f1:auto_generated.data_a[26]
data_a[27] => altsyncram_97f1:auto_generated.data_a[27]
data_a[28] => altsyncram_97f1:auto_generated.data_a[28]
data_a[29] => altsyncram_97f1:auto_generated.data_a[29]
data_a[30] => altsyncram_97f1:auto_generated.data_a[30]
data_a[31] => altsyncram_97f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_97f1:auto_generated.address_a[0]
address_a[1] => altsyncram_97f1:auto_generated.address_a[1]
address_a[2] => altsyncram_97f1:auto_generated.address_a[2]
address_a[3] => altsyncram_97f1:auto_generated.address_a[3]
address_a[4] => altsyncram_97f1:auto_generated.address_a[4]
address_b[0] => altsyncram_97f1:auto_generated.address_b[0]
address_b[1] => altsyncram_97f1:auto_generated.address_b[1]
address_b[2] => altsyncram_97f1:auto_generated.address_b[2]
address_b[3] => altsyncram_97f1:auto_generated.address_b[3]
address_b[4] => altsyncram_97f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_97f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_97f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_97f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_97f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_97f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_97f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_97f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_97f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_97f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_97f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_97f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_97f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_97f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_97f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_97f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_97f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_97f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_97f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_97f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_97f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_97f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_97f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_97f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_97f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_97f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_97f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_97f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_97f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_97f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_97f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_97f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_97f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_97f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram
wren_a => altsyncram_2ef1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2ef1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ef1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ef1:auto_generated.data_a[2]
data_a[3] => altsyncram_2ef1:auto_generated.data_a[3]
data_a[4] => altsyncram_2ef1:auto_generated.data_a[4]
data_a[5] => altsyncram_2ef1:auto_generated.data_a[5]
data_a[6] => altsyncram_2ef1:auto_generated.data_a[6]
data_a[7] => altsyncram_2ef1:auto_generated.data_a[7]
data_a[8] => altsyncram_2ef1:auto_generated.data_a[8]
data_a[9] => altsyncram_2ef1:auto_generated.data_a[9]
data_a[10] => altsyncram_2ef1:auto_generated.data_a[10]
data_a[11] => altsyncram_2ef1:auto_generated.data_a[11]
data_a[12] => altsyncram_2ef1:auto_generated.data_a[12]
data_a[13] => altsyncram_2ef1:auto_generated.data_a[13]
data_a[14] => altsyncram_2ef1:auto_generated.data_a[14]
data_a[15] => altsyncram_2ef1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_2ef1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ef1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ef1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ef1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ef1:auto_generated.address_a[4]
address_a[5] => altsyncram_2ef1:auto_generated.address_a[5]
address_b[0] => altsyncram_2ef1:auto_generated.address_b[0]
address_b[1] => altsyncram_2ef1:auto_generated.address_b[1]
address_b[2] => altsyncram_2ef1:auto_generated.address_b[2]
address_b[3] => altsyncram_2ef1:auto_generated.address_b[3]
address_b[4] => altsyncram_2ef1:auto_generated.address_b[4]
address_b[5] => altsyncram_2ef1:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ef1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_2ef1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2ef1:auto_generated.q_b[1]
q_b[2] <= altsyncram_2ef1:auto_generated.q_b[2]
q_b[3] <= altsyncram_2ef1:auto_generated.q_b[3]
q_b[4] <= altsyncram_2ef1:auto_generated.q_b[4]
q_b[5] <= altsyncram_2ef1:auto_generated.q_b[5]
q_b[6] <= altsyncram_2ef1:auto_generated.q_b[6]
q_b[7] <= altsyncram_2ef1:auto_generated.q_b[7]
q_b[8] <= altsyncram_2ef1:auto_generated.q_b[8]
q_b[9] <= altsyncram_2ef1:auto_generated.q_b[9]
q_b[10] <= altsyncram_2ef1:auto_generated.q_b[10]
q_b[11] <= altsyncram_2ef1:auto_generated.q_b[11]
q_b[12] <= altsyncram_2ef1:auto_generated.q_b[12]
q_b[13] <= altsyncram_2ef1:auto_generated.q_b[13]
q_b[14] <= altsyncram_2ef1:auto_generated.q_b[14]
q_b[15] <= altsyncram_2ef1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_2ef1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram
wren_a => altsyncram_29f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_29f1:auto_generated.data_a[0]
data_a[1] => altsyncram_29f1:auto_generated.data_a[1]
data_a[2] => altsyncram_29f1:auto_generated.data_a[2]
data_a[3] => altsyncram_29f1:auto_generated.data_a[3]
data_a[4] => altsyncram_29f1:auto_generated.data_a[4]
data_a[5] => altsyncram_29f1:auto_generated.data_a[5]
data_a[6] => altsyncram_29f1:auto_generated.data_a[6]
data_a[7] => altsyncram_29f1:auto_generated.data_a[7]
data_a[8] => altsyncram_29f1:auto_generated.data_a[8]
data_a[9] => altsyncram_29f1:auto_generated.data_a[9]
data_a[10] => altsyncram_29f1:auto_generated.data_a[10]
data_a[11] => altsyncram_29f1:auto_generated.data_a[11]
data_a[12] => altsyncram_29f1:auto_generated.data_a[12]
data_a[13] => altsyncram_29f1:auto_generated.data_a[13]
data_a[14] => altsyncram_29f1:auto_generated.data_a[14]
data_a[15] => altsyncram_29f1:auto_generated.data_a[15]
data_a[16] => altsyncram_29f1:auto_generated.data_a[16]
data_a[17] => altsyncram_29f1:auto_generated.data_a[17]
data_a[18] => altsyncram_29f1:auto_generated.data_a[18]
data_a[19] => altsyncram_29f1:auto_generated.data_a[19]
data_a[20] => altsyncram_29f1:auto_generated.data_a[20]
data_a[21] => altsyncram_29f1:auto_generated.data_a[21]
data_a[22] => altsyncram_29f1:auto_generated.data_a[22]
data_a[23] => altsyncram_29f1:auto_generated.data_a[23]
data_a[24] => altsyncram_29f1:auto_generated.data_a[24]
data_a[25] => altsyncram_29f1:auto_generated.data_a[25]
data_a[26] => altsyncram_29f1:auto_generated.data_a[26]
data_a[27] => altsyncram_29f1:auto_generated.data_a[27]
data_a[28] => altsyncram_29f1:auto_generated.data_a[28]
data_a[29] => altsyncram_29f1:auto_generated.data_a[29]
data_a[30] => altsyncram_29f1:auto_generated.data_a[30]
data_a[31] => altsyncram_29f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_29f1:auto_generated.address_a[0]
address_a[1] => altsyncram_29f1:auto_generated.address_a[1]
address_a[2] => altsyncram_29f1:auto_generated.address_a[2]
address_a[3] => altsyncram_29f1:auto_generated.address_a[3]
address_a[4] => altsyncram_29f1:auto_generated.address_a[4]
address_a[5] => altsyncram_29f1:auto_generated.address_a[5]
address_a[6] => altsyncram_29f1:auto_generated.address_a[6]
address_a[7] => altsyncram_29f1:auto_generated.address_a[7]
address_a[8] => altsyncram_29f1:auto_generated.address_a[8]
address_b[0] => altsyncram_29f1:auto_generated.address_b[0]
address_b[1] => altsyncram_29f1:auto_generated.address_b[1]
address_b[2] => altsyncram_29f1:auto_generated.address_b[2]
address_b[3] => altsyncram_29f1:auto_generated.address_b[3]
address_b[4] => altsyncram_29f1:auto_generated.address_b[4]
address_b[5] => altsyncram_29f1:auto_generated.address_b[5]
address_b[6] => altsyncram_29f1:auto_generated.address_b[6]
address_b[7] => altsyncram_29f1:auto_generated.address_b[7]
address_b[8] => altsyncram_29f1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_29f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_29f1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_29f1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_29f1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_29f1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_29f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_29f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_29f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_29f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_29f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_29f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_29f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_29f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_29f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_29f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_29f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_29f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_29f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_29f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_29f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_29f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_29f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_29f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_29f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_29f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_29f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_29f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_29f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_29f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_29f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_29f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_29f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_29f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_29f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_29f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_29f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_29f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_29f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram
wren_a => altsyncram_9vc1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_9vc1:auto_generated.rden_b
data_a[0] => altsyncram_9vc1:auto_generated.data_a[0]
data_a[1] => altsyncram_9vc1:auto_generated.data_a[1]
data_a[2] => altsyncram_9vc1:auto_generated.data_a[2]
data_a[3] => altsyncram_9vc1:auto_generated.data_a[3]
data_a[4] => altsyncram_9vc1:auto_generated.data_a[4]
data_a[5] => altsyncram_9vc1:auto_generated.data_a[5]
data_a[6] => altsyncram_9vc1:auto_generated.data_a[6]
data_a[7] => altsyncram_9vc1:auto_generated.data_a[7]
data_a[8] => altsyncram_9vc1:auto_generated.data_a[8]
data_a[9] => altsyncram_9vc1:auto_generated.data_a[9]
data_a[10] => altsyncram_9vc1:auto_generated.data_a[10]
data_a[11] => altsyncram_9vc1:auto_generated.data_a[11]
data_a[12] => altsyncram_9vc1:auto_generated.data_a[12]
data_a[13] => altsyncram_9vc1:auto_generated.data_a[13]
data_a[14] => altsyncram_9vc1:auto_generated.data_a[14]
data_a[15] => altsyncram_9vc1:auto_generated.data_a[15]
data_a[16] => altsyncram_9vc1:auto_generated.data_a[16]
data_a[17] => altsyncram_9vc1:auto_generated.data_a[17]
data_a[18] => altsyncram_9vc1:auto_generated.data_a[18]
data_a[19] => altsyncram_9vc1:auto_generated.data_a[19]
data_a[20] => altsyncram_9vc1:auto_generated.data_a[20]
data_a[21] => altsyncram_9vc1:auto_generated.data_a[21]
data_a[22] => altsyncram_9vc1:auto_generated.data_a[22]
data_a[23] => altsyncram_9vc1:auto_generated.data_a[23]
data_a[24] => altsyncram_9vc1:auto_generated.data_a[24]
data_a[25] => altsyncram_9vc1:auto_generated.data_a[25]
data_a[26] => altsyncram_9vc1:auto_generated.data_a[26]
data_a[27] => altsyncram_9vc1:auto_generated.data_a[27]
data_a[28] => altsyncram_9vc1:auto_generated.data_a[28]
data_a[29] => altsyncram_9vc1:auto_generated.data_a[29]
data_a[30] => altsyncram_9vc1:auto_generated.data_a[30]
data_a[31] => altsyncram_9vc1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_9vc1:auto_generated.address_a[0]
address_a[1] => altsyncram_9vc1:auto_generated.address_a[1]
address_a[2] => altsyncram_9vc1:auto_generated.address_a[2]
address_b[0] => altsyncram_9vc1:auto_generated.address_b[0]
address_b[1] => altsyncram_9vc1:auto_generated.address_b[1]
address_b[2] => altsyncram_9vc1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9vc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_9vc1:auto_generated.q_b[0]
q_b[1] <= altsyncram_9vc1:auto_generated.q_b[1]
q_b[2] <= altsyncram_9vc1:auto_generated.q_b[2]
q_b[3] <= altsyncram_9vc1:auto_generated.q_b[3]
q_b[4] <= altsyncram_9vc1:auto_generated.q_b[4]
q_b[5] <= altsyncram_9vc1:auto_generated.q_b[5]
q_b[6] <= altsyncram_9vc1:auto_generated.q_b[6]
q_b[7] <= altsyncram_9vc1:auto_generated.q_b[7]
q_b[8] <= altsyncram_9vc1:auto_generated.q_b[8]
q_b[9] <= altsyncram_9vc1:auto_generated.q_b[9]
q_b[10] <= altsyncram_9vc1:auto_generated.q_b[10]
q_b[11] <= altsyncram_9vc1:auto_generated.q_b[11]
q_b[12] <= altsyncram_9vc1:auto_generated.q_b[12]
q_b[13] <= altsyncram_9vc1:auto_generated.q_b[13]
q_b[14] <= altsyncram_9vc1:auto_generated.q_b[14]
q_b[15] <= altsyncram_9vc1:auto_generated.q_b[15]
q_b[16] <= altsyncram_9vc1:auto_generated.q_b[16]
q_b[17] <= altsyncram_9vc1:auto_generated.q_b[17]
q_b[18] <= altsyncram_9vc1:auto_generated.q_b[18]
q_b[19] <= altsyncram_9vc1:auto_generated.q_b[19]
q_b[20] <= altsyncram_9vc1:auto_generated.q_b[20]
q_b[21] <= altsyncram_9vc1:auto_generated.q_b[21]
q_b[22] <= altsyncram_9vc1:auto_generated.q_b[22]
q_b[23] <= altsyncram_9vc1:auto_generated.q_b[23]
q_b[24] <= altsyncram_9vc1:auto_generated.q_b[24]
q_b[25] <= altsyncram_9vc1:auto_generated.q_b[25]
q_b[26] <= altsyncram_9vc1:auto_generated.q_b[26]
q_b[27] <= altsyncram_9vc1:auto_generated.q_b[27]
q_b[28] <= altsyncram_9vc1:auto_generated.q_b[28]
q_b[29] <= altsyncram_9vc1:auto_generated.q_b[29]
q_b[30] <= altsyncram_9vc1:auto_generated.q_b[30]
q_b[31] <= altsyncram_9vc1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell
A_mul_src1[0] => A_mul_src1[0].IN1
A_mul_src1[1] => A_mul_src1[1].IN1
A_mul_src1[2] => A_mul_src1[2].IN1
A_mul_src1[3] => A_mul_src1[3].IN1
A_mul_src1[4] => A_mul_src1[4].IN1
A_mul_src1[5] => A_mul_src1[5].IN1
A_mul_src1[6] => A_mul_src1[6].IN1
A_mul_src1[7] => A_mul_src1[7].IN1
A_mul_src1[8] => A_mul_src1[8].IN1
A_mul_src1[9] => A_mul_src1[9].IN1
A_mul_src1[10] => A_mul_src1[10].IN1
A_mul_src1[11] => A_mul_src1[11].IN1
A_mul_src1[12] => A_mul_src1[12].IN1
A_mul_src1[13] => A_mul_src1[13].IN1
A_mul_src1[14] => A_mul_src1[14].IN1
A_mul_src1[15] => A_mul_src1[15].IN1
A_mul_src1[16] => A_mul_src1[16].IN1
A_mul_src1[17] => A_mul_src1[17].IN1
A_mul_src1[18] => A_mul_src1[18].IN1
A_mul_src1[19] => A_mul_src1[19].IN1
A_mul_src1[20] => A_mul_src1[20].IN1
A_mul_src1[21] => A_mul_src1[21].IN1
A_mul_src1[22] => A_mul_src1[22].IN1
A_mul_src1[23] => A_mul_src1[23].IN1
A_mul_src1[24] => A_mul_src1[24].IN1
A_mul_src1[25] => A_mul_src1[25].IN1
A_mul_src1[26] => A_mul_src1[26].IN1
A_mul_src1[27] => A_mul_src1[27].IN1
A_mul_src1[28] => A_mul_src1[28].IN1
A_mul_src1[29] => A_mul_src1[29].IN1
A_mul_src1[30] => A_mul_src1[30].IN1
A_mul_src1[31] => A_mul_src1[31].IN1
A_mul_src2[0] => A_mul_src2[0].IN2
A_mul_src2[1] => A_mul_src2[1].IN2
A_mul_src2[2] => A_mul_src2[2].IN2
A_mul_src2[3] => A_mul_src2[3].IN2
A_mul_src2[4] => A_mul_src2[4].IN2
A_mul_src2[5] => A_mul_src2[5].IN2
A_mul_src2[6] => A_mul_src2[6].IN2
A_mul_src2[7] => A_mul_src2[7].IN2
A_mul_src2[8] => A_mul_src2[8].IN2
A_mul_src2[9] => A_mul_src2[9].IN2
A_mul_src2[10] => A_mul_src2[10].IN2
A_mul_src2[11] => A_mul_src2[11].IN2
A_mul_src2[12] => A_mul_src2[12].IN2
A_mul_src2[13] => A_mul_src2[13].IN2
A_mul_src2[14] => A_mul_src2[14].IN2
A_mul_src2[15] => A_mul_src2[15].IN2
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => clk.IN2
reset_n => mul_clr.IN2
A_mul_cell_result[0] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[1] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[2] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[3] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[4] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[5] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[6] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[7] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[8] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[9] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[10] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[11] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[12] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[13] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[14] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[15] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4cr2:auto_generated.dataa[0]
dataa[1] => mult_add_4cr2:auto_generated.dataa[1]
dataa[2] => mult_add_4cr2:auto_generated.dataa[2]
dataa[3] => mult_add_4cr2:auto_generated.dataa[3]
dataa[4] => mult_add_4cr2:auto_generated.dataa[4]
dataa[5] => mult_add_4cr2:auto_generated.dataa[5]
dataa[6] => mult_add_4cr2:auto_generated.dataa[6]
dataa[7] => mult_add_4cr2:auto_generated.dataa[7]
dataa[8] => mult_add_4cr2:auto_generated.dataa[8]
dataa[9] => mult_add_4cr2:auto_generated.dataa[9]
dataa[10] => mult_add_4cr2:auto_generated.dataa[10]
dataa[11] => mult_add_4cr2:auto_generated.dataa[11]
dataa[12] => mult_add_4cr2:auto_generated.dataa[12]
dataa[13] => mult_add_4cr2:auto_generated.dataa[13]
dataa[14] => mult_add_4cr2:auto_generated.dataa[14]
dataa[15] => mult_add_4cr2:auto_generated.dataa[15]
datab[0] => mult_add_4cr2:auto_generated.datab[0]
datab[1] => mult_add_4cr2:auto_generated.datab[1]
datab[2] => mult_add_4cr2:auto_generated.datab[2]
datab[3] => mult_add_4cr2:auto_generated.datab[3]
datab[4] => mult_add_4cr2:auto_generated.datab[4]
datab[5] => mult_add_4cr2:auto_generated.datab[5]
datab[6] => mult_add_4cr2:auto_generated.datab[6]
datab[7] => mult_add_4cr2:auto_generated.datab[7]
datab[8] => mult_add_4cr2:auto_generated.datab[8]
datab[9] => mult_add_4cr2:auto_generated.datab[9]
datab[10] => mult_add_4cr2:auto_generated.datab[10]
datab[11] => mult_add_4cr2:auto_generated.datab[11]
datab[12] => mult_add_4cr2:auto_generated.datab[12]
datab[13] => mult_add_4cr2:auto_generated.datab[13]
datab[14] => mult_add_4cr2:auto_generated.datab[14]
datab[15] => mult_add_4cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_4cr2:auto_generated.result[0]
result[1] <= mult_add_4cr2:auto_generated.result[1]
result[2] <= mult_add_4cr2:auto_generated.result[2]
result[3] <= mult_add_4cr2:auto_generated.result[3]
result[4] <= mult_add_4cr2:auto_generated.result[4]
result[5] <= mult_add_4cr2:auto_generated.result[5]
result[6] <= mult_add_4cr2:auto_generated.result[6]
result[7] <= mult_add_4cr2:auto_generated.result[7]
result[8] <= mult_add_4cr2:auto_generated.result[8]
result[9] <= mult_add_4cr2:auto_generated.result[9]
result[10] <= mult_add_4cr2:auto_generated.result[10]
result[11] <= mult_add_4cr2:auto_generated.result[11]
result[12] <= mult_add_4cr2:auto_generated.result[12]
result[13] <= mult_add_4cr2:auto_generated.result[13]
result[14] <= mult_add_4cr2:auto_generated.result[14]
result[15] <= mult_add_4cr2:auto_generated.result[15]
result[16] <= mult_add_4cr2:auto_generated.result[16]
result[17] <= mult_add_4cr2:auto_generated.result[17]
result[18] <= mult_add_4cr2:auto_generated.result[18]
result[19] <= mult_add_4cr2:auto_generated.result[19]
result[20] <= mult_add_4cr2:auto_generated.result[20]
result[21] <= mult_add_4cr2:auto_generated.result[21]
result[22] <= mult_add_4cr2:auto_generated.result[22]
result[23] <= mult_add_4cr2:auto_generated.result[23]
result[24] <= mult_add_4cr2:auto_generated.result[24]
result[25] <= mult_add_4cr2:auto_generated.result[25]
result[26] <= mult_add_4cr2:auto_generated.result[26]
result[27] <= mult_add_4cr2:auto_generated.result[27]
result[28] <= mult_add_4cr2:auto_generated.result[28]
result[29] <= mult_add_4cr2:auto_generated.result[29]
result[30] <= mult_add_4cr2:auto_generated.result[30]
result[31] <= mult_add_4cr2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pre_result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pre_result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pre_result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pre_result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pre_result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pre_result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pre_result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pre_result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pre_result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pre_result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pre_result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pre_result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pre_result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pre_result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pre_result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pre_result[31].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_6cr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6cr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6cr2:auto_generated.dataa[0]
dataa[1] => mult_add_6cr2:auto_generated.dataa[1]
dataa[2] => mult_add_6cr2:auto_generated.dataa[2]
dataa[3] => mult_add_6cr2:auto_generated.dataa[3]
dataa[4] => mult_add_6cr2:auto_generated.dataa[4]
dataa[5] => mult_add_6cr2:auto_generated.dataa[5]
dataa[6] => mult_add_6cr2:auto_generated.dataa[6]
dataa[7] => mult_add_6cr2:auto_generated.dataa[7]
dataa[8] => mult_add_6cr2:auto_generated.dataa[8]
dataa[9] => mult_add_6cr2:auto_generated.dataa[9]
dataa[10] => mult_add_6cr2:auto_generated.dataa[10]
dataa[11] => mult_add_6cr2:auto_generated.dataa[11]
dataa[12] => mult_add_6cr2:auto_generated.dataa[12]
dataa[13] => mult_add_6cr2:auto_generated.dataa[13]
dataa[14] => mult_add_6cr2:auto_generated.dataa[14]
dataa[15] => mult_add_6cr2:auto_generated.dataa[15]
datab[0] => mult_add_6cr2:auto_generated.datab[0]
datab[1] => mult_add_6cr2:auto_generated.datab[1]
datab[2] => mult_add_6cr2:auto_generated.datab[2]
datab[3] => mult_add_6cr2:auto_generated.datab[3]
datab[4] => mult_add_6cr2:auto_generated.datab[4]
datab[5] => mult_add_6cr2:auto_generated.datab[5]
datab[6] => mult_add_6cr2:auto_generated.datab[6]
datab[7] => mult_add_6cr2:auto_generated.datab[7]
datab[8] => mult_add_6cr2:auto_generated.datab[8]
datab[9] => mult_add_6cr2:auto_generated.datab[9]
datab[10] => mult_add_6cr2:auto_generated.datab[10]
datab[11] => mult_add_6cr2:auto_generated.datab[11]
datab[12] => mult_add_6cr2:auto_generated.datab[12]
datab[13] => mult_add_6cr2:auto_generated.datab[13]
datab[14] => mult_add_6cr2:auto_generated.datab[14]
datab[15] => mult_add_6cr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_6cr2:auto_generated.result[0]
result[1] <= mult_add_6cr2:auto_generated.result[1]
result[2] <= mult_add_6cr2:auto_generated.result[2]
result[3] <= mult_add_6cr2:auto_generated.result[3]
result[4] <= mult_add_6cr2:auto_generated.result[4]
result[5] <= mult_add_6cr2:auto_generated.result[5]
result[6] <= mult_add_6cr2:auto_generated.result[6]
result[7] <= mult_add_6cr2:auto_generated.result[7]
result[8] <= mult_add_6cr2:auto_generated.result[8]
result[9] <= mult_add_6cr2:auto_generated.result[9]
result[10] <= mult_add_6cr2:auto_generated.result[10]
result[11] <= mult_add_6cr2:auto_generated.result[11]
result[12] <= mult_add_6cr2:auto_generated.result[12]
result[13] <= mult_add_6cr2:auto_generated.result[13]
result[14] <= mult_add_6cr2:auto_generated.result[14]
result[15] <= mult_add_6cr2:auto_generated.result[15]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated
aclr0 => ded_mult_2o81:ded_mult1.aclr[0]
clock0 => ded_mult_2o81:ded_mult1.clock[0]
dataa[0] => ded_mult_2o81:ded_mult1.dataa[0]
dataa[1] => ded_mult_2o81:ded_mult1.dataa[1]
dataa[2] => ded_mult_2o81:ded_mult1.dataa[2]
dataa[3] => ded_mult_2o81:ded_mult1.dataa[3]
dataa[4] => ded_mult_2o81:ded_mult1.dataa[4]
dataa[5] => ded_mult_2o81:ded_mult1.dataa[5]
dataa[6] => ded_mult_2o81:ded_mult1.dataa[6]
dataa[7] => ded_mult_2o81:ded_mult1.dataa[7]
dataa[8] => ded_mult_2o81:ded_mult1.dataa[8]
dataa[9] => ded_mult_2o81:ded_mult1.dataa[9]
dataa[10] => ded_mult_2o81:ded_mult1.dataa[10]
dataa[11] => ded_mult_2o81:ded_mult1.dataa[11]
dataa[12] => ded_mult_2o81:ded_mult1.dataa[12]
dataa[13] => ded_mult_2o81:ded_mult1.dataa[13]
dataa[14] => ded_mult_2o81:ded_mult1.dataa[14]
dataa[15] => ded_mult_2o81:ded_mult1.dataa[15]
datab[0] => ded_mult_2o81:ded_mult1.datab[0]
datab[1] => ded_mult_2o81:ded_mult1.datab[1]
datab[2] => ded_mult_2o81:ded_mult1.datab[2]
datab[3] => ded_mult_2o81:ded_mult1.datab[3]
datab[4] => ded_mult_2o81:ded_mult1.datab[4]
datab[5] => ded_mult_2o81:ded_mult1.datab[5]
datab[6] => ded_mult_2o81:ded_mult1.datab[6]
datab[7] => ded_mult_2o81:ded_mult1.datab[7]
datab[8] => ded_mult_2o81:ded_mult1.datab[8]
datab[9] => ded_mult_2o81:ded_mult1.datab[9]
datab[10] => ded_mult_2o81:ded_mult1.datab[10]
datab[11] => ded_mult_2o81:ded_mult1.datab[11]
datab[12] => ded_mult_2o81:ded_mult1.datab[12]
datab[13] => ded_mult_2o81:ded_mult1.datab[13]
datab[14] => ded_mult_2o81:ded_mult1.datab[14]
datab[15] => ded_mult_2o81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci
A_cmp_result => A_cmp_result.IN1
A_ctrl_exception => A_ctrl_exception.IN1
A_ctrl_ld => A_ctrl_ld.IN1
A_ctrl_st => A_ctrl_st.IN1
A_en => A_en.IN2
A_mem_baddr[0] => A_mem_baddr[0].IN1
A_mem_baddr[1] => A_mem_baddr[1].IN1
A_mem_baddr[2] => A_mem_baddr[2].IN1
A_mem_baddr[3] => A_mem_baddr[3].IN1
A_mem_baddr[4] => A_mem_baddr[4].IN1
A_mem_baddr[5] => A_mem_baddr[5].IN1
A_mem_baddr[6] => A_mem_baddr[6].IN1
A_mem_baddr[7] => A_mem_baddr[7].IN1
A_mem_baddr[8] => A_mem_baddr[8].IN1
A_mem_baddr[9] => A_mem_baddr[9].IN1
A_mem_baddr[10] => A_mem_baddr[10].IN1
A_mem_baddr[11] => A_mem_baddr[11].IN1
A_mem_baddr[12] => A_mem_baddr[12].IN1
A_mem_baddr[13] => A_mem_baddr[13].IN1
A_mem_baddr[14] => A_mem_baddr[14].IN1
A_mem_baddr[15] => A_mem_baddr[15].IN1
A_mem_baddr[16] => A_mem_baddr[16].IN1
A_mem_baddr[17] => A_mem_baddr[17].IN1
A_mem_baddr[18] => A_mem_baddr[18].IN1
A_mem_baddr[19] => A_mem_baddr[19].IN1
A_mem_baddr[20] => A_mem_baddr[20].IN1
A_mem_baddr[21] => A_mem_baddr[21].IN1
A_mem_baddr[22] => A_mem_baddr[22].IN1
A_mem_baddr[23] => A_mem_baddr[23].IN1
A_mem_baddr[24] => A_mem_baddr[24].IN1
A_op_beq => A_op_beq.IN1
A_op_bge => A_op_bge.IN1
A_op_bgeu => A_op_bgeu.IN1
A_op_blt => A_op_blt.IN1
A_op_bltu => A_op_bltu.IN1
A_op_bne => A_op_bne.IN1
A_op_br => A_op_br.IN1
A_op_bret => A_op_bret.IN1
A_op_call => A_op_call.IN1
A_op_callr => A_op_callr.IN1
A_op_eret => A_op_eret.IN1
A_op_jmp => A_op_jmp.IN1
A_op_jmpi => A_op_jmpi.IN1
A_op_ret => A_op_ret.IN1
A_pcb[0] => A_pcb[0].IN1
A_pcb[1] => A_pcb[1].IN1
A_pcb[2] => A_pcb[2].IN1
A_pcb[3] => A_pcb[3].IN1
A_pcb[4] => A_pcb[4].IN1
A_pcb[5] => A_pcb[5].IN1
A_pcb[6] => A_pcb[6].IN1
A_pcb[7] => A_pcb[7].IN1
A_pcb[8] => A_pcb[8].IN1
A_pcb[9] => A_pcb[9].IN1
A_pcb[10] => A_pcb[10].IN1
A_pcb[11] => A_pcb[11].IN1
A_pcb[12] => A_pcb[12].IN1
A_pcb[13] => A_pcb[13].IN1
A_pcb[14] => A_pcb[14].IN1
A_pcb[15] => A_pcb[15].IN1
A_pcb[16] => A_pcb[16].IN1
A_pcb[17] => A_pcb[17].IN1
A_pcb[18] => A_pcb[18].IN1
A_pcb[19] => A_pcb[19].IN1
A_pcb[20] => A_pcb[20].IN1
A_pcb[21] => A_pcb[21].IN1
A_pcb[22] => A_pcb[22].IN1
A_pcb[23] => A_pcb[23].IN1
A_pcb[24] => A_pcb[24].IN1
A_st_data[0] => A_st_data[0].IN1
A_st_data[1] => A_st_data[1].IN1
A_st_data[2] => A_st_data[2].IN1
A_st_data[3] => A_st_data[3].IN1
A_st_data[4] => A_st_data[4].IN1
A_st_data[5] => A_st_data[5].IN1
A_st_data[6] => A_st_data[6].IN1
A_st_data[7] => A_st_data[7].IN1
A_st_data[8] => A_st_data[8].IN1
A_st_data[9] => A_st_data[9].IN1
A_st_data[10] => A_st_data[10].IN1
A_st_data[11] => A_st_data[11].IN1
A_st_data[12] => A_st_data[12].IN1
A_st_data[13] => A_st_data[13].IN1
A_st_data[14] => A_st_data[14].IN1
A_st_data[15] => A_st_data[15].IN1
A_st_data[16] => A_st_data[16].IN1
A_st_data[17] => A_st_data[17].IN1
A_st_data[18] => A_st_data[18].IN1
A_st_data[19] => A_st_data[19].IN1
A_st_data[20] => A_st_data[20].IN1
A_st_data[21] => A_st_data[21].IN1
A_st_data[22] => A_st_data[22].IN1
A_st_data[23] => A_st_data[23].IN1
A_st_data[24] => A_st_data[24].IN1
A_st_data[25] => A_st_data[25].IN1
A_st_data[26] => A_st_data[26].IN1
A_st_data[27] => A_st_data[27].IN1
A_st_data[28] => A_st_data[28].IN1
A_st_data[29] => A_st_data[29].IN1
A_st_data[30] => A_st_data[30].IN1
A_st_data[31] => A_st_data[31].IN1
A_valid => A_valid.IN2
A_wr_data_filtered[0] => A_wr_data_filtered[0].IN2
A_wr_data_filtered[1] => A_wr_data_filtered[1].IN2
A_wr_data_filtered[2] => A_wr_data_filtered[2].IN2
A_wr_data_filtered[3] => A_wr_data_filtered[3].IN2
A_wr_data_filtered[4] => A_wr_data_filtered[4].IN2
A_wr_data_filtered[5] => A_wr_data_filtered[5].IN2
A_wr_data_filtered[6] => A_wr_data_filtered[6].IN2
A_wr_data_filtered[7] => A_wr_data_filtered[7].IN2
A_wr_data_filtered[8] => A_wr_data_filtered[8].IN2
A_wr_data_filtered[9] => A_wr_data_filtered[9].IN2
A_wr_data_filtered[10] => A_wr_data_filtered[10].IN2
A_wr_data_filtered[11] => A_wr_data_filtered[11].IN2
A_wr_data_filtered[12] => A_wr_data_filtered[12].IN2
A_wr_data_filtered[13] => A_wr_data_filtered[13].IN2
A_wr_data_filtered[14] => A_wr_data_filtered[14].IN2
A_wr_data_filtered[15] => A_wr_data_filtered[15].IN2
A_wr_data_filtered[16] => A_wr_data_filtered[16].IN2
A_wr_data_filtered[17] => A_wr_data_filtered[17].IN2
A_wr_data_filtered[18] => A_wr_data_filtered[18].IN2
A_wr_data_filtered[19] => A_wr_data_filtered[19].IN2
A_wr_data_filtered[20] => A_wr_data_filtered[20].IN2
A_wr_data_filtered[21] => A_wr_data_filtered[21].IN2
A_wr_data_filtered[22] => A_wr_data_filtered[22].IN2
A_wr_data_filtered[23] => A_wr_data_filtered[23].IN2
A_wr_data_filtered[24] => A_wr_data_filtered[24].IN2
A_wr_data_filtered[25] => A_wr_data_filtered[25].IN2
A_wr_data_filtered[26] => A_wr_data_filtered[26].IN2
A_wr_data_filtered[27] => A_wr_data_filtered[27].IN2
A_wr_data_filtered[28] => A_wr_data_filtered[28].IN2
A_wr_data_filtered[29] => A_wr_data_filtered[29].IN2
A_wr_data_filtered[30] => A_wr_data_filtered[30].IN2
A_wr_data_filtered[31] => A_wr_data_filtered[31].IN2
D_en => D_en.IN1
E_en => E_en.IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
F_pc[14] => F_pc[14].IN1
F_pc[15] => F_pc[15].IN1
F_pc[16] => F_pc[16].IN1
F_pc[17] => F_pc[17].IN1
F_pc[18] => F_pc[18].IN1
F_pc[19] => F_pc[19].IN1
F_pc[20] => F_pc[20].IN1
F_pc[21] => F_pc[21].IN1
F_pc[22] => F_pc[22].IN1
M_en => M_en.IN1
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
address[3] => address[3].IN2
address[4] => address[4].IN2
address[5] => address[5].IN2
address[6] => address[6].IN2
address[7] => address[7].IN2
address[8] => address[8].IN2
begintransfer => begintransfer.IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => chipselect.IN2
clk => clk.IN12
debugaccess => debugaccess.IN2
hbreak_enabled => hbreak_enabled.IN1
reset => reset.IN1
reset_n => reset_n.IN8
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
write => write.IN2
writedata[0] => writedata[0].IN2
writedata[1] => writedata[1].IN2
writedata[2] => writedata[2].IN2
writedata[3] => writedata[3].IN2
writedata[4] => writedata[4].IN2
writedata[5] => writedata[5].IN2
writedata[6] => writedata[6].IN2
writedata[7] => writedata[7].IN2
writedata[8] => writedata[8].IN2
writedata[9] => writedata[9].IN2
writedata[10] => writedata[10].IN2
writedata[11] => writedata[11].IN2
writedata[12] => writedata[12].IN2
writedata[13] => writedata[13].IN2
writedata[14] => writedata[14].IN2
writedata[15] => writedata[15].IN2
writedata[16] => writedata[16].IN2
writedata[17] => writedata[17].IN2
writedata[18] => writedata[18].IN2
writedata[19] => writedata[19].IN2
writedata[20] => writedata[20].IN2
writedata[21] => writedata[21].IN2
writedata[22] => writedata[22].IN2
writedata[23] => writedata[23].IN2
writedata[24] => writedata[24].IN2
writedata[25] => writedata[25].IN2
writedata[26] => writedata[26].IN2
writedata[27] => writedata[27].IN2
writedata[28] => writedata[28].IN2
writedata[29] => writedata[29].IN2
writedata[30] => writedata[30].IN2
writedata[31] => writedata[31].IN2
jtag_debug_module_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => resetlatch~reg0.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent.OUTPUTSELECT
jdo[19] => probepresent.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => jtag_break.OUTPUTSELECT
reset => resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => oci_hbreak_req.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => comb.IN1
begintransfer => avalon.IN0
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => comb.IN0
clk => clk.IN2
debugaccess => comb.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.OUTPUTSELECT
write => comb.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
MonDReg[0] <= MonDReg[0].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31].DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[1] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[2] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[3] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[4] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[5] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[6] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[7] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[8] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[9] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[10] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[11] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[12] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[13] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[14] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[15] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[16] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[17] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[18] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[19] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[20] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[21] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[22] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[23] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[24] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[25] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[26] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[27] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[28] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[29] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[30] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[31] <= cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component.q_a


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_c572:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_c572:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c572:auto_generated.data_a[0]
data_a[1] => altsyncram_c572:auto_generated.data_a[1]
data_a[2] => altsyncram_c572:auto_generated.data_a[2]
data_a[3] => altsyncram_c572:auto_generated.data_a[3]
data_a[4] => altsyncram_c572:auto_generated.data_a[4]
data_a[5] => altsyncram_c572:auto_generated.data_a[5]
data_a[6] => altsyncram_c572:auto_generated.data_a[6]
data_a[7] => altsyncram_c572:auto_generated.data_a[7]
data_a[8] => altsyncram_c572:auto_generated.data_a[8]
data_a[9] => altsyncram_c572:auto_generated.data_a[9]
data_a[10] => altsyncram_c572:auto_generated.data_a[10]
data_a[11] => altsyncram_c572:auto_generated.data_a[11]
data_a[12] => altsyncram_c572:auto_generated.data_a[12]
data_a[13] => altsyncram_c572:auto_generated.data_a[13]
data_a[14] => altsyncram_c572:auto_generated.data_a[14]
data_a[15] => altsyncram_c572:auto_generated.data_a[15]
data_a[16] => altsyncram_c572:auto_generated.data_a[16]
data_a[17] => altsyncram_c572:auto_generated.data_a[17]
data_a[18] => altsyncram_c572:auto_generated.data_a[18]
data_a[19] => altsyncram_c572:auto_generated.data_a[19]
data_a[20] => altsyncram_c572:auto_generated.data_a[20]
data_a[21] => altsyncram_c572:auto_generated.data_a[21]
data_a[22] => altsyncram_c572:auto_generated.data_a[22]
data_a[23] => altsyncram_c572:auto_generated.data_a[23]
data_a[24] => altsyncram_c572:auto_generated.data_a[24]
data_a[25] => altsyncram_c572:auto_generated.data_a[25]
data_a[26] => altsyncram_c572:auto_generated.data_a[26]
data_a[27] => altsyncram_c572:auto_generated.data_a[27]
data_a[28] => altsyncram_c572:auto_generated.data_a[28]
data_a[29] => altsyncram_c572:auto_generated.data_a[29]
data_a[30] => altsyncram_c572:auto_generated.data_a[30]
data_a[31] => altsyncram_c572:auto_generated.data_a[31]
data_b[0] => altsyncram_c572:auto_generated.data_b[0]
data_b[1] => altsyncram_c572:auto_generated.data_b[1]
data_b[2] => altsyncram_c572:auto_generated.data_b[2]
data_b[3] => altsyncram_c572:auto_generated.data_b[3]
data_b[4] => altsyncram_c572:auto_generated.data_b[4]
data_b[5] => altsyncram_c572:auto_generated.data_b[5]
data_b[6] => altsyncram_c572:auto_generated.data_b[6]
data_b[7] => altsyncram_c572:auto_generated.data_b[7]
data_b[8] => altsyncram_c572:auto_generated.data_b[8]
data_b[9] => altsyncram_c572:auto_generated.data_b[9]
data_b[10] => altsyncram_c572:auto_generated.data_b[10]
data_b[11] => altsyncram_c572:auto_generated.data_b[11]
data_b[12] => altsyncram_c572:auto_generated.data_b[12]
data_b[13] => altsyncram_c572:auto_generated.data_b[13]
data_b[14] => altsyncram_c572:auto_generated.data_b[14]
data_b[15] => altsyncram_c572:auto_generated.data_b[15]
data_b[16] => altsyncram_c572:auto_generated.data_b[16]
data_b[17] => altsyncram_c572:auto_generated.data_b[17]
data_b[18] => altsyncram_c572:auto_generated.data_b[18]
data_b[19] => altsyncram_c572:auto_generated.data_b[19]
data_b[20] => altsyncram_c572:auto_generated.data_b[20]
data_b[21] => altsyncram_c572:auto_generated.data_b[21]
data_b[22] => altsyncram_c572:auto_generated.data_b[22]
data_b[23] => altsyncram_c572:auto_generated.data_b[23]
data_b[24] => altsyncram_c572:auto_generated.data_b[24]
data_b[25] => altsyncram_c572:auto_generated.data_b[25]
data_b[26] => altsyncram_c572:auto_generated.data_b[26]
data_b[27] => altsyncram_c572:auto_generated.data_b[27]
data_b[28] => altsyncram_c572:auto_generated.data_b[28]
data_b[29] => altsyncram_c572:auto_generated.data_b[29]
data_b[30] => altsyncram_c572:auto_generated.data_b[30]
data_b[31] => altsyncram_c572:auto_generated.data_b[31]
address_a[0] => altsyncram_c572:auto_generated.address_a[0]
address_a[1] => altsyncram_c572:auto_generated.address_a[1]
address_a[2] => altsyncram_c572:auto_generated.address_a[2]
address_a[3] => altsyncram_c572:auto_generated.address_a[3]
address_a[4] => altsyncram_c572:auto_generated.address_a[4]
address_a[5] => altsyncram_c572:auto_generated.address_a[5]
address_a[6] => altsyncram_c572:auto_generated.address_a[6]
address_a[7] => altsyncram_c572:auto_generated.address_a[7]
address_b[0] => altsyncram_c572:auto_generated.address_b[0]
address_b[1] => altsyncram_c572:auto_generated.address_b[1]
address_b[2] => altsyncram_c572:auto_generated.address_b[2]
address_b[3] => altsyncram_c572:auto_generated.address_b[3]
address_b[4] => altsyncram_c572:auto_generated.address_b[4]
address_b[5] => altsyncram_c572:auto_generated.address_b[5]
address_b[6] => altsyncram_c572:auto_generated.address_b[6]
address_b[7] => altsyncram_c572:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c572:auto_generated.clock0
clock1 => altsyncram_c572:auto_generated.clock1
clocken0 => altsyncram_c572:auto_generated.clocken0
clocken1 => altsyncram_c572:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_c572:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_c572:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_c572:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_c572:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c572:auto_generated.q_a[0]
q_a[1] <= altsyncram_c572:auto_generated.q_a[1]
q_a[2] <= altsyncram_c572:auto_generated.q_a[2]
q_a[3] <= altsyncram_c572:auto_generated.q_a[3]
q_a[4] <= altsyncram_c572:auto_generated.q_a[4]
q_a[5] <= altsyncram_c572:auto_generated.q_a[5]
q_a[6] <= altsyncram_c572:auto_generated.q_a[6]
q_a[7] <= altsyncram_c572:auto_generated.q_a[7]
q_a[8] <= altsyncram_c572:auto_generated.q_a[8]
q_a[9] <= altsyncram_c572:auto_generated.q_a[9]
q_a[10] <= altsyncram_c572:auto_generated.q_a[10]
q_a[11] <= altsyncram_c572:auto_generated.q_a[11]
q_a[12] <= altsyncram_c572:auto_generated.q_a[12]
q_a[13] <= altsyncram_c572:auto_generated.q_a[13]
q_a[14] <= altsyncram_c572:auto_generated.q_a[14]
q_a[15] <= altsyncram_c572:auto_generated.q_a[15]
q_a[16] <= altsyncram_c572:auto_generated.q_a[16]
q_a[17] <= altsyncram_c572:auto_generated.q_a[17]
q_a[18] <= altsyncram_c572:auto_generated.q_a[18]
q_a[19] <= altsyncram_c572:auto_generated.q_a[19]
q_a[20] <= altsyncram_c572:auto_generated.q_a[20]
q_a[21] <= altsyncram_c572:auto_generated.q_a[21]
q_a[22] <= altsyncram_c572:auto_generated.q_a[22]
q_a[23] <= altsyncram_c572:auto_generated.q_a[23]
q_a[24] <= altsyncram_c572:auto_generated.q_a[24]
q_a[25] <= altsyncram_c572:auto_generated.q_a[25]
q_a[26] <= altsyncram_c572:auto_generated.q_a[26]
q_a[27] <= altsyncram_c572:auto_generated.q_a[27]
q_a[28] <= altsyncram_c572:auto_generated.q_a[28]
q_a[29] <= altsyncram_c572:auto_generated.q_a[29]
q_a[30] <= altsyncram_c572:auto_generated.q_a[30]
q_a[31] <= altsyncram_c572:auto_generated.q_a[31]
q_b[0] <= altsyncram_c572:auto_generated.q_b[0]
q_b[1] <= altsyncram_c572:auto_generated.q_b[1]
q_b[2] <= altsyncram_c572:auto_generated.q_b[2]
q_b[3] <= altsyncram_c572:auto_generated.q_b[3]
q_b[4] <= altsyncram_c572:auto_generated.q_b[4]
q_b[5] <= altsyncram_c572:auto_generated.q_b[5]
q_b[6] <= altsyncram_c572:auto_generated.q_b[6]
q_b[7] <= altsyncram_c572:auto_generated.q_b[7]
q_b[8] <= altsyncram_c572:auto_generated.q_b[8]
q_b[9] <= altsyncram_c572:auto_generated.q_b[9]
q_b[10] <= altsyncram_c572:auto_generated.q_b[10]
q_b[11] <= altsyncram_c572:auto_generated.q_b[11]
q_b[12] <= altsyncram_c572:auto_generated.q_b[12]
q_b[13] <= altsyncram_c572:auto_generated.q_b[13]
q_b[14] <= altsyncram_c572:auto_generated.q_b[14]
q_b[15] <= altsyncram_c572:auto_generated.q_b[15]
q_b[16] <= altsyncram_c572:auto_generated.q_b[16]
q_b[17] <= altsyncram_c572:auto_generated.q_b[17]
q_b[18] <= altsyncram_c572:auto_generated.q_b[18]
q_b[19] <= altsyncram_c572:auto_generated.q_b[19]
q_b[20] <= altsyncram_c572:auto_generated.q_b[20]
q_b[21] <= altsyncram_c572:auto_generated.q_b[21]
q_b[22] <= altsyncram_c572:auto_generated.q_b[22]
q_b[23] <= altsyncram_c572:auto_generated.q_b[23]
q_b[24] <= altsyncram_c572:auto_generated.q_b[24]
q_b[25] <= altsyncram_c572:auto_generated.q_b[25]
q_b[26] <= altsyncram_c572:auto_generated.q_b[26]
q_b[27] <= altsyncram_c572:auto_generated.q_b[27]
q_b[28] <= altsyncram_c572:auto_generated.q_b[28]
q_b[29] <= altsyncram_c572:auto_generated.q_b[29]
q_b[30] <= altsyncram_c572:auto_generated.q_b[30]
q_b[31] <= altsyncram_c572:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
chipselect => write_strobe.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.PRESET
reset_n => oci_ienable[3]~reg0.PRESET
reset_n => oci_ienable[4]~reg0.ACLR
reset_n => oci_ienable[5]~reg0.ACLR
reset_n => oci_ienable[6]~reg0.ACLR
reset_n => oci_ienable[7]~reg0.ACLR
reset_n => oci_ienable[8]~reg0.ACLR
reset_n => oci_ienable[9]~reg0.ACLR
reset_n => oci_ienable[10]~reg0.ACLR
reset_n => oci_ienable[11]~reg0.ACLR
reset_n => oci_ienable[12]~reg0.ACLR
reset_n => oci_ienable[13]~reg0.ACLR
reset_n => oci_ienable[14]~reg0.ACLR
reset_n => oci_ienable[15]~reg0.ACLR
reset_n => oci_ienable[16]~reg0.ACLR
reset_n => oci_ienable[17]~reg0.ACLR
reset_n => oci_ienable[18]~reg0.ACLR
reset_n => oci_ienable[19]~reg0.ACLR
reset_n => oci_ienable[20]~reg0.ACLR
reset_n => oci_ienable[21]~reg0.ACLR
reset_n => oci_ienable[22]~reg0.ACLR
reset_n => oci_ienable[23]~reg0.ACLR
reset_n => oci_ienable[24]~reg0.ACLR
reset_n => oci_ienable[25]~reg0.ACLR
reset_n => oci_ienable[26]~reg0.ACLR
reset_n => oci_ienable[27]~reg0.ACLR
reset_n => oci_ienable[28]~reg0.ACLR
reset_n => oci_ienable[29]~reg0.ACLR
reset_n => oci_ienable[30]~reg0.ACLR
reset_n => oci_ienable[31]~reg0.ACLR
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[0] => oci_ienable[0]~reg0.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[1] => oci_ienable[1]~reg0.DATAIN
writedata[2] => oci_ienable[2]~reg0.DATAIN
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[3] => oci_ienable[3]~reg0.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => xbrk1[0]~reg0.CLK
clk => xbrk1[1]~reg0.CLK
clk => xbrk1[2]~reg0.CLK
clk => xbrk1[3]~reg0.CLK
clk => xbrk1[4]~reg0.CLK
clk => xbrk1[5]~reg0.CLK
clk => xbrk1[6]~reg0.CLK
clk => xbrk1[7]~reg0.CLK
clk => xbrk1[8]~reg0.CLK
clk => xbrk1[9]~reg0.CLK
clk => xbrk1[10]~reg0.CLK
clk => xbrk1[11]~reg0.CLK
clk => xbrk1[12]~reg0.CLK
clk => xbrk1[13]~reg0.CLK
clk => xbrk1[14]~reg0.CLK
clk => xbrk1[15]~reg0.CLK
clk => xbrk1[16]~reg0.CLK
clk => xbrk1[17]~reg0.CLK
clk => xbrk1[18]~reg0.CLK
clk => xbrk1[19]~reg0.CLK
clk => xbrk1[20]~reg0.CLK
clk => xbrk1[21]~reg0.CLK
clk => xbrk1[22]~reg0.CLK
clk => xbrk1[23]~reg0.CLK
clk => xbrk1[24]~reg0.CLK
clk => xbrk0[0]~reg0.CLK
clk => xbrk0[1]~reg0.CLK
clk => xbrk0[2]~reg0.CLK
clk => xbrk0[3]~reg0.CLK
clk => xbrk0[4]~reg0.CLK
clk => xbrk0[5]~reg0.CLK
clk => xbrk0[6]~reg0.CLK
clk => xbrk0[7]~reg0.CLK
clk => xbrk0[8]~reg0.CLK
clk => xbrk0[9]~reg0.CLK
clk => xbrk0[10]~reg0.CLK
clk => xbrk0[11]~reg0.CLK
clk => xbrk0[12]~reg0.CLK
clk => xbrk0[13]~reg0.CLK
clk => xbrk0[14]~reg0.CLK
clk => xbrk0[15]~reg0.CLK
clk => xbrk0[16]~reg0.CLK
clk => xbrk0[17]~reg0.CLK
clk => xbrk0[18]~reg0.CLK
clk => xbrk0[19]~reg0.CLK
clk => xbrk0[20]~reg0.CLK
clk => xbrk0[21]~reg0.CLK
clk => xbrk0[22]~reg0.CLK
clk => xbrk0[23]~reg0.CLK
clk => xbrk0[24]~reg0.CLK
clk => dbrk1[0]~reg0.CLK
clk => dbrk1[1]~reg0.CLK
clk => dbrk1[2]~reg0.CLK
clk => dbrk1[3]~reg0.CLK
clk => dbrk1[4]~reg0.CLK
clk => dbrk1[5]~reg0.CLK
clk => dbrk1[6]~reg0.CLK
clk => dbrk1[7]~reg0.CLK
clk => dbrk1[8]~reg0.CLK
clk => dbrk1[9]~reg0.CLK
clk => dbrk1[10]~reg0.CLK
clk => dbrk1[11]~reg0.CLK
clk => dbrk1[12]~reg0.CLK
clk => dbrk1[13]~reg0.CLK
clk => dbrk1[14]~reg0.CLK
clk => dbrk1[15]~reg0.CLK
clk => dbrk1[16]~reg0.CLK
clk => dbrk1[17]~reg0.CLK
clk => dbrk1[18]~reg0.CLK
clk => dbrk1[19]~reg0.CLK
clk => dbrk1[20]~reg0.CLK
clk => dbrk1[21]~reg0.CLK
clk => dbrk1[22]~reg0.CLK
clk => dbrk1[23]~reg0.CLK
clk => dbrk1[24]~reg0.CLK
clk => dbrk1[32]~reg0.CLK
clk => dbrk1[33]~reg0.CLK
clk => dbrk1[34]~reg0.CLK
clk => dbrk1[35]~reg0.CLK
clk => dbrk1[36]~reg0.CLK
clk => dbrk1[37]~reg0.CLK
clk => dbrk1[38]~reg0.CLK
clk => dbrk1[39]~reg0.CLK
clk => dbrk1[40]~reg0.CLK
clk => dbrk1[41]~reg0.CLK
clk => dbrk1[42]~reg0.CLK
clk => dbrk1[43]~reg0.CLK
clk => dbrk1[44]~reg0.CLK
clk => dbrk1[45]~reg0.CLK
clk => dbrk1[46]~reg0.CLK
clk => dbrk1[47]~reg0.CLK
clk => dbrk1[48]~reg0.CLK
clk => dbrk1[49]~reg0.CLK
clk => dbrk1[50]~reg0.CLK
clk => dbrk1[51]~reg0.CLK
clk => dbrk1[52]~reg0.CLK
clk => dbrk1[53]~reg0.CLK
clk => dbrk1[54]~reg0.CLK
clk => dbrk1[55]~reg0.CLK
clk => dbrk1[56]~reg0.CLK
clk => dbrk1[57]~reg0.CLK
clk => dbrk1[58]~reg0.CLK
clk => dbrk1[59]~reg0.CLK
clk => dbrk1[60]~reg0.CLK
clk => dbrk1[61]~reg0.CLK
clk => dbrk1[62]~reg0.CLK
clk => dbrk1[63]~reg0.CLK
clk => dbrk1[64]~reg0.CLK
clk => dbrk1[65]~reg0.CLK
clk => dbrk1[66]~reg0.CLK
clk => dbrk1[67]~reg0.CLK
clk => dbrk1[68]~reg0.CLK
clk => dbrk1[69]~reg0.CLK
clk => dbrk1[70]~reg0.CLK
clk => dbrk1[74]~reg0.CLK
clk => dbrk1[75]~reg0.CLK
clk => dbrk1[76]~reg0.CLK
clk => dbrk1[77]~reg0.CLK
clk => dbrk_hit1_latch~reg0.CLK
clk => dbrk0[0]~reg0.CLK
clk => dbrk0[1]~reg0.CLK
clk => dbrk0[2]~reg0.CLK
clk => dbrk0[3]~reg0.CLK
clk => dbrk0[4]~reg0.CLK
clk => dbrk0[5]~reg0.CLK
clk => dbrk0[6]~reg0.CLK
clk => dbrk0[7]~reg0.CLK
clk => dbrk0[8]~reg0.CLK
clk => dbrk0[9]~reg0.CLK
clk => dbrk0[10]~reg0.CLK
clk => dbrk0[11]~reg0.CLK
clk => dbrk0[12]~reg0.CLK
clk => dbrk0[13]~reg0.CLK
clk => dbrk0[14]~reg0.CLK
clk => dbrk0[15]~reg0.CLK
clk => dbrk0[16]~reg0.CLK
clk => dbrk0[17]~reg0.CLK
clk => dbrk0[18]~reg0.CLK
clk => dbrk0[19]~reg0.CLK
clk => dbrk0[20]~reg0.CLK
clk => dbrk0[21]~reg0.CLK
clk => dbrk0[22]~reg0.CLK
clk => dbrk0[23]~reg0.CLK
clk => dbrk0[24]~reg0.CLK
clk => dbrk0[32]~reg0.CLK
clk => dbrk0[33]~reg0.CLK
clk => dbrk0[34]~reg0.CLK
clk => dbrk0[35]~reg0.CLK
clk => dbrk0[36]~reg0.CLK
clk => dbrk0[37]~reg0.CLK
clk => dbrk0[38]~reg0.CLK
clk => dbrk0[39]~reg0.CLK
clk => dbrk0[40]~reg0.CLK
clk => dbrk0[41]~reg0.CLK
clk => dbrk0[42]~reg0.CLK
clk => dbrk0[43]~reg0.CLK
clk => dbrk0[44]~reg0.CLK
clk => dbrk0[45]~reg0.CLK
clk => dbrk0[46]~reg0.CLK
clk => dbrk0[47]~reg0.CLK
clk => dbrk0[48]~reg0.CLK
clk => dbrk0[49]~reg0.CLK
clk => dbrk0[50]~reg0.CLK
clk => dbrk0[51]~reg0.CLK
clk => dbrk0[52]~reg0.CLK
clk => dbrk0[53]~reg0.CLK
clk => dbrk0[54]~reg0.CLK
clk => dbrk0[55]~reg0.CLK
clk => dbrk0[56]~reg0.CLK
clk => dbrk0[57]~reg0.CLK
clk => dbrk0[58]~reg0.CLK
clk => dbrk0[59]~reg0.CLK
clk => dbrk0[60]~reg0.CLK
clk => dbrk0[61]~reg0.CLK
clk => dbrk0[62]~reg0.CLK
clk => dbrk0[63]~reg0.CLK
clk => dbrk0[64]~reg0.CLK
clk => dbrk0[65]~reg0.CLK
clk => dbrk0[66]~reg0.CLK
clk => dbrk0[67]~reg0.CLK
clk => dbrk0[68]~reg0.CLK
clk => dbrk0[69]~reg0.CLK
clk => dbrk0[70]~reg0.CLK
clk => dbrk0[74]~reg0.CLK
clk => dbrk0[75]~reg0.CLK
clk => dbrk0[76]~reg0.CLK
clk => dbrk0[77]~reg0.CLK
clk => dbrk_hit0_latch~reg0.CLK
clk => trigbrktype~reg0.CLK
clk => xbrk_ctrl1[0]~reg0.CLK
clk => xbrk_ctrl1[1]~reg0.CLK
clk => xbrk_ctrl1[2]~reg0.CLK
clk => xbrk_ctrl1[3]~reg0.CLK
clk => xbrk_ctrl1[4]~reg0.CLK
clk => xbrk_ctrl1[5]~reg0.CLK
clk => xbrk_ctrl1[6]~reg0.CLK
clk => xbrk_ctrl1[7]~reg0.CLK
clk => xbrk_ctrl0[0]~reg0.CLK
clk => xbrk_ctrl0[1]~reg0.CLK
clk => xbrk_ctrl0[2]~reg0.CLK
clk => xbrk_ctrl0[3]~reg0.CLK
clk => xbrk_ctrl0[4]~reg0.CLK
clk => xbrk_ctrl0[5]~reg0.CLK
clk => xbrk_ctrl0[6]~reg0.CLK
clk => xbrk_ctrl0[7]~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always8.IN0
dbrk_goto1 => always8.IN0
dbrk_hit0 => always1.IN1
dbrk_hit1 => always3.IN1
jdo[0] => dbrk0.DATAB
jdo[0] => dbrk0.DATAB
jdo[0] => dbrk1.DATAB
jdo[0] => dbrk1.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => xbrk0[0]~reg0.DATAIN
jdo[0] => xbrk1[0]~reg0.DATAIN
jdo[1] => dbrk0.DATAB
jdo[1] => dbrk0.DATAB
jdo[1] => dbrk1.DATAB
jdo[1] => dbrk1.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => xbrk0[1]~reg0.DATAIN
jdo[1] => xbrk1[1]~reg0.DATAIN
jdo[2] => dbrk0.DATAB
jdo[2] => dbrk0.DATAB
jdo[2] => dbrk1.DATAB
jdo[2] => dbrk1.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => xbrk0[2]~reg0.DATAIN
jdo[2] => xbrk1[2]~reg0.DATAIN
jdo[3] => dbrk0.DATAB
jdo[3] => dbrk0.DATAB
jdo[3] => dbrk1.DATAB
jdo[3] => dbrk1.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => xbrk0[3]~reg0.DATAIN
jdo[3] => xbrk1[3]~reg0.DATAIN
jdo[4] => dbrk0.DATAB
jdo[4] => dbrk0.DATAB
jdo[4] => dbrk1.DATAB
jdo[4] => dbrk1.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => xbrk0[4]~reg0.DATAIN
jdo[4] => xbrk1[4]~reg0.DATAIN
jdo[5] => dbrk0.DATAB
jdo[5] => dbrk0.DATAB
jdo[5] => dbrk1.DATAB
jdo[5] => dbrk1.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => xbrk0[5]~reg0.DATAIN
jdo[5] => xbrk1[5]~reg0.DATAIN
jdo[6] => dbrk0.DATAB
jdo[6] => dbrk0.DATAB
jdo[6] => dbrk1.DATAB
jdo[6] => dbrk1.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => xbrk0[6]~reg0.DATAIN
jdo[6] => xbrk1[6]~reg0.DATAIN
jdo[7] => dbrk0.DATAB
jdo[7] => dbrk0.DATAB
jdo[7] => dbrk1.DATAB
jdo[7] => dbrk1.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => xbrk0[7]~reg0.DATAIN
jdo[7] => xbrk1[7]~reg0.DATAIN
jdo[8] => dbrk0.DATAB
jdo[8] => dbrk0.DATAB
jdo[8] => dbrk1.DATAB
jdo[8] => dbrk1.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => xbrk0[8]~reg0.DATAIN
jdo[8] => xbrk1[8]~reg0.DATAIN
jdo[9] => dbrk0.DATAB
jdo[9] => dbrk0.DATAB
jdo[9] => dbrk1.DATAB
jdo[9] => dbrk1.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => xbrk0[9]~reg0.DATAIN
jdo[9] => xbrk1[9]~reg0.DATAIN
jdo[10] => dbrk0.DATAB
jdo[10] => dbrk0.DATAB
jdo[10] => dbrk1.DATAB
jdo[10] => dbrk1.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => xbrk0[10]~reg0.DATAIN
jdo[10] => xbrk1[10]~reg0.DATAIN
jdo[11] => dbrk0.DATAB
jdo[11] => dbrk0.DATAB
jdo[11] => dbrk1.DATAB
jdo[11] => dbrk1.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => xbrk0[11]~reg0.DATAIN
jdo[11] => xbrk1[11]~reg0.DATAIN
jdo[12] => dbrk0.DATAB
jdo[12] => dbrk0.DATAB
jdo[12] => dbrk1.DATAB
jdo[12] => dbrk1.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => xbrk0[12]~reg0.DATAIN
jdo[12] => xbrk1[12]~reg0.DATAIN
jdo[13] => dbrk0.DATAB
jdo[13] => dbrk0.DATAB
jdo[13] => dbrk1.DATAB
jdo[13] => dbrk1.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => xbrk0[13]~reg0.DATAIN
jdo[13] => xbrk1[13]~reg0.DATAIN
jdo[14] => dbrk0.DATAB
jdo[14] => dbrk0.DATAB
jdo[14] => dbrk1.DATAB
jdo[14] => dbrk1.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => xbrk0[14]~reg0.DATAIN
jdo[14] => xbrk1[14]~reg0.DATAIN
jdo[15] => dbrk0.DATAB
jdo[15] => dbrk0.DATAB
jdo[15] => dbrk1.DATAB
jdo[15] => dbrk1.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => xbrk0[15]~reg0.DATAIN
jdo[15] => xbrk1[15]~reg0.DATAIN
jdo[16] => dbrk0.DATAB
jdo[16] => dbrk0.DATAB
jdo[16] => dbrk1.DATAB
jdo[16] => dbrk1.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => xbrk0[16]~reg0.DATAIN
jdo[16] => xbrk1[16]~reg0.DATAIN
jdo[17] => dbrk0.DATAB
jdo[17] => dbrk0.DATAB
jdo[17] => dbrk1.DATAB
jdo[17] => dbrk1.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => xbrk0[17]~reg0.DATAIN
jdo[17] => xbrk1[17]~reg0.DATAIN
jdo[18] => xbrk_ctrl0.DATAB
jdo[18] => xbrk_ctrl1.DATAB
jdo[18] => dbrk0.DATAB
jdo[18] => dbrk0.DATAB
jdo[18] => dbrk0.DATAB
jdo[18] => dbrk1.DATAB
jdo[18] => dbrk1.DATAB
jdo[18] => dbrk1.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => xbrk0[18]~reg0.DATAIN
jdo[18] => xbrk1[18]~reg0.DATAIN
jdo[19] => xbrk_ctrl0.DATAB
jdo[19] => xbrk_ctrl1.DATAB
jdo[19] => dbrk0.DATAB
jdo[19] => dbrk0.DATAB
jdo[19] => dbrk0.DATAB
jdo[19] => dbrk1.DATAB
jdo[19] => dbrk1.DATAB
jdo[19] => dbrk1.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => xbrk0[19]~reg0.DATAIN
jdo[19] => xbrk1[19]~reg0.DATAIN
jdo[20] => xbrk_ctrl0.DATAB
jdo[20] => xbrk_ctrl1.DATAB
jdo[20] => dbrk0.DATAB
jdo[20] => dbrk0.DATAB
jdo[20] => dbrk0.DATAB
jdo[20] => dbrk1.DATAB
jdo[20] => dbrk1.DATAB
jdo[20] => dbrk1.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => xbrk0[20]~reg0.DATAIN
jdo[20] => xbrk1[20]~reg0.DATAIN
jdo[21] => xbrk_ctrl0.DATAB
jdo[21] => xbrk_ctrl1.DATAB
jdo[21] => dbrk0.DATAB
jdo[21] => dbrk0.DATAB
jdo[21] => dbrk0.DATAB
jdo[21] => dbrk1.DATAB
jdo[21] => dbrk1.DATAB
jdo[21] => dbrk1.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => xbrk0[21]~reg0.DATAIN
jdo[21] => xbrk1[21]~reg0.DATAIN
jdo[22] => dbrk0.DATAB
jdo[22] => dbrk0.DATAB
jdo[22] => dbrk0.DATAB
jdo[22] => dbrk1.DATAB
jdo[22] => dbrk1.DATAB
jdo[22] => dbrk1.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => xbrk0[22]~reg0.DATAIN
jdo[22] => xbrk1[22]~reg0.DATAIN
jdo[23] => dbrk0.DATAB
jdo[23] => dbrk0.DATAB
jdo[23] => dbrk0.DATAB
jdo[23] => dbrk1.DATAB
jdo[23] => dbrk1.DATAB
jdo[23] => dbrk1.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => xbrk0[23]~reg0.DATAIN
jdo[23] => xbrk1[23]~reg0.DATAIN
jdo[24] => dbrk0.DATAB
jdo[24] => dbrk0.DATAB
jdo[24] => dbrk0.DATAB
jdo[24] => dbrk1.DATAB
jdo[24] => dbrk1.DATAB
jdo[24] => dbrk1.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => xbrk0[24]~reg0.DATAIN
jdo[24] => xbrk1[24]~reg0.DATAIN
jdo[25] => dbrk0.DATAB
jdo[25] => dbrk0.DATAB
jdo[25] => dbrk1.DATAB
jdo[25] => dbrk1.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => dbrk0.DATAB
jdo[26] => dbrk0.DATAB
jdo[26] => dbrk1.DATAB
jdo[26] => dbrk1.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => xbrk_ctrl0.DATAB
jdo[27] => xbrk_ctrl1.DATAB
jdo[27] => dbrk0.DATAB
jdo[27] => dbrk0.DATAB
jdo[27] => dbrk1.DATAB
jdo[27] => dbrk1.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => xbrk_ctrl0.DATAB
jdo[28] => xbrk_ctrl1.DATAB
jdo[28] => dbrk0.DATAB
jdo[28] => dbrk0.DATAB
jdo[28] => dbrk1.DATAB
jdo[28] => dbrk1.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => xbrk_ctrl0.DATAB
jdo[29] => xbrk_ctrl1.DATAB
jdo[29] => dbrk0.DATAB
jdo[29] => dbrk1.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => xbrk_ctrl0.DATAB
jdo[30] => xbrk_ctrl1.DATAB
jdo[30] => dbrk0.DATAB
jdo[30] => dbrk1.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => dbrk0.DATAB
jdo[31] => dbrk1.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => Mux0.IN3
jdo[32] => Mux1.IN3
jdo[32] => Mux2.IN3
jdo[32] => Mux3.IN3
jdo[32] => Mux4.IN3
jdo[32] => Mux5.IN3
jdo[32] => Mux6.IN3
jdo[32] => Mux7.IN3
jdo[32] => Mux8.IN3
jdo[32] => Mux9.IN3
jdo[32] => Mux10.IN3
jdo[32] => Mux11.IN3
jdo[32] => Mux12.IN3
jdo[32] => Mux13.IN3
jdo[32] => Mux14.IN3
jdo[32] => Mux15.IN3
jdo[32] => Mux16.IN3
jdo[32] => Mux17.IN3
jdo[32] => Mux18.IN3
jdo[32] => Mux19.IN3
jdo[32] => Mux20.IN3
jdo[32] => Mux21.IN3
jdo[32] => Mux22.IN3
jdo[32] => Mux23.IN3
jdo[32] => Mux24.IN3
jdo[32] => Mux25.IN3
jdo[32] => Mux26.IN3
jdo[32] => Equal2.IN1
jdo[32] => Equal3.IN0
jdo[33] => Mux0.IN2
jdo[33] => Mux1.IN2
jdo[33] => Mux2.IN2
jdo[33] => Mux3.IN2
jdo[33] => Mux4.IN2
jdo[33] => Mux5.IN2
jdo[33] => Mux6.IN2
jdo[33] => Mux7.IN2
jdo[33] => Mux8.IN2
jdo[33] => Mux9.IN2
jdo[33] => Mux10.IN2
jdo[33] => Mux11.IN2
jdo[33] => Mux12.IN2
jdo[33] => Mux13.IN2
jdo[33] => Mux14.IN2
jdo[33] => Mux15.IN2
jdo[33] => Mux16.IN2
jdo[33] => Mux17.IN2
jdo[33] => Mux18.IN2
jdo[33] => Mux19.IN2
jdo[33] => Mux20.IN2
jdo[33] => Mux21.IN2
jdo[33] => Mux22.IN2
jdo[33] => Mux23.IN2
jdo[33] => Mux24.IN2
jdo[33] => Mux25.IN2
jdo[33] => Mux26.IN2
jdo[33] => Equal2.IN0
jdo[33] => Equal3.IN1
jdo[34] => Decoder0.IN1
jdo[34] => Mux27.IN5
jdo[34] => Equal0.IN31
jdo[34] => Equal1.IN1
jdo[34] => Equal4.IN31
jdo[35] => Decoder0.IN0
jdo[35] => Mux27.IN4
jdo[35] => Equal0.IN0
jdo[35] => Equal1.IN0
jdo[35] => Equal4.IN30
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => dbrk0[0]~reg0.ACLR
jrst_n => dbrk0[1]~reg0.ACLR
jrst_n => dbrk0[2]~reg0.ACLR
jrst_n => dbrk0[3]~reg0.ACLR
jrst_n => dbrk0[4]~reg0.ACLR
jrst_n => dbrk0[5]~reg0.ACLR
jrst_n => dbrk0[6]~reg0.ACLR
jrst_n => dbrk0[7]~reg0.ACLR
jrst_n => dbrk0[8]~reg0.ACLR
jrst_n => dbrk0[9]~reg0.ACLR
jrst_n => dbrk0[10]~reg0.ACLR
jrst_n => dbrk0[11]~reg0.ACLR
jrst_n => dbrk0[12]~reg0.ACLR
jrst_n => dbrk0[13]~reg0.ACLR
jrst_n => dbrk0[14]~reg0.ACLR
jrst_n => dbrk0[15]~reg0.ACLR
jrst_n => dbrk0[16]~reg0.ACLR
jrst_n => dbrk0[17]~reg0.ACLR
jrst_n => dbrk0[18]~reg0.ACLR
jrst_n => dbrk0[19]~reg0.ACLR
jrst_n => dbrk0[20]~reg0.ACLR
jrst_n => dbrk0[21]~reg0.ACLR
jrst_n => dbrk0[22]~reg0.ACLR
jrst_n => dbrk0[23]~reg0.ACLR
jrst_n => dbrk0[24]~reg0.ACLR
jrst_n => dbrk0[32]~reg0.ACLR
jrst_n => dbrk0[33]~reg0.ACLR
jrst_n => dbrk0[34]~reg0.ACLR
jrst_n => dbrk0[35]~reg0.ACLR
jrst_n => dbrk0[36]~reg0.ACLR
jrst_n => dbrk0[37]~reg0.ACLR
jrst_n => dbrk0[38]~reg0.ACLR
jrst_n => dbrk0[39]~reg0.ACLR
jrst_n => dbrk0[40]~reg0.ACLR
jrst_n => dbrk0[41]~reg0.ACLR
jrst_n => dbrk0[42]~reg0.ACLR
jrst_n => dbrk0[43]~reg0.ACLR
jrst_n => dbrk0[44]~reg0.ACLR
jrst_n => dbrk0[45]~reg0.ACLR
jrst_n => dbrk0[46]~reg0.ACLR
jrst_n => dbrk0[47]~reg0.ACLR
jrst_n => dbrk0[48]~reg0.ACLR
jrst_n => dbrk0[49]~reg0.ACLR
jrst_n => dbrk0[50]~reg0.ACLR
jrst_n => dbrk0[51]~reg0.ACLR
jrst_n => dbrk0[52]~reg0.ACLR
jrst_n => dbrk0[53]~reg0.ACLR
jrst_n => dbrk0[54]~reg0.ACLR
jrst_n => dbrk0[55]~reg0.ACLR
jrst_n => dbrk0[56]~reg0.ACLR
jrst_n => dbrk0[57]~reg0.ACLR
jrst_n => dbrk0[58]~reg0.ACLR
jrst_n => dbrk0[59]~reg0.ACLR
jrst_n => dbrk0[60]~reg0.ACLR
jrst_n => dbrk0[61]~reg0.ACLR
jrst_n => dbrk0[62]~reg0.ACLR
jrst_n => dbrk0[63]~reg0.ACLR
jrst_n => dbrk0[64]~reg0.ACLR
jrst_n => dbrk0[65]~reg0.ACLR
jrst_n => dbrk0[66]~reg0.ACLR
jrst_n => dbrk0[67]~reg0.ACLR
jrst_n => dbrk0[68]~reg0.ACLR
jrst_n => dbrk0[69]~reg0.ACLR
jrst_n => dbrk0[70]~reg0.ACLR
jrst_n => dbrk0[74]~reg0.ACLR
jrst_n => dbrk0[75]~reg0.ACLR
jrst_n => dbrk0[76]~reg0.ACLR
jrst_n => dbrk0[77]~reg0.ACLR
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => dbrk1[0]~reg0.ACLR
jrst_n => dbrk1[1]~reg0.ACLR
jrst_n => dbrk1[2]~reg0.ACLR
jrst_n => dbrk1[3]~reg0.ACLR
jrst_n => dbrk1[4]~reg0.ACLR
jrst_n => dbrk1[5]~reg0.ACLR
jrst_n => dbrk1[6]~reg0.ACLR
jrst_n => dbrk1[7]~reg0.ACLR
jrst_n => dbrk1[8]~reg0.ACLR
jrst_n => dbrk1[9]~reg0.ACLR
jrst_n => dbrk1[10]~reg0.ACLR
jrst_n => dbrk1[11]~reg0.ACLR
jrst_n => dbrk1[12]~reg0.ACLR
jrst_n => dbrk1[13]~reg0.ACLR
jrst_n => dbrk1[14]~reg0.ACLR
jrst_n => dbrk1[15]~reg0.ACLR
jrst_n => dbrk1[16]~reg0.ACLR
jrst_n => dbrk1[17]~reg0.ACLR
jrst_n => dbrk1[18]~reg0.ACLR
jrst_n => dbrk1[19]~reg0.ACLR
jrst_n => dbrk1[20]~reg0.ACLR
jrst_n => dbrk1[21]~reg0.ACLR
jrst_n => dbrk1[22]~reg0.ACLR
jrst_n => dbrk1[23]~reg0.ACLR
jrst_n => dbrk1[24]~reg0.ACLR
jrst_n => dbrk1[32]~reg0.ACLR
jrst_n => dbrk1[33]~reg0.ACLR
jrst_n => dbrk1[34]~reg0.ACLR
jrst_n => dbrk1[35]~reg0.ACLR
jrst_n => dbrk1[36]~reg0.ACLR
jrst_n => dbrk1[37]~reg0.ACLR
jrst_n => dbrk1[38]~reg0.ACLR
jrst_n => dbrk1[39]~reg0.ACLR
jrst_n => dbrk1[40]~reg0.ACLR
jrst_n => dbrk1[41]~reg0.ACLR
jrst_n => dbrk1[42]~reg0.ACLR
jrst_n => dbrk1[43]~reg0.ACLR
jrst_n => dbrk1[44]~reg0.ACLR
jrst_n => dbrk1[45]~reg0.ACLR
jrst_n => dbrk1[46]~reg0.ACLR
jrst_n => dbrk1[47]~reg0.ACLR
jrst_n => dbrk1[48]~reg0.ACLR
jrst_n => dbrk1[49]~reg0.ACLR
jrst_n => dbrk1[50]~reg0.ACLR
jrst_n => dbrk1[51]~reg0.ACLR
jrst_n => dbrk1[52]~reg0.ACLR
jrst_n => dbrk1[53]~reg0.ACLR
jrst_n => dbrk1[54]~reg0.ACLR
jrst_n => dbrk1[55]~reg0.ACLR
jrst_n => dbrk1[56]~reg0.ACLR
jrst_n => dbrk1[57]~reg0.ACLR
jrst_n => dbrk1[58]~reg0.ACLR
jrst_n => dbrk1[59]~reg0.ACLR
jrst_n => dbrk1[60]~reg0.ACLR
jrst_n => dbrk1[61]~reg0.ACLR
jrst_n => dbrk1[62]~reg0.ACLR
jrst_n => dbrk1[63]~reg0.ACLR
jrst_n => dbrk1[64]~reg0.ACLR
jrst_n => dbrk1[65]~reg0.ACLR
jrst_n => dbrk1[66]~reg0.ACLR
jrst_n => dbrk1[67]~reg0.ACLR
jrst_n => dbrk1[68]~reg0.ACLR
jrst_n => dbrk1[69]~reg0.ACLR
jrst_n => dbrk1[70]~reg0.ACLR
jrst_n => dbrk1[74]~reg0.ACLR
jrst_n => dbrk1[75]~reg0.ACLR
jrst_n => dbrk1[76]~reg0.ACLR
jrst_n => dbrk1[77]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
jrst_n => xbrk_ctrl1[0]~reg0.ACLR
jrst_n => xbrk_ctrl1[1]~reg0.ACLR
jrst_n => xbrk_ctrl1[2]~reg0.ACLR
jrst_n => xbrk_ctrl1[3]~reg0.ACLR
jrst_n => xbrk_ctrl1[4]~reg0.ACLR
jrst_n => xbrk_ctrl1[5]~reg0.ACLR
jrst_n => xbrk_ctrl1[6]~reg0.ACLR
jrst_n => xbrk_ctrl1[7]~reg0.ACLR
jrst_n => xbrk_ctrl0[0]~reg0.ACLR
jrst_n => xbrk_ctrl0[1]~reg0.ACLR
jrst_n => xbrk_ctrl0[2]~reg0.ACLR
jrst_n => xbrk_ctrl0[3]~reg0.ACLR
jrst_n => xbrk_ctrl0[4]~reg0.ACLR
jrst_n => xbrk_ctrl0[5]~reg0.ACLR
jrst_n => xbrk_ctrl0[6]~reg0.ACLR
jrst_n => xbrk_ctrl0[7]~reg0.ACLR
jrst_n => xbrk0[0]~reg0.ACLR
jrst_n => xbrk0[1]~reg0.ACLR
jrst_n => xbrk0[2]~reg0.ACLR
jrst_n => xbrk0[3]~reg0.ACLR
jrst_n => xbrk0[4]~reg0.ACLR
jrst_n => xbrk0[5]~reg0.ACLR
jrst_n => xbrk0[6]~reg0.ACLR
jrst_n => xbrk0[7]~reg0.ACLR
jrst_n => xbrk0[8]~reg0.ACLR
jrst_n => xbrk0[9]~reg0.ACLR
jrst_n => xbrk0[10]~reg0.ACLR
jrst_n => xbrk0[11]~reg0.ACLR
jrst_n => xbrk0[12]~reg0.ACLR
jrst_n => xbrk0[13]~reg0.ACLR
jrst_n => xbrk0[14]~reg0.ACLR
jrst_n => xbrk0[15]~reg0.ACLR
jrst_n => xbrk0[16]~reg0.ACLR
jrst_n => xbrk0[17]~reg0.ACLR
jrst_n => xbrk0[18]~reg0.ACLR
jrst_n => xbrk0[19]~reg0.ACLR
jrst_n => xbrk0[20]~reg0.ACLR
jrst_n => xbrk0[21]~reg0.ACLR
jrst_n => xbrk0[22]~reg0.ACLR
jrst_n => xbrk0[23]~reg0.ACLR
jrst_n => xbrk0[24]~reg0.ACLR
jrst_n => xbrk1[0]~reg0.ACLR
jrst_n => xbrk1[1]~reg0.ACLR
jrst_n => xbrk1[2]~reg0.ACLR
jrst_n => xbrk1[3]~reg0.ACLR
jrst_n => xbrk1[4]~reg0.ACLR
jrst_n => xbrk1[5]~reg0.ACLR
jrst_n => xbrk1[6]~reg0.ACLR
jrst_n => xbrk1[7]~reg0.ACLR
jrst_n => xbrk1[8]~reg0.ACLR
jrst_n => xbrk1[9]~reg0.ACLR
jrst_n => xbrk1[10]~reg0.ACLR
jrst_n => xbrk1[11]~reg0.ACLR
jrst_n => xbrk1[12]~reg0.ACLR
jrst_n => xbrk1[13]~reg0.ACLR
jrst_n => xbrk1[14]~reg0.ACLR
jrst_n => xbrk1[15]~reg0.ACLR
jrst_n => xbrk1[16]~reg0.ACLR
jrst_n => xbrk1[17]~reg0.ACLR
jrst_n => xbrk1[18]~reg0.ACLR
jrst_n => xbrk1[19]~reg0.ACLR
jrst_n => xbrk1[20]~reg0.ACLR
jrst_n => xbrk1[21]~reg0.ACLR
jrst_n => xbrk1[22]~reg0.ACLR
jrst_n => xbrk1[23]~reg0.ACLR
jrst_n => xbrk1[24]~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_a => always2.IN1
take_action_break_a => always4.IN1
take_action_break_a => always5.IN1
take_action_break_b => take_action_any_break.IN1
take_action_break_b => xbrk_ctrl0[7]~reg0.ENA
take_action_break_b => xbrk_ctrl0[6]~reg0.ENA
take_action_break_b => xbrk_ctrl0[5]~reg0.ENA
take_action_break_b => xbrk_ctrl0[4]~reg0.ENA
take_action_break_b => xbrk_ctrl0[3]~reg0.ENA
take_action_break_b => xbrk_ctrl0[2]~reg0.ENA
take_action_break_b => xbrk_ctrl0[1]~reg0.ENA
take_action_break_b => xbrk_ctrl0[0]~reg0.ENA
take_action_break_b => xbrk_ctrl1[7]~reg0.ENA
take_action_break_b => xbrk_ctrl1[6]~reg0.ENA
take_action_break_b => xbrk_ctrl1[5]~reg0.ENA
take_action_break_b => xbrk_ctrl1[4]~reg0.ENA
take_action_break_b => xbrk_ctrl1[3]~reg0.ENA
take_action_break_b => xbrk_ctrl1[2]~reg0.ENA
take_action_break_b => xbrk_ctrl1[1]~reg0.ENA
take_action_break_b => xbrk_ctrl1[0]~reg0.ENA
take_action_break_c => take_action_any_break.IN1
take_action_break_c => always2.IN1
take_action_break_c => always4.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always8.IN1
xbrk_goto1 => always8.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[0] <= dbrk0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[1] <= dbrk0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[2] <= dbrk0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[3] <= dbrk0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[4] <= dbrk0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[5] <= dbrk0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[6] <= dbrk0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[7] <= dbrk0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[8] <= dbrk0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[9] <= dbrk0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[10] <= dbrk0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[11] <= dbrk0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[12] <= dbrk0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[13] <= dbrk0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[14] <= dbrk0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[15] <= dbrk0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[16] <= dbrk0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[17] <= dbrk0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[18] <= dbrk0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[19] <= dbrk0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[20] <= dbrk0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[21] <= dbrk0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[22] <= dbrk0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[23] <= dbrk0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[24] <= dbrk0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[25] <= <GND>
dbrk0[26] <= <GND>
dbrk0[27] <= <GND>
dbrk0[28] <= <GND>
dbrk0[29] <= <GND>
dbrk0[30] <= <GND>
dbrk0[31] <= <GND>
dbrk0[32] <= dbrk0[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[33] <= dbrk0[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[34] <= dbrk0[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[35] <= dbrk0[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[36] <= dbrk0[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[37] <= dbrk0[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[38] <= dbrk0[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[39] <= dbrk0[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[40] <= dbrk0[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[41] <= dbrk0[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[42] <= dbrk0[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[43] <= dbrk0[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[44] <= dbrk0[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[45] <= dbrk0[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[46] <= dbrk0[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[47] <= dbrk0[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[48] <= dbrk0[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[49] <= dbrk0[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[50] <= dbrk0[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[51] <= dbrk0[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[52] <= dbrk0[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[53] <= dbrk0[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[54] <= dbrk0[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[55] <= dbrk0[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[56] <= dbrk0[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[57] <= dbrk0[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[58] <= dbrk0[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[59] <= dbrk0[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[60] <= dbrk0[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[61] <= dbrk0[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[62] <= dbrk0[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[63] <= dbrk0[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[64] <= dbrk0[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[65] <= dbrk0[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[66] <= dbrk0[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[67] <= dbrk0[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[68] <= dbrk0[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[69] <= dbrk0[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[70] <= dbrk0[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[71] <= <GND>
dbrk0[72] <= <GND>
dbrk0[73] <= <GND>
dbrk0[74] <= dbrk0[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[75] <= dbrk0[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[76] <= dbrk0[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk0[77] <= dbrk0[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[0] <= dbrk1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[1] <= dbrk1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[2] <= dbrk1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[3] <= dbrk1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[4] <= dbrk1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[5] <= dbrk1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[6] <= dbrk1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[7] <= dbrk1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[8] <= dbrk1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[9] <= dbrk1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[10] <= dbrk1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[11] <= dbrk1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[12] <= dbrk1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[13] <= dbrk1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[14] <= dbrk1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[15] <= dbrk1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[16] <= dbrk1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[17] <= dbrk1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[18] <= dbrk1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[19] <= dbrk1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[20] <= dbrk1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[21] <= dbrk1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[22] <= dbrk1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[23] <= dbrk1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[24] <= dbrk1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[25] <= <GND>
dbrk1[26] <= <GND>
dbrk1[27] <= <GND>
dbrk1[28] <= <GND>
dbrk1[29] <= <GND>
dbrk1[30] <= <GND>
dbrk1[31] <= <GND>
dbrk1[32] <= dbrk1[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[33] <= dbrk1[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[34] <= dbrk1[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[35] <= dbrk1[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[36] <= dbrk1[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[37] <= dbrk1[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[38] <= dbrk1[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[39] <= dbrk1[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[40] <= dbrk1[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[41] <= dbrk1[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[42] <= dbrk1[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[43] <= dbrk1[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[44] <= dbrk1[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[45] <= dbrk1[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[46] <= dbrk1[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[47] <= dbrk1[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[48] <= dbrk1[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[49] <= dbrk1[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[50] <= dbrk1[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[51] <= dbrk1[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[52] <= dbrk1[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[53] <= dbrk1[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[54] <= dbrk1[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[55] <= dbrk1[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[56] <= dbrk1[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[57] <= dbrk1[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[58] <= dbrk1[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[59] <= dbrk1[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[60] <= dbrk1[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[61] <= dbrk1[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[62] <= dbrk1[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[63] <= dbrk1[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[64] <= dbrk1[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[65] <= dbrk1[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[66] <= dbrk1[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[67] <= dbrk1[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[68] <= dbrk1[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[69] <= dbrk1[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[70] <= dbrk1[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[71] <= <GND>
dbrk1[72] <= <GND>
dbrk1[73] <= <GND>
dbrk1[74] <= dbrk1[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[75] <= dbrk1[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[76] <= dbrk1[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk1[77] <= dbrk1[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= dbrk_hit0_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit1_latch <= dbrk_hit1_latch~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[0] <= xbrk0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[1] <= xbrk0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[2] <= xbrk0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[3] <= xbrk0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[4] <= xbrk0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[5] <= xbrk0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[6] <= xbrk0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[7] <= xbrk0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[8] <= xbrk0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[9] <= xbrk0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[10] <= xbrk0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[11] <= xbrk0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[12] <= xbrk0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[13] <= xbrk0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[14] <= xbrk0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[15] <= xbrk0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[16] <= xbrk0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[17] <= xbrk0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[18] <= xbrk0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[19] <= xbrk0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[20] <= xbrk0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[21] <= xbrk0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[22] <= xbrk0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[23] <= xbrk0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk0[24] <= xbrk0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[0] <= xbrk1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[1] <= xbrk1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[2] <= xbrk1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[3] <= xbrk1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[4] <= xbrk1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[5] <= xbrk1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[6] <= xbrk1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[7] <= xbrk1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[8] <= xbrk1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[9] <= xbrk1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[10] <= xbrk1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[11] <= xbrk1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[12] <= xbrk1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[13] <= xbrk1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[14] <= xbrk1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[15] <= xbrk1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[16] <= xbrk1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[17] <= xbrk1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[18] <= xbrk1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[19] <= xbrk1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[20] <= xbrk1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[21] <= xbrk1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[22] <= xbrk1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[23] <= xbrk1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk1[24] <= xbrk1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= xbrk_ctrl0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[1] <= xbrk_ctrl0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[2] <= xbrk_ctrl0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[3] <= xbrk_ctrl0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[4] <= xbrk_ctrl0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[5] <= xbrk_ctrl0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[6] <= xbrk_ctrl0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[7] <= xbrk_ctrl0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl1[0] <= xbrk_ctrl1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl1[1] <= xbrk_ctrl1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl1[2] <= xbrk_ctrl1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl1[3] <= xbrk_ctrl1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl1[4] <= xbrk_ctrl1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl1[5] <= xbrk_ctrl1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl1[6] <= xbrk_ctrl1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl1[7] <= xbrk_ctrl1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk
D_en => xbrk_hit0.ENA
D_en => xbrk_hit1.ENA
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_traceon.IN1
E_valid => M_xbrk_traceoff.IN1
E_valid => M_xbrk_trigout.IN1
E_valid => M_xbrk_goto0.IN1
E_valid => M_xbrk_goto1.IN1
F_pc[0] => Equal0.IN49
F_pc[0] => Equal1.IN49
F_pc[1] => Equal0.IN48
F_pc[1] => Equal1.IN48
F_pc[2] => Equal0.IN47
F_pc[2] => Equal1.IN47
F_pc[3] => Equal0.IN46
F_pc[3] => Equal1.IN46
F_pc[4] => Equal0.IN45
F_pc[4] => Equal1.IN45
F_pc[5] => Equal0.IN44
F_pc[5] => Equal1.IN44
F_pc[6] => Equal0.IN43
F_pc[6] => Equal1.IN43
F_pc[7] => Equal0.IN42
F_pc[7] => Equal1.IN42
F_pc[8] => Equal0.IN41
F_pc[8] => Equal1.IN41
F_pc[9] => Equal0.IN40
F_pc[9] => Equal1.IN40
F_pc[10] => Equal0.IN39
F_pc[10] => Equal1.IN39
F_pc[11] => Equal0.IN38
F_pc[11] => Equal1.IN38
F_pc[12] => Equal0.IN37
F_pc[12] => Equal1.IN37
F_pc[13] => Equal0.IN36
F_pc[13] => Equal1.IN36
F_pc[14] => Equal0.IN35
F_pc[14] => Equal1.IN35
F_pc[15] => Equal0.IN34
F_pc[15] => Equal1.IN34
F_pc[16] => Equal0.IN33
F_pc[16] => Equal1.IN33
F_pc[17] => Equal0.IN32
F_pc[17] => Equal1.IN32
F_pc[18] => Equal0.IN31
F_pc[18] => Equal1.IN31
F_pc[19] => Equal0.IN30
F_pc[19] => Equal1.IN30
F_pc[20] => Equal0.IN29
F_pc[20] => Equal1.IN29
F_pc[21] => Equal0.IN28
F_pc[21] => Equal1.IN28
F_pc[22] => Equal0.IN27
F_pc[22] => Equal1.IN27
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => M_xbrk_goto1.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_traceon.CLK
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
clk => xbrk_hit1.CLK
clk => xbrk_hit0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => xbrk_hit0.ACLR
reset_n => xbrk_hit1.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_goto1.ACLR
trigger_state_0 => xbrk0_armed.IN0
trigger_state_0 => xbrk1_armed.IN0
trigger_state_1 => xbrk0_armed.IN0
trigger_state_1 => xbrk1_armed.IN0
xbrk0[0] => Equal0.IN26
xbrk0[1] => Equal0.IN25
xbrk0[2] => Equal0.IN24
xbrk0[3] => Equal0.IN23
xbrk0[4] => Equal0.IN22
xbrk0[5] => Equal0.IN21
xbrk0[6] => Equal0.IN20
xbrk0[7] => Equal0.IN19
xbrk0[8] => Equal0.IN18
xbrk0[9] => Equal0.IN17
xbrk0[10] => Equal0.IN16
xbrk0[11] => Equal0.IN15
xbrk0[12] => Equal0.IN14
xbrk0[13] => Equal0.IN13
xbrk0[14] => Equal0.IN12
xbrk0[15] => Equal0.IN11
xbrk0[16] => Equal0.IN10
xbrk0[17] => Equal0.IN9
xbrk0[18] => Equal0.IN8
xbrk0[19] => Equal0.IN7
xbrk0[20] => Equal0.IN6
xbrk0[21] => Equal0.IN5
xbrk0[22] => Equal0.IN4
xbrk0[23] => Equal0.IN3
xbrk0[24] => Equal0.IN2
xbrk1[0] => Equal1.IN26
xbrk1[1] => Equal1.IN25
xbrk1[2] => Equal1.IN24
xbrk1[3] => Equal1.IN23
xbrk1[4] => Equal1.IN22
xbrk1[5] => Equal1.IN21
xbrk1[6] => Equal1.IN20
xbrk1[7] => Equal1.IN19
xbrk1[8] => Equal1.IN18
xbrk1[9] => Equal1.IN17
xbrk1[10] => Equal1.IN16
xbrk1[11] => Equal1.IN15
xbrk1[12] => Equal1.IN14
xbrk1[13] => Equal1.IN13
xbrk1[14] => Equal1.IN12
xbrk1[15] => Equal1.IN11
xbrk1[16] => Equal1.IN10
xbrk1[17] => Equal1.IN9
xbrk1[18] => Equal1.IN8
xbrk1[19] => Equal1.IN7
xbrk1[20] => Equal1.IN6
xbrk1[21] => Equal1.IN5
xbrk1[22] => Equal1.IN4
xbrk1[23] => Equal1.IN3
xbrk1[24] => Equal1.IN2
xbrk_ctrl0[0] => xbrk0_break_hit.IN1
xbrk_ctrl0[1] => xbrk0_tout_hit.IN1
xbrk_ctrl0[2] => xbrk0_toff_hit.IN1
xbrk_ctrl0[3] => xbrk0_ton_hit.IN1
xbrk_ctrl0[4] => xbrk0_armed.IN1
xbrk_ctrl0[5] => xbrk0_armed.IN1
xbrk_ctrl0[6] => xbrk0_goto0_hit.IN1
xbrk_ctrl0[7] => xbrk0_goto1_hit.IN1
xbrk_ctrl1[0] => xbrk1_break_hit.IN1
xbrk_ctrl1[1] => xbrk1_tout_hit.IN1
xbrk_ctrl1[2] => xbrk1_toff_hit.IN1
xbrk_ctrl1[3] => xbrk1_ton_hit.IN1
xbrk_ctrl1[4] => xbrk1_armed.IN1
xbrk_ctrl1[5] => xbrk1_armed.IN1
xbrk_ctrl1[6] => xbrk1_goto0_hit.IN1
xbrk_ctrl1[7] => xbrk1_goto1_hit.IN1
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= M_xbrk_goto0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= M_xbrk_goto1.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= M_xbrk_traceoff.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= M_xbrk_traceon.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= M_xbrk_trigout.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read.IN0
A_ctrl_st => cpu_d_write.IN0
A_en => cpu_d_read_valid.IN1
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0].IN3
A_mem_baddr[1] => cpu_d_address[1].IN3
A_mem_baddr[2] => cpu_d_address[2].IN3
A_mem_baddr[3] => cpu_d_address[3].IN3
A_mem_baddr[4] => cpu_d_address[4].IN3
A_mem_baddr[5] => cpu_d_address[5].IN3
A_mem_baddr[6] => cpu_d_address[6].IN3
A_mem_baddr[7] => cpu_d_address[7].IN3
A_mem_baddr[8] => cpu_d_address[8].IN3
A_mem_baddr[9] => cpu_d_address[9].IN3
A_mem_baddr[10] => cpu_d_address[10].IN3
A_mem_baddr[11] => cpu_d_address[11].IN3
A_mem_baddr[12] => cpu_d_address[12].IN3
A_mem_baddr[13] => cpu_d_address[13].IN3
A_mem_baddr[14] => cpu_d_address[14].IN3
A_mem_baddr[15] => cpu_d_address[15].IN3
A_mem_baddr[16] => cpu_d_address[16].IN3
A_mem_baddr[17] => cpu_d_address[17].IN3
A_mem_baddr[18] => cpu_d_address[18].IN3
A_mem_baddr[19] => cpu_d_address[19].IN3
A_mem_baddr[20] => cpu_d_address[20].IN3
A_mem_baddr[21] => cpu_d_address[21].IN3
A_mem_baddr[22] => cpu_d_address[22].IN3
A_mem_baddr[23] => cpu_d_address[23].IN3
A_mem_baddr[24] => cpu_d_address[24].IN3
A_st_data[0] => dbrk_data.DATAB
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => dbrk_data.DATAB
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => dbrk_data.DATAB
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => dbrk_data.DATAB
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => dbrk_data.DATAB
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => dbrk_data.DATAB
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => dbrk_data.DATAB
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => dbrk_data.DATAB
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => dbrk_data.DATAB
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => dbrk_data.DATAB
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => dbrk_data.DATAB
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => dbrk_data.DATAB
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => dbrk_data.DATAB
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => dbrk_data.DATAB
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => dbrk_data.DATAB
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => dbrk_data.DATAB
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => dbrk_data.DATAB
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => dbrk_data.DATAB
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => dbrk_data.DATAB
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => dbrk_data.DATAB
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => dbrk_data.DATAB
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => dbrk_data.DATAB
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => dbrk_data.DATAB
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => dbrk_data.DATAB
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => dbrk_data.DATAB
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => dbrk_data.DATAB
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => dbrk_data.DATAB
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => dbrk_data.DATAB
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => dbrk_data.DATAB
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => dbrk_data.DATAB
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => dbrk_data.DATAB
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => dbrk_data.DATAB
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_read.IN1
A_valid => cpu_d_write.IN1
A_wr_data_filtered[0] => dbrk_data.DATAA
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => dbrk_data.DATAA
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => dbrk_data.DATAA
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => dbrk_data.DATAA
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => dbrk_data.DATAA
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => dbrk_data.DATAA
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => dbrk_data.DATAA
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => dbrk_data.DATAA
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => dbrk_data.DATAA
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => dbrk_data.DATAA
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => dbrk_data.DATAA
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => dbrk_data.DATAA
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => dbrk_data.DATAA
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => dbrk_data.DATAA
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => dbrk_data.DATAA
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => dbrk_data.DATAA
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => dbrk_data.DATAA
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => dbrk_data.DATAA
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => dbrk_data.DATAA
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => dbrk_data.DATAA
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => dbrk_data.DATAA
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => dbrk_data.DATAA
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => dbrk_data.DATAA
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => dbrk_data.DATAA
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => dbrk_data.DATAA
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => dbrk_data.DATAA
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => dbrk_data.DATAA
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => dbrk_data.DATAA
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => dbrk_data.DATAA
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => dbrk_data.DATAA
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => dbrk_data.DATAA
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => dbrk_data.DATAA
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
dbrk0[0] => dbrk0[0].IN2
dbrk0[1] => dbrk0[1].IN2
dbrk0[2] => dbrk0[2].IN2
dbrk0[3] => dbrk0[3].IN2
dbrk0[4] => dbrk0[4].IN2
dbrk0[5] => dbrk0[5].IN2
dbrk0[6] => dbrk0[6].IN2
dbrk0[7] => dbrk0[7].IN2
dbrk0[8] => dbrk0[8].IN2
dbrk0[9] => dbrk0[9].IN2
dbrk0[10] => dbrk0[10].IN2
dbrk0[11] => dbrk0[11].IN2
dbrk0[12] => dbrk0[12].IN2
dbrk0[13] => dbrk0[13].IN2
dbrk0[14] => dbrk0[14].IN2
dbrk0[15] => dbrk0[15].IN2
dbrk0[16] => dbrk0[16].IN2
dbrk0[17] => dbrk0[17].IN2
dbrk0[18] => dbrk0[18].IN2
dbrk0[19] => dbrk0[19].IN2
dbrk0[20] => dbrk0[20].IN2
dbrk0[21] => dbrk0[21].IN2
dbrk0[22] => dbrk0[22].IN2
dbrk0[23] => dbrk0[23].IN2
dbrk0[24] => dbrk0[24].IN2
dbrk0[25] => dbrk0[25].IN2
dbrk0[26] => dbrk0[26].IN2
dbrk0[27] => dbrk0[27].IN2
dbrk0[28] => dbrk0[28].IN2
dbrk0[29] => dbrk0[29].IN2
dbrk0[30] => dbrk0[30].IN2
dbrk0[31] => dbrk0[31].IN2
dbrk0[32] => dbrk0[32].IN2
dbrk0[33] => dbrk0[33].IN2
dbrk0[34] => dbrk0[34].IN2
dbrk0[35] => dbrk0[35].IN2
dbrk0[36] => dbrk0[36].IN2
dbrk0[37] => dbrk0[37].IN2
dbrk0[38] => dbrk0[38].IN2
dbrk0[39] => dbrk0[39].IN2
dbrk0[40] => dbrk0[40].IN2
dbrk0[41] => dbrk0[41].IN2
dbrk0[42] => dbrk0[42].IN2
dbrk0[43] => dbrk0[43].IN2
dbrk0[44] => dbrk0[44].IN2
dbrk0[45] => dbrk0[45].IN2
dbrk0[46] => dbrk0[46].IN2
dbrk0[47] => dbrk0[47].IN2
dbrk0[48] => dbrk0[48].IN2
dbrk0[49] => dbrk0[49].IN2
dbrk0[50] => dbrk0[50].IN2
dbrk0[51] => dbrk0[51].IN2
dbrk0[52] => dbrk0[52].IN2
dbrk0[53] => dbrk0[53].IN2
dbrk0[54] => dbrk0[54].IN2
dbrk0[55] => dbrk0[55].IN2
dbrk0[56] => dbrk0[56].IN2
dbrk0[57] => dbrk0[57].IN2
dbrk0[58] => dbrk0[58].IN2
dbrk0[59] => dbrk0[59].IN2
dbrk0[60] => dbrk0[60].IN2
dbrk0[61] => dbrk0[61].IN2
dbrk0[62] => dbrk0[62].IN2
dbrk0[63] => dbrk0[63].IN2
dbrk0[64] => dbrk0[64].IN2
dbrk0[65] => dbrk0[65].IN2
dbrk0[66] => dbrk0[66].IN2
dbrk0[67] => dbrk0[67].IN2
dbrk0[68] => dbrk0[68].IN2
dbrk0[69] => dbrk0[69].IN2
dbrk0[70] => dbrk0[70].IN2
dbrk0[71] => ~NO_FANOUT~
dbrk0[72] => ~NO_FANOUT~
dbrk0[73] => ~NO_FANOUT~
dbrk0[74] => dbrk0_armed.IN0
dbrk0[75] => dbrk0_armed.IN0
dbrk0[76] => ~NO_FANOUT~
dbrk0[77] => ~NO_FANOUT~
dbrk1[0] => dbrk1[0].IN2
dbrk1[1] => dbrk1[1].IN2
dbrk1[2] => dbrk1[2].IN2
dbrk1[3] => dbrk1[3].IN2
dbrk1[4] => dbrk1[4].IN2
dbrk1[5] => dbrk1[5].IN2
dbrk1[6] => dbrk1[6].IN2
dbrk1[7] => dbrk1[7].IN2
dbrk1[8] => dbrk1[8].IN2
dbrk1[9] => dbrk1[9].IN2
dbrk1[10] => dbrk1[10].IN2
dbrk1[11] => dbrk1[11].IN2
dbrk1[12] => dbrk1[12].IN2
dbrk1[13] => dbrk1[13].IN2
dbrk1[14] => dbrk1[14].IN2
dbrk1[15] => dbrk1[15].IN2
dbrk1[16] => dbrk1[16].IN2
dbrk1[17] => dbrk1[17].IN2
dbrk1[18] => dbrk1[18].IN2
dbrk1[19] => dbrk1[19].IN2
dbrk1[20] => dbrk1[20].IN2
dbrk1[21] => dbrk1[21].IN2
dbrk1[22] => dbrk1[22].IN2
dbrk1[23] => dbrk1[23].IN2
dbrk1[24] => dbrk1[24].IN2
dbrk1[25] => dbrk1[25].IN2
dbrk1[26] => dbrk1[26].IN2
dbrk1[27] => dbrk1[27].IN2
dbrk1[28] => dbrk1[28].IN2
dbrk1[29] => dbrk1[29].IN2
dbrk1[30] => dbrk1[30].IN2
dbrk1[31] => dbrk1[31].IN2
dbrk1[32] => dbrk1[32].IN2
dbrk1[33] => dbrk1[33].IN2
dbrk1[34] => dbrk1[34].IN2
dbrk1[35] => dbrk1[35].IN2
dbrk1[36] => dbrk1[36].IN2
dbrk1[37] => dbrk1[37].IN2
dbrk1[38] => dbrk1[38].IN2
dbrk1[39] => dbrk1[39].IN2
dbrk1[40] => dbrk1[40].IN2
dbrk1[41] => dbrk1[41].IN2
dbrk1[42] => dbrk1[42].IN2
dbrk1[43] => dbrk1[43].IN2
dbrk1[44] => dbrk1[44].IN2
dbrk1[45] => dbrk1[45].IN2
dbrk1[46] => dbrk1[46].IN2
dbrk1[47] => dbrk1[47].IN2
dbrk1[48] => dbrk1[48].IN2
dbrk1[49] => dbrk1[49].IN2
dbrk1[50] => dbrk1[50].IN2
dbrk1[51] => dbrk1[51].IN2
dbrk1[52] => dbrk1[52].IN2
dbrk1[53] => dbrk1[53].IN2
dbrk1[54] => dbrk1[54].IN2
dbrk1[55] => dbrk1[55].IN2
dbrk1[56] => dbrk1[56].IN2
dbrk1[57] => dbrk1[57].IN2
dbrk1[58] => dbrk1[58].IN2
dbrk1[59] => dbrk1[59].IN2
dbrk1[60] => dbrk1[60].IN2
dbrk1[61] => dbrk1[61].IN2
dbrk1[62] => dbrk1[62].IN2
dbrk1[63] => dbrk1[63].IN2
dbrk1[64] => dbrk1[64].IN2
dbrk1[65] => dbrk1[65].IN2
dbrk1[66] => dbrk1[66].IN2
dbrk1[67] => dbrk1[67].IN2
dbrk1[68] => dbrk1[68].IN2
dbrk1[69] => dbrk1[69].IN2
dbrk1[70] => dbrk1[70].IN2
dbrk1[71] => ~NO_FANOUT~
dbrk1[72] => ~NO_FANOUT~
dbrk1[73] => ~NO_FANOUT~
dbrk1[74] => dbrk1_armed.IN0
dbrk1[75] => dbrk1_armed.IN0
dbrk1[76] => ~NO_FANOUT~
dbrk1[77] => ~NO_FANOUT~
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR
trigger_state_0 => dbrk0_armed.IN1
trigger_state_0 => dbrk1_armed.IN1
trigger_state_1 => dbrk0_armed.IN1
trigger_state_1 => dbrk1_armed.IN1
cpu_d_address[0] <= cpu_d_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= cpu_d_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= cpu_d_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= cpu_d_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= cpu_d_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= cpu_d_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= cpu_d_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= cpu_d_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= cpu_d_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= cpu_d_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= cpu_d_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= cpu_d_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= cpu_d_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= cpu_d_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= cpu_d_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= cpu_d_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= cpu_d_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= cpu_d_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= cpu_d_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= cpu_d_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= cpu_d_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= cpu_d_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= cpu_d_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[23] <= cpu_d_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[24] <= cpu_d_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= A_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= A_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= A_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= A_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= A_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= A_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= A_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= A_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= A_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= A_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= A_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= A_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= A_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= A_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= A_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= A_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= A_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= A_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= A_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= A_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= A_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= A_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= A_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= A_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= A_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= A_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= A_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= A_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= A_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= A_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= A_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= A_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= A_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= cpu_d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= A_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= A_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= A_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= A_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= A_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= A_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= A_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= A_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= A_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= A_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= A_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= A_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= A_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= A_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= A_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= A_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= A_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= A_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= A_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= A_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= A_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= A_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= A_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= A_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= A_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= A_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= A_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= A_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= A_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= A_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= A_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= A_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0 <= dbrk_hit0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit1 <= dbrk_hit1.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|cpu_0_nios2_oci_match_single:cpu_0_nios2_oci_dbrk_hit0_match_single
addr[0] => Equal0.IN24
addr[1] => Equal0.IN23
addr[2] => Equal0.IN22
addr[3] => Equal0.IN21
addr[4] => Equal0.IN20
addr[5] => Equal0.IN19
addr[6] => Equal0.IN18
addr[7] => Equal0.IN17
addr[8] => Equal0.IN16
addr[9] => Equal0.IN15
addr[10] => Equal0.IN14
addr[11] => Equal0.IN13
addr[12] => Equal0.IN12
addr[13] => Equal0.IN11
addr[14] => Equal0.IN10
addr[15] => Equal0.IN9
addr[16] => Equal0.IN8
addr[17] => Equal0.IN7
addr[18] => Equal0.IN6
addr[19] => Equal0.IN5
addr[20] => Equal0.IN4
addr[21] => Equal0.IN3
addr[22] => Equal0.IN2
addr[23] => Equal0.IN1
addr[24] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN49
dbrk[1] => Equal0.IN48
dbrk[2] => Equal0.IN47
dbrk[3] => Equal0.IN46
dbrk[4] => Equal0.IN45
dbrk[5] => Equal0.IN44
dbrk[6] => Equal0.IN43
dbrk[7] => Equal0.IN42
dbrk[8] => Equal0.IN41
dbrk[9] => Equal0.IN40
dbrk[10] => Equal0.IN39
dbrk[11] => Equal0.IN38
dbrk[12] => Equal0.IN37
dbrk[13] => Equal0.IN36
dbrk[14] => Equal0.IN35
dbrk[15] => Equal0.IN34
dbrk[16] => Equal0.IN33
dbrk[17] => Equal0.IN32
dbrk[18] => Equal0.IN31
dbrk[19] => Equal0.IN30
dbrk[20] => Equal0.IN29
dbrk[21] => Equal0.IN28
dbrk[22] => Equal0.IN27
dbrk[23] => Equal0.IN26
dbrk[24] => Equal0.IN25
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial.IN0
dbrk[66] => match_single_combinatorial.IN0
dbrk[67] => match_single_combinatorial.IN1
dbrk[68] => match_single_combinatorial.IN1
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial.IN1
write => match_single_combinatorial.IN1
match_single <= match_single_combinatorial.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|cpu_0_nios2_oci_match_single:cpu_0_nios2_oci_dbrk_hit1_match_single
addr[0] => Equal0.IN24
addr[1] => Equal0.IN23
addr[2] => Equal0.IN22
addr[3] => Equal0.IN21
addr[4] => Equal0.IN20
addr[5] => Equal0.IN19
addr[6] => Equal0.IN18
addr[7] => Equal0.IN17
addr[8] => Equal0.IN16
addr[9] => Equal0.IN15
addr[10] => Equal0.IN14
addr[11] => Equal0.IN13
addr[12] => Equal0.IN12
addr[13] => Equal0.IN11
addr[14] => Equal0.IN10
addr[15] => Equal0.IN9
addr[16] => Equal0.IN8
addr[17] => Equal0.IN7
addr[18] => Equal0.IN6
addr[19] => Equal0.IN5
addr[20] => Equal0.IN4
addr[21] => Equal0.IN3
addr[22] => Equal0.IN2
addr[23] => Equal0.IN1
addr[24] => Equal0.IN0
data[0] => Equal1.IN31
data[1] => Equal1.IN30
data[2] => Equal1.IN29
data[3] => Equal1.IN28
data[4] => Equal1.IN27
data[5] => Equal1.IN26
data[6] => Equal1.IN25
data[7] => Equal1.IN24
data[8] => Equal1.IN23
data[9] => Equal1.IN22
data[10] => Equal1.IN21
data[11] => Equal1.IN20
data[12] => Equal1.IN19
data[13] => Equal1.IN18
data[14] => Equal1.IN17
data[15] => Equal1.IN16
data[16] => Equal1.IN15
data[17] => Equal1.IN14
data[18] => Equal1.IN13
data[19] => Equal1.IN12
data[20] => Equal1.IN11
data[21] => Equal1.IN10
data[22] => Equal1.IN9
data[23] => Equal1.IN8
data[24] => Equal1.IN7
data[25] => Equal1.IN6
data[26] => Equal1.IN5
data[27] => Equal1.IN4
data[28] => Equal1.IN3
data[29] => Equal1.IN2
data[30] => Equal1.IN1
data[31] => Equal1.IN0
dbrk[0] => Equal0.IN49
dbrk[1] => Equal0.IN48
dbrk[2] => Equal0.IN47
dbrk[3] => Equal0.IN46
dbrk[4] => Equal0.IN45
dbrk[5] => Equal0.IN44
dbrk[6] => Equal0.IN43
dbrk[7] => Equal0.IN42
dbrk[8] => Equal0.IN41
dbrk[9] => Equal0.IN40
dbrk[10] => Equal0.IN39
dbrk[11] => Equal0.IN38
dbrk[12] => Equal0.IN37
dbrk[13] => Equal0.IN36
dbrk[14] => Equal0.IN35
dbrk[15] => Equal0.IN34
dbrk[16] => Equal0.IN33
dbrk[17] => Equal0.IN32
dbrk[18] => Equal0.IN31
dbrk[19] => Equal0.IN30
dbrk[20] => Equal0.IN29
dbrk[21] => Equal0.IN28
dbrk[22] => Equal0.IN27
dbrk[23] => Equal0.IN26
dbrk[24] => Equal0.IN25
dbrk[25] => ~NO_FANOUT~
dbrk[26] => ~NO_FANOUT~
dbrk[27] => ~NO_FANOUT~
dbrk[28] => ~NO_FANOUT~
dbrk[29] => ~NO_FANOUT~
dbrk[30] => ~NO_FANOUT~
dbrk[31] => ~NO_FANOUT~
dbrk[32] => Equal1.IN63
dbrk[33] => Equal1.IN62
dbrk[34] => Equal1.IN61
dbrk[35] => Equal1.IN60
dbrk[36] => Equal1.IN59
dbrk[37] => Equal1.IN58
dbrk[38] => Equal1.IN57
dbrk[39] => Equal1.IN56
dbrk[40] => Equal1.IN55
dbrk[41] => Equal1.IN54
dbrk[42] => Equal1.IN53
dbrk[43] => Equal1.IN52
dbrk[44] => Equal1.IN51
dbrk[45] => Equal1.IN50
dbrk[46] => Equal1.IN49
dbrk[47] => Equal1.IN48
dbrk[48] => Equal1.IN47
dbrk[49] => Equal1.IN46
dbrk[50] => Equal1.IN45
dbrk[51] => Equal1.IN44
dbrk[52] => Equal1.IN43
dbrk[53] => Equal1.IN42
dbrk[54] => Equal1.IN41
dbrk[55] => Equal1.IN40
dbrk[56] => Equal1.IN39
dbrk[57] => Equal1.IN38
dbrk[58] => Equal1.IN37
dbrk[59] => Equal1.IN36
dbrk[60] => Equal1.IN35
dbrk[61] => Equal1.IN34
dbrk[62] => Equal1.IN33
dbrk[63] => Equal1.IN32
dbrk[64] => ~NO_FANOUT~
dbrk[65] => match_single_combinatorial.IN0
dbrk[66] => match_single_combinatorial.IN0
dbrk[67] => match_single_combinatorial.IN1
dbrk[68] => match_single_combinatorial.IN1
dbrk[69] => ~NO_FANOUT~
dbrk[70] => ~NO_FANOUT~
read => match_single_combinatorial.IN1
write => match_single_combinatorial.IN1
match_single <= match_single_combinatorial.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|cpu_0_nios2_oci_match_paired:cpu_0_nios2_oci_dbrk_hit0_match_paired
addr[0] => LessThan0.IN25
addr[0] => LessThan1.IN25
addr[1] => LessThan0.IN24
addr[1] => LessThan1.IN24
addr[2] => LessThan0.IN23
addr[2] => LessThan1.IN23
addr[3] => LessThan0.IN22
addr[3] => LessThan1.IN22
addr[4] => LessThan0.IN21
addr[4] => LessThan1.IN21
addr[5] => LessThan0.IN20
addr[5] => LessThan1.IN20
addr[6] => LessThan0.IN19
addr[6] => LessThan1.IN19
addr[7] => LessThan0.IN18
addr[7] => LessThan1.IN18
addr[8] => LessThan0.IN17
addr[8] => LessThan1.IN17
addr[9] => LessThan0.IN16
addr[9] => LessThan1.IN16
addr[10] => LessThan0.IN15
addr[10] => LessThan1.IN15
addr[11] => LessThan0.IN14
addr[11] => LessThan1.IN14
addr[12] => LessThan0.IN13
addr[12] => LessThan1.IN13
addr[13] => LessThan0.IN12
addr[13] => LessThan1.IN12
addr[14] => LessThan0.IN11
addr[14] => LessThan1.IN11
addr[15] => LessThan0.IN10
addr[15] => LessThan1.IN10
addr[16] => LessThan0.IN9
addr[16] => LessThan1.IN9
addr[17] => LessThan0.IN8
addr[17] => LessThan1.IN8
addr[18] => LessThan0.IN7
addr[18] => LessThan1.IN7
addr[19] => LessThan0.IN6
addr[19] => LessThan1.IN6
addr[20] => LessThan0.IN5
addr[20] => LessThan1.IN5
addr[21] => LessThan0.IN4
addr[21] => LessThan1.IN4
addr[22] => LessThan0.IN3
addr[22] => LessThan1.IN3
addr[23] => LessThan0.IN2
addr[23] => LessThan1.IN2
addr[24] => LessThan0.IN1
addr[24] => LessThan1.IN1
data[0] => match_paired_combinatorial.IN0
data[1] => match_paired_combinatorial.IN0
data[2] => match_paired_combinatorial.IN0
data[3] => match_paired_combinatorial.IN0
data[4] => match_paired_combinatorial.IN0
data[5] => match_paired_combinatorial.IN0
data[6] => match_paired_combinatorial.IN0
data[7] => match_paired_combinatorial.IN0
data[8] => match_paired_combinatorial.IN0
data[9] => match_paired_combinatorial.IN0
data[10] => match_paired_combinatorial.IN0
data[11] => match_paired_combinatorial.IN0
data[12] => match_paired_combinatorial.IN0
data[13] => match_paired_combinatorial.IN0
data[14] => match_paired_combinatorial.IN0
data[15] => match_paired_combinatorial.IN0
data[16] => match_paired_combinatorial.IN0
data[17] => match_paired_combinatorial.IN0
data[18] => match_paired_combinatorial.IN0
data[19] => match_paired_combinatorial.IN0
data[20] => match_paired_combinatorial.IN0
data[21] => match_paired_combinatorial.IN0
data[22] => match_paired_combinatorial.IN0
data[23] => match_paired_combinatorial.IN0
data[24] => match_paired_combinatorial.IN0
data[25] => match_paired_combinatorial.IN0
data[26] => match_paired_combinatorial.IN0
data[27] => match_paired_combinatorial.IN0
data[28] => match_paired_combinatorial.IN0
data[29] => match_paired_combinatorial.IN0
data[30] => match_paired_combinatorial.IN0
data[31] => match_paired_combinatorial.IN0
dbrka[0] => LessThan0.IN50
dbrka[1] => LessThan0.IN49
dbrka[2] => LessThan0.IN48
dbrka[3] => LessThan0.IN47
dbrka[4] => LessThan0.IN46
dbrka[5] => LessThan0.IN45
dbrka[6] => LessThan0.IN44
dbrka[7] => LessThan0.IN43
dbrka[8] => LessThan0.IN42
dbrka[9] => LessThan0.IN41
dbrka[10] => LessThan0.IN40
dbrka[11] => LessThan0.IN39
dbrka[12] => LessThan0.IN38
dbrka[13] => LessThan0.IN37
dbrka[14] => LessThan0.IN36
dbrka[15] => LessThan0.IN35
dbrka[16] => LessThan0.IN34
dbrka[17] => LessThan0.IN33
dbrka[18] => LessThan0.IN32
dbrka[19] => LessThan0.IN31
dbrka[20] => LessThan0.IN30
dbrka[21] => LessThan0.IN29
dbrka[22] => LessThan0.IN28
dbrka[23] => LessThan0.IN27
dbrka[24] => LessThan0.IN26
dbrka[25] => ~NO_FANOUT~
dbrka[26] => ~NO_FANOUT~
dbrka[27] => ~NO_FANOUT~
dbrka[28] => ~NO_FANOUT~
dbrka[29] => ~NO_FANOUT~
dbrka[30] => ~NO_FANOUT~
dbrka[31] => ~NO_FANOUT~
dbrka[32] => match_paired_combinatorial.IN1
dbrka[33] => match_paired_combinatorial.IN1
dbrka[34] => match_paired_combinatorial.IN1
dbrka[35] => match_paired_combinatorial.IN1
dbrka[36] => match_paired_combinatorial.IN1
dbrka[37] => match_paired_combinatorial.IN1
dbrka[38] => match_paired_combinatorial.IN1
dbrka[39] => match_paired_combinatorial.IN1
dbrka[40] => match_paired_combinatorial.IN1
dbrka[41] => match_paired_combinatorial.IN1
dbrka[42] => match_paired_combinatorial.IN1
dbrka[43] => match_paired_combinatorial.IN1
dbrka[44] => match_paired_combinatorial.IN1
dbrka[45] => match_paired_combinatorial.IN1
dbrka[46] => match_paired_combinatorial.IN1
dbrka[47] => match_paired_combinatorial.IN1
dbrka[48] => match_paired_combinatorial.IN1
dbrka[49] => match_paired_combinatorial.IN1
dbrka[50] => match_paired_combinatorial.IN1
dbrka[51] => match_paired_combinatorial.IN1
dbrka[52] => match_paired_combinatorial.IN1
dbrka[53] => match_paired_combinatorial.IN1
dbrka[54] => match_paired_combinatorial.IN1
dbrka[55] => match_paired_combinatorial.IN1
dbrka[56] => match_paired_combinatorial.IN1
dbrka[57] => match_paired_combinatorial.IN1
dbrka[58] => match_paired_combinatorial.IN1
dbrka[59] => match_paired_combinatorial.IN1
dbrka[60] => match_paired_combinatorial.IN1
dbrka[61] => match_paired_combinatorial.IN1
dbrka[62] => match_paired_combinatorial.IN1
dbrka[63] => match_paired_combinatorial.IN1
dbrka[64] => ~NO_FANOUT~
dbrka[65] => match_paired_combinatorial.IN0
dbrka[66] => match_paired_combinatorial.IN0
dbrka[67] => match_paired_combinatorial.IN1
dbrka[68] => match_paired_combinatorial.IN1
dbrka[69] => ~NO_FANOUT~
dbrka[70] => ~NO_FANOUT~
dbrkb[0] => LessThan1.IN50
dbrkb[1] => LessThan1.IN49
dbrkb[2] => LessThan1.IN48
dbrkb[3] => LessThan1.IN47
dbrkb[4] => LessThan1.IN46
dbrkb[5] => LessThan1.IN45
dbrkb[6] => LessThan1.IN44
dbrkb[7] => LessThan1.IN43
dbrkb[8] => LessThan1.IN42
dbrkb[9] => LessThan1.IN41
dbrkb[10] => LessThan1.IN40
dbrkb[11] => LessThan1.IN39
dbrkb[12] => LessThan1.IN38
dbrkb[13] => LessThan1.IN37
dbrkb[14] => LessThan1.IN36
dbrkb[15] => LessThan1.IN35
dbrkb[16] => LessThan1.IN34
dbrkb[17] => LessThan1.IN33
dbrkb[18] => LessThan1.IN32
dbrkb[19] => LessThan1.IN31
dbrkb[20] => LessThan1.IN30
dbrkb[21] => LessThan1.IN29
dbrkb[22] => LessThan1.IN28
dbrkb[23] => LessThan1.IN27
dbrkb[24] => LessThan1.IN26
dbrkb[25] => ~NO_FANOUT~
dbrkb[26] => ~NO_FANOUT~
dbrkb[27] => ~NO_FANOUT~
dbrkb[28] => ~NO_FANOUT~
dbrkb[29] => ~NO_FANOUT~
dbrkb[30] => ~NO_FANOUT~
dbrkb[31] => ~NO_FANOUT~
dbrkb[32] => match_paired_combinatorial.IN1
dbrkb[33] => match_paired_combinatorial.IN1
dbrkb[34] => match_paired_combinatorial.IN1
dbrkb[35] => match_paired_combinatorial.IN1
dbrkb[36] => match_paired_combinatorial.IN1
dbrkb[37] => match_paired_combinatorial.IN1
dbrkb[38] => match_paired_combinatorial.IN1
dbrkb[39] => match_paired_combinatorial.IN1
dbrkb[40] => match_paired_combinatorial.IN1
dbrkb[41] => match_paired_combinatorial.IN1
dbrkb[42] => match_paired_combinatorial.IN1
dbrkb[43] => match_paired_combinatorial.IN1
dbrkb[44] => match_paired_combinatorial.IN1
dbrkb[45] => match_paired_combinatorial.IN1
dbrkb[46] => match_paired_combinatorial.IN1
dbrkb[47] => match_paired_combinatorial.IN1
dbrkb[48] => match_paired_combinatorial.IN1
dbrkb[49] => match_paired_combinatorial.IN1
dbrkb[50] => match_paired_combinatorial.IN1
dbrkb[51] => match_paired_combinatorial.IN1
dbrkb[52] => match_paired_combinatorial.IN1
dbrkb[53] => match_paired_combinatorial.IN1
dbrkb[54] => match_paired_combinatorial.IN1
dbrkb[55] => match_paired_combinatorial.IN1
dbrkb[56] => match_paired_combinatorial.IN1
dbrkb[57] => match_paired_combinatorial.IN1
dbrkb[58] => match_paired_combinatorial.IN1
dbrkb[59] => match_paired_combinatorial.IN1
dbrkb[60] => match_paired_combinatorial.IN1
dbrkb[61] => match_paired_combinatorial.IN1
dbrkb[62] => match_paired_combinatorial.IN1
dbrkb[63] => match_paired_combinatorial.IN1
dbrkb[64] => ~NO_FANOUT~
dbrkb[65] => ~NO_FANOUT~
dbrkb[66] => ~NO_FANOUT~
dbrkb[67] => ~NO_FANOUT~
dbrkb[68] => ~NO_FANOUT~
dbrkb[69] => ~NO_FANOUT~
dbrkb[70] => ~NO_FANOUT~
read => match_paired_combinatorial.IN1
write => match_paired_combinatorial.IN1
match_paired <= match_paired_combinatorial.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_en => instr_retired.IN0
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => ~NO_FANOUT~
A_wr_data_filtered[2] => ~NO_FANOUT~
A_wr_data_filtered[3] => ~NO_FANOUT~
A_wr_data_filtered[4] => ~NO_FANOUT~
A_wr_data_filtered[5] => ~NO_FANOUT~
A_wr_data_filtered[6] => ~NO_FANOUT~
A_wr_data_filtered[7] => ~NO_FANOUT~
A_wr_data_filtered[8] => ~NO_FANOUT~
A_wr_data_filtered[9] => ~NO_FANOUT~
A_wr_data_filtered[10] => ~NO_FANOUT~
A_wr_data_filtered[11] => ~NO_FANOUT~
A_wr_data_filtered[12] => ~NO_FANOUT~
A_wr_data_filtered[13] => ~NO_FANOUT~
A_wr_data_filtered[14] => ~NO_FANOUT~
A_wr_data_filtered[15] => ~NO_FANOUT~
A_wr_data_filtered[16] => ~NO_FANOUT~
A_wr_data_filtered[17] => ~NO_FANOUT~
A_wr_data_filtered[18] => ~NO_FANOUT~
A_wr_data_filtered[19] => ~NO_FANOUT~
A_wr_data_filtered[20] => ~NO_FANOUT~
A_wr_data_filtered[21] => ~NO_FANOUT~
A_wr_data_filtered[22] => ~NO_FANOUT~
A_wr_data_filtered[23] => ~NO_FANOUT~
A_wr_data_filtered[24] => ~NO_FANOUT~
A_wr_data_filtered[25] => ~NO_FANOUT~
A_wr_data_filtered[26] => ~NO_FANOUT~
A_wr_data_filtered[27] => ~NO_FANOUT~
A_wr_data_filtered[28] => ~NO_FANOUT~
A_wr_data_filtered[29] => ~NO_FANOUT~
A_wr_data_filtered[30] => ~NO_FANOUT~
A_wr_data_filtered[31] => ~NO_FANOUT~
clk => dct_count[0]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
clk => d1_debugack.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => dct_count[0]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => dct_buffer[0].IN1
dct_buffer[1] => dct_buffer[1].IN1
dct_buffer[2] => dct_buffer[2].IN1
dct_buffer[3] => dct_buffer[3].IN1
dct_buffer[4] => dct_buffer[4].IN1
dct_buffer[5] => dct_buffer[5].IN1
dct_buffer[6] => dct_buffer[6].IN1
dct_buffer[7] => dct_buffer[7].IN1
dct_buffer[8] => dct_buffer[8].IN1
dct_buffer[9] => dct_buffer[9].IN1
dct_buffer[10] => dct_buffer[10].IN1
dct_buffer[11] => dct_buffer[11].IN1
dct_buffer[12] => dct_buffer[12].IN1
dct_buffer[13] => dct_buffer[13].IN1
dct_buffer[14] => dct_buffer[14].IN1
dct_buffer[15] => dct_buffer[15].IN1
dct_buffer[16] => dct_buffer[16].IN1
dct_buffer[17] => dct_buffer[17].IN1
dct_buffer[18] => dct_buffer[18].IN1
dct_buffer[19] => dct_buffer[19].IN1
dct_buffer[20] => dct_buffer[20].IN1
dct_buffer[21] => dct_buffer[21].IN1
dct_buffer[22] => dct_buffer[22].IN1
dct_buffer[23] => dct_buffer[23].IN1
dct_buffer[24] => dct_buffer[24].IN1
dct_buffer[25] => dct_buffer[25].IN1
dct_buffer[26] => dct_buffer[26].IN1
dct_buffer[27] => dct_buffer[27].IN1
dct_buffer[28] => dct_buffer[28].IN1
dct_buffer[29] => dct_buffer[29].IN1
dct_count[0] => dct_count[0].IN1
dct_count[1] => dct_count[1].IN1
dct_count[2] => dct_count[2].IN1
dct_count[3] => dct_count[3].IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
trc_on => trc_this.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_tm_count[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => Equal0.IN0
fifowp_inc[0] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN0
fifocount_inc[0] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im
clk => clk.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1].IN1
jdo[2] => jdo[2].IN1
jdo[3] => jdo[3].IN1
jdo[4] => jdo[4].IN1
jdo[5] => jdo[5].IN1
jdo[6] => jdo[6].IN1
jdo[7] => jdo[7].IN1
jdo[8] => jdo[8].IN1
jdo[9] => jdo[9].IN1
jdo[10] => jdo[10].IN1
jdo[11] => jdo[11].IN1
jdo[12] => jdo[12].IN1
jdo[13] => jdo[13].IN1
jdo[14] => jdo[14].IN1
jdo[15] => jdo[15].IN1
jdo[16] => jdo[16].IN1
jdo[17] => jdo[17].IN1
jdo[18] => jdo[18].IN1
jdo[19] => jdo[19].IN1
jdo[20] => jdo[20].IN1
jdo[21] => jdo[21].IN1
jdo[22] => jdo[22].IN1
jdo[23] => jdo[23].IN1
jdo[24] => jdo[24].IN1
jdo[25] => jdo[25].IN1
jdo[26] => jdo[26].IN1
jdo[27] => jdo[27].IN1
jdo[28] => jdo[28].IN1
jdo[29] => jdo[29].IN1
jdo[30] => jdo[30].IN1
jdo[31] => jdo[31].IN1
jdo[32] => jdo[32].IN1
jdo[33] => jdo[33].IN1
jdo[34] => jdo[34].IN1
jdo[35] => jdo[35].IN1
jdo[36] => jdo[36].IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => always1.IN0
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_b => take_action_tracemem_b.IN1
take_no_action_tracemem_a => always1.IN1
trc_ctrl[0] => comb.IN1
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= tracemem_tw.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6].DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_a[32] => data_a[32].IN1
data_a[33] => data_a[33].IN1
data_a[34] => data_a[34].IN1
data_a[35] => data_a[35].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_a[32] <= altsyncram:the_altsyncram.q_a
q_a[33] <= altsyncram:the_altsyncram.q_a
q_a[34] <= altsyncram:the_altsyncram.q_a
q_a[35] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b
q_b[32] <= altsyncram:the_altsyncram.q_b
q_b[33] <= altsyncram:the_altsyncram.q_b
q_b[34] <= altsyncram:the_altsyncram.q_b
q_b[35] <= altsyncram:the_altsyncram.q_b


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_e502:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_e502:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e502:auto_generated.data_a[0]
data_a[1] => altsyncram_e502:auto_generated.data_a[1]
data_a[2] => altsyncram_e502:auto_generated.data_a[2]
data_a[3] => altsyncram_e502:auto_generated.data_a[3]
data_a[4] => altsyncram_e502:auto_generated.data_a[4]
data_a[5] => altsyncram_e502:auto_generated.data_a[5]
data_a[6] => altsyncram_e502:auto_generated.data_a[6]
data_a[7] => altsyncram_e502:auto_generated.data_a[7]
data_a[8] => altsyncram_e502:auto_generated.data_a[8]
data_a[9] => altsyncram_e502:auto_generated.data_a[9]
data_a[10] => altsyncram_e502:auto_generated.data_a[10]
data_a[11] => altsyncram_e502:auto_generated.data_a[11]
data_a[12] => altsyncram_e502:auto_generated.data_a[12]
data_a[13] => altsyncram_e502:auto_generated.data_a[13]
data_a[14] => altsyncram_e502:auto_generated.data_a[14]
data_a[15] => altsyncram_e502:auto_generated.data_a[15]
data_a[16] => altsyncram_e502:auto_generated.data_a[16]
data_a[17] => altsyncram_e502:auto_generated.data_a[17]
data_a[18] => altsyncram_e502:auto_generated.data_a[18]
data_a[19] => altsyncram_e502:auto_generated.data_a[19]
data_a[20] => altsyncram_e502:auto_generated.data_a[20]
data_a[21] => altsyncram_e502:auto_generated.data_a[21]
data_a[22] => altsyncram_e502:auto_generated.data_a[22]
data_a[23] => altsyncram_e502:auto_generated.data_a[23]
data_a[24] => altsyncram_e502:auto_generated.data_a[24]
data_a[25] => altsyncram_e502:auto_generated.data_a[25]
data_a[26] => altsyncram_e502:auto_generated.data_a[26]
data_a[27] => altsyncram_e502:auto_generated.data_a[27]
data_a[28] => altsyncram_e502:auto_generated.data_a[28]
data_a[29] => altsyncram_e502:auto_generated.data_a[29]
data_a[30] => altsyncram_e502:auto_generated.data_a[30]
data_a[31] => altsyncram_e502:auto_generated.data_a[31]
data_a[32] => altsyncram_e502:auto_generated.data_a[32]
data_a[33] => altsyncram_e502:auto_generated.data_a[33]
data_a[34] => altsyncram_e502:auto_generated.data_a[34]
data_a[35] => altsyncram_e502:auto_generated.data_a[35]
data_b[0] => altsyncram_e502:auto_generated.data_b[0]
data_b[1] => altsyncram_e502:auto_generated.data_b[1]
data_b[2] => altsyncram_e502:auto_generated.data_b[2]
data_b[3] => altsyncram_e502:auto_generated.data_b[3]
data_b[4] => altsyncram_e502:auto_generated.data_b[4]
data_b[5] => altsyncram_e502:auto_generated.data_b[5]
data_b[6] => altsyncram_e502:auto_generated.data_b[6]
data_b[7] => altsyncram_e502:auto_generated.data_b[7]
data_b[8] => altsyncram_e502:auto_generated.data_b[8]
data_b[9] => altsyncram_e502:auto_generated.data_b[9]
data_b[10] => altsyncram_e502:auto_generated.data_b[10]
data_b[11] => altsyncram_e502:auto_generated.data_b[11]
data_b[12] => altsyncram_e502:auto_generated.data_b[12]
data_b[13] => altsyncram_e502:auto_generated.data_b[13]
data_b[14] => altsyncram_e502:auto_generated.data_b[14]
data_b[15] => altsyncram_e502:auto_generated.data_b[15]
data_b[16] => altsyncram_e502:auto_generated.data_b[16]
data_b[17] => altsyncram_e502:auto_generated.data_b[17]
data_b[18] => altsyncram_e502:auto_generated.data_b[18]
data_b[19] => altsyncram_e502:auto_generated.data_b[19]
data_b[20] => altsyncram_e502:auto_generated.data_b[20]
data_b[21] => altsyncram_e502:auto_generated.data_b[21]
data_b[22] => altsyncram_e502:auto_generated.data_b[22]
data_b[23] => altsyncram_e502:auto_generated.data_b[23]
data_b[24] => altsyncram_e502:auto_generated.data_b[24]
data_b[25] => altsyncram_e502:auto_generated.data_b[25]
data_b[26] => altsyncram_e502:auto_generated.data_b[26]
data_b[27] => altsyncram_e502:auto_generated.data_b[27]
data_b[28] => altsyncram_e502:auto_generated.data_b[28]
data_b[29] => altsyncram_e502:auto_generated.data_b[29]
data_b[30] => altsyncram_e502:auto_generated.data_b[30]
data_b[31] => altsyncram_e502:auto_generated.data_b[31]
data_b[32] => altsyncram_e502:auto_generated.data_b[32]
data_b[33] => altsyncram_e502:auto_generated.data_b[33]
data_b[34] => altsyncram_e502:auto_generated.data_b[34]
data_b[35] => altsyncram_e502:auto_generated.data_b[35]
address_a[0] => altsyncram_e502:auto_generated.address_a[0]
address_a[1] => altsyncram_e502:auto_generated.address_a[1]
address_a[2] => altsyncram_e502:auto_generated.address_a[2]
address_a[3] => altsyncram_e502:auto_generated.address_a[3]
address_a[4] => altsyncram_e502:auto_generated.address_a[4]
address_a[5] => altsyncram_e502:auto_generated.address_a[5]
address_a[6] => altsyncram_e502:auto_generated.address_a[6]
address_b[0] => altsyncram_e502:auto_generated.address_b[0]
address_b[1] => altsyncram_e502:auto_generated.address_b[1]
address_b[2] => altsyncram_e502:auto_generated.address_b[2]
address_b[3] => altsyncram_e502:auto_generated.address_b[3]
address_b[4] => altsyncram_e502:auto_generated.address_b[4]
address_b[5] => altsyncram_e502:auto_generated.address_b[5]
address_b[6] => altsyncram_e502:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e502:auto_generated.clock0
clock1 => altsyncram_e502:auto_generated.clock1
clocken0 => altsyncram_e502:auto_generated.clocken0
clocken1 => altsyncram_e502:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e502:auto_generated.q_a[0]
q_a[1] <= altsyncram_e502:auto_generated.q_a[1]
q_a[2] <= altsyncram_e502:auto_generated.q_a[2]
q_a[3] <= altsyncram_e502:auto_generated.q_a[3]
q_a[4] <= altsyncram_e502:auto_generated.q_a[4]
q_a[5] <= altsyncram_e502:auto_generated.q_a[5]
q_a[6] <= altsyncram_e502:auto_generated.q_a[6]
q_a[7] <= altsyncram_e502:auto_generated.q_a[7]
q_a[8] <= altsyncram_e502:auto_generated.q_a[8]
q_a[9] <= altsyncram_e502:auto_generated.q_a[9]
q_a[10] <= altsyncram_e502:auto_generated.q_a[10]
q_a[11] <= altsyncram_e502:auto_generated.q_a[11]
q_a[12] <= altsyncram_e502:auto_generated.q_a[12]
q_a[13] <= altsyncram_e502:auto_generated.q_a[13]
q_a[14] <= altsyncram_e502:auto_generated.q_a[14]
q_a[15] <= altsyncram_e502:auto_generated.q_a[15]
q_a[16] <= altsyncram_e502:auto_generated.q_a[16]
q_a[17] <= altsyncram_e502:auto_generated.q_a[17]
q_a[18] <= altsyncram_e502:auto_generated.q_a[18]
q_a[19] <= altsyncram_e502:auto_generated.q_a[19]
q_a[20] <= altsyncram_e502:auto_generated.q_a[20]
q_a[21] <= altsyncram_e502:auto_generated.q_a[21]
q_a[22] <= altsyncram_e502:auto_generated.q_a[22]
q_a[23] <= altsyncram_e502:auto_generated.q_a[23]
q_a[24] <= altsyncram_e502:auto_generated.q_a[24]
q_a[25] <= altsyncram_e502:auto_generated.q_a[25]
q_a[26] <= altsyncram_e502:auto_generated.q_a[26]
q_a[27] <= altsyncram_e502:auto_generated.q_a[27]
q_a[28] <= altsyncram_e502:auto_generated.q_a[28]
q_a[29] <= altsyncram_e502:auto_generated.q_a[29]
q_a[30] <= altsyncram_e502:auto_generated.q_a[30]
q_a[31] <= altsyncram_e502:auto_generated.q_a[31]
q_a[32] <= altsyncram_e502:auto_generated.q_a[32]
q_a[33] <= altsyncram_e502:auto_generated.q_a[33]
q_a[34] <= altsyncram_e502:auto_generated.q_a[34]
q_a[35] <= altsyncram_e502:auto_generated.q_a[35]
q_b[0] <= altsyncram_e502:auto_generated.q_b[0]
q_b[1] <= altsyncram_e502:auto_generated.q_b[1]
q_b[2] <= altsyncram_e502:auto_generated.q_b[2]
q_b[3] <= altsyncram_e502:auto_generated.q_b[3]
q_b[4] <= altsyncram_e502:auto_generated.q_b[4]
q_b[5] <= altsyncram_e502:auto_generated.q_b[5]
q_b[6] <= altsyncram_e502:auto_generated.q_b[6]
q_b[7] <= altsyncram_e502:auto_generated.q_b[7]
q_b[8] <= altsyncram_e502:auto_generated.q_b[8]
q_b[9] <= altsyncram_e502:auto_generated.q_b[9]
q_b[10] <= altsyncram_e502:auto_generated.q_b[10]
q_b[11] <= altsyncram_e502:auto_generated.q_b[11]
q_b[12] <= altsyncram_e502:auto_generated.q_b[12]
q_b[13] <= altsyncram_e502:auto_generated.q_b[13]
q_b[14] <= altsyncram_e502:auto_generated.q_b[14]
q_b[15] <= altsyncram_e502:auto_generated.q_b[15]
q_b[16] <= altsyncram_e502:auto_generated.q_b[16]
q_b[17] <= altsyncram_e502:auto_generated.q_b[17]
q_b[18] <= altsyncram_e502:auto_generated.q_b[18]
q_b[19] <= altsyncram_e502:auto_generated.q_b[19]
q_b[20] <= altsyncram_e502:auto_generated.q_b[20]
q_b[21] <= altsyncram_e502:auto_generated.q_b[21]
q_b[22] <= altsyncram_e502:auto_generated.q_b[22]
q_b[23] <= altsyncram_e502:auto_generated.q_b[23]
q_b[24] <= altsyncram_e502:auto_generated.q_b[24]
q_b[25] <= altsyncram_e502:auto_generated.q_b[25]
q_b[26] <= altsyncram_e502:auto_generated.q_b[26]
q_b[27] <= altsyncram_e502:auto_generated.q_b[27]
q_b[28] <= altsyncram_e502:auto_generated.q_b[28]
q_b[29] <= altsyncram_e502:auto_generated.q_b[29]
q_b[30] <= altsyncram_e502:auto_generated.q_b[30]
q_b[31] <= altsyncram_e502:auto_generated.q_b[31]
q_b[32] <= altsyncram_e502:auto_generated.q_b[32]
q_b[33] <= altsyncram_e502:auto_generated.q_b[33]
q_b[34] <= altsyncram_e502:auto_generated.q_b[34]
q_b[35] <= altsyncram_e502:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE
wren_b => ram_block1a8.PORTBRE
wren_b => ram_block1a9.PORTBRE
wren_b => ram_block1a10.PORTBRE
wren_b => ram_block1a11.PORTBRE
wren_b => ram_block1a12.PORTBRE
wren_b => ram_block1a13.PORTBRE
wren_b => ram_block1a14.PORTBRE
wren_b => ram_block1a15.PORTBRE
wren_b => ram_block1a16.PORTBRE
wren_b => ram_block1a17.PORTBRE
wren_b => ram_block1a18.PORTBRE
wren_b => ram_block1a19.PORTBRE
wren_b => ram_block1a20.PORTBRE
wren_b => ram_block1a21.PORTBRE
wren_b => ram_block1a22.PORTBRE
wren_b => ram_block1a23.PORTBRE
wren_b => ram_block1a24.PORTBRE
wren_b => ram_block1a25.PORTBRE
wren_b => ram_block1a26.PORTBRE
wren_b => ram_block1a27.PORTBRE
wren_b => ram_block1a28.PORTBRE
wren_b => ram_block1a29.PORTBRE
wren_b => ram_block1a30.PORTBRE
wren_b => ram_block1a31.PORTBRE
wren_b => ram_block1a32.PORTBRE
wren_b => ram_block1a33.PORTBRE
wren_b => ram_block1a34.PORTBRE
wren_b => ram_block1a35.PORTBRE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1
jdo[0] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[1] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[2] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[3] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[4] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[5] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[6] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[7] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[8] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[9] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[10] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[11] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[12] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[13] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[14] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[15] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[16] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[17] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[18] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[19] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[20] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[21] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[22] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[23] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[24] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[25] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[26] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[27] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[28] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[29] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[30] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[31] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[32] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[33] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[34] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[35] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[36] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jdo[37] <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.jdo
jrst_n <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk.take_no_action_tracemem_a


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack.IN1
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => monitor_ready.IN1
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => tck.IN2
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN2
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN3
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN4
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= unxcomplemented_resetxx1.DB_MAX_OUTPUT_PORT_TYPE
sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk
clk => clk.IN2
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => vs_udr.IN1
vs_uir => vs_uir.IN1
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
clk => dreg[0].CLK
clk => din_s1.CLK
reset_n => dreg[0].ACLR
reset_n => din_s1.ACLR
din => din_s1.DATAIN
dout <= dout.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|gm_controller|processor1:the_processor1|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|de_boards_0_avalon_external_clocks_slave_arbitrator:the_de_boards_0_avalon_external_clocks_slave
clk => d1_de_boards_0_avalon_external_clocks_slave_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => Equal0.IN22
cpu_0_data_master_address_to_slave[3] => Equal0.IN21
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN5
cpu_0_data_master_address_to_slave[6] => Equal0.IN4
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN19
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN15
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN1
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_byteenable[0] => de_boards_0_avalon_external_clocks_slave_byteenable.DATAB
cpu_0_data_master_byteenable[1] => de_boards_0_avalon_external_clocks_slave_byteenable.DATAB
cpu_0_data_master_byteenable[2] => de_boards_0_avalon_external_clocks_slave_byteenable.DATAB
cpu_0_data_master_byteenable[3] => de_boards_0_avalon_external_clocks_slave_byteenable.DATAB
cpu_0_data_master_latency_counter[0] => Equal1.IN31
cpu_0_data_master_latency_counter[1] => Equal1.IN30
cpu_0_data_master_read => cpu_0_data_master_requests_de_boards_0_avalon_external_clocks_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_de_boards_0_avalon_external_clocks_slave.IN1
cpu_0_data_master_read => cpu_0_data_master_read_data_valid_de_boards_0_avalon_external_clocks_slave.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_de_boards_0_avalon_external_clocks_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_de_boards_0_avalon_external_clocks_slave.IN1
cpu_0_data_master_write => de_boards_0_avalon_external_clocks_slave_write.IN1
cpu_0_data_master_writedata[0] => de_boards_0_avalon_external_clocks_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => de_boards_0_avalon_external_clocks_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => de_boards_0_avalon_external_clocks_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => de_boards_0_avalon_external_clocks_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => de_boards_0_avalon_external_clocks_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => de_boards_0_avalon_external_clocks_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => de_boards_0_avalon_external_clocks_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => de_boards_0_avalon_external_clocks_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => de_boards_0_avalon_external_clocks_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => de_boards_0_avalon_external_clocks_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => de_boards_0_avalon_external_clocks_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => de_boards_0_avalon_external_clocks_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => de_boards_0_avalon_external_clocks_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => de_boards_0_avalon_external_clocks_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => de_boards_0_avalon_external_clocks_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => de_boards_0_avalon_external_clocks_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => de_boards_0_avalon_external_clocks_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => de_boards_0_avalon_external_clocks_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => de_boards_0_avalon_external_clocks_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => de_boards_0_avalon_external_clocks_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => de_boards_0_avalon_external_clocks_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => de_boards_0_avalon_external_clocks_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => de_boards_0_avalon_external_clocks_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => de_boards_0_avalon_external_clocks_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => de_boards_0_avalon_external_clocks_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => de_boards_0_avalon_external_clocks_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => de_boards_0_avalon_external_clocks_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => de_boards_0_avalon_external_clocks_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => de_boards_0_avalon_external_clocks_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => de_boards_0_avalon_external_clocks_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => de_boards_0_avalon_external_clocks_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => de_boards_0_avalon_external_clocks_slave_writedata[31].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[0] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[0].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[1] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[1].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[2] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[2].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[3] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[3].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[4] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[4].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[5] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[5].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[6] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[6].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[7] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[7].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[8] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[8].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[9] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[9].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[10] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[10].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[11] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[11].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[12] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[12].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[13] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[13].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[14] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[14].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[15] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[15].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[16] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[16].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[17] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[17].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[18] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[18].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[19] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[19].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[20] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[20].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[21] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[21].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[22] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[22].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[23] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[23].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[24] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[24].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[25] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[25].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[26] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[26].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[27] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[27].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[28] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[28].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[29] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[29].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[30] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[30].DATAIN
de_boards_0_avalon_external_clocks_slave_readdata[31] => de_boards_0_avalon_external_clocks_slave_readdata_from_sa[31].DATAIN
reset_n => d1_de_boards_0_avalon_external_clocks_slave_end_xfer~reg0.PRESET
reset_n => de_boards_0_avalon_external_clocks_slave_reset.DATAIN
cpu_0_data_master_granted_de_boards_0_avalon_external_clocks_slave <= cpu_0_data_master_qualified_request_de_boards_0_avalon_external_clocks_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_de_boards_0_avalon_external_clocks_slave <= cpu_0_data_master_qualified_request_de_boards_0_avalon_external_clocks_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_de_boards_0_avalon_external_clocks_slave <= cpu_0_data_master_read_data_valid_de_boards_0_avalon_external_clocks_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_de_boards_0_avalon_external_clocks_slave <= cpu_0_data_master_requests_de_boards_0_avalon_external_clocks_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_de_boards_0_avalon_external_clocks_slave_end_xfer <= d1_de_boards_0_avalon_external_clocks_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_byteenable[0] <= de_boards_0_avalon_external_clocks_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_byteenable[1] <= de_boards_0_avalon_external_clocks_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_byteenable[2] <= de_boards_0_avalon_external_clocks_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_byteenable[3] <= de_boards_0_avalon_external_clocks_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_chipselect <= cpu_0_data_master_qualified_request_de_boards_0_avalon_external_clocks_slave.DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_read <= cpu_0_data_master_read_data_valid_de_boards_0_avalon_external_clocks_slave.DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[0] <= de_boards_0_avalon_external_clocks_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[1] <= de_boards_0_avalon_external_clocks_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[2] <= de_boards_0_avalon_external_clocks_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[3] <= de_boards_0_avalon_external_clocks_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[4] <= de_boards_0_avalon_external_clocks_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[5] <= de_boards_0_avalon_external_clocks_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[6] <= de_boards_0_avalon_external_clocks_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[7] <= de_boards_0_avalon_external_clocks_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[8] <= de_boards_0_avalon_external_clocks_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[9] <= de_boards_0_avalon_external_clocks_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[10] <= de_boards_0_avalon_external_clocks_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[11] <= de_boards_0_avalon_external_clocks_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[12] <= de_boards_0_avalon_external_clocks_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[13] <= de_boards_0_avalon_external_clocks_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[14] <= de_boards_0_avalon_external_clocks_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[15] <= de_boards_0_avalon_external_clocks_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[16] <= de_boards_0_avalon_external_clocks_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[17] <= de_boards_0_avalon_external_clocks_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[18] <= de_boards_0_avalon_external_clocks_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[19] <= de_boards_0_avalon_external_clocks_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[20] <= de_boards_0_avalon_external_clocks_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[21] <= de_boards_0_avalon_external_clocks_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[22] <= de_boards_0_avalon_external_clocks_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[23] <= de_boards_0_avalon_external_clocks_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[24] <= de_boards_0_avalon_external_clocks_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[25] <= de_boards_0_avalon_external_clocks_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[26] <= de_boards_0_avalon_external_clocks_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[27] <= de_boards_0_avalon_external_clocks_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[28] <= de_boards_0_avalon_external_clocks_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[29] <= de_boards_0_avalon_external_clocks_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[30] <= de_boards_0_avalon_external_clocks_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_readdata_from_sa[31] <= de_boards_0_avalon_external_clocks_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_write <= de_boards_0_avalon_external_clocks_slave_write.DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
de_boards_0_avalon_external_clocks_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|de_boards_0:the_de_boards_0
ext_clk_50 => ext_clk_50.IN1
ext_clk_27 => ext_clk_27.IN1
reset => aud_clk_select[0].ENA
reset => aud_clk_select[1].ENA
clk => ~NO_FANOUT~
byteenable[0] => ~NO_FANOUT~
byteenable[1] => ~NO_FANOUT~
byteenable[2] => ~NO_FANOUT~
byteenable[3] => ~NO_FANOUT~
chipselect => ~NO_FANOUT~
read => ~NO_FANOUT~
write => ~NO_FANOUT~
writedata[0] => ~NO_FANOUT~
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
system_clk <= altpll:DE_Clock_Generator_System.clk
video_in_clk <= altpll:DE_Clock_Generator_Audio.clk
DRAM_CLK <= altpll:DE_Clock_Generator_System.clk
VGA_CLK <= altpll:DE_Clock_Generator_System.clk
AUD_XCK <= altpll:DE_Clock_Generator_Audio.clk
readdata[0] <= altpll:DE_Clock_Generator_System.locked
readdata[1] <= altpll:DE_Clock_Generator_System.locked
readdata[2] <= altpll:DE_Clock_Generator_Audio.locked
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= aud_clk_select[0].DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= aud_clk_select[1].DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>


|gm_controller|processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_System
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|gm_controller|processor1:the_processor1|de_boards_0:the_de_boards_0|altpll:DE_Clock_Generator_Audio
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|gm_controller|processor1:the_processor1|input_packet_s1_arbitrator:the_input_packet_s1
clk => d1_input_packet_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => input_packet_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => input_packet_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN4
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN14
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN1
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter[0] => Equal1.IN31
cpu_0_data_master_latency_counter[1] => Equal1.IN30
cpu_0_data_master_read => cpu_0_data_master_requests_input_packet_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_input_packet_s1.IN1
cpu_0_data_master_read => cpu_0_data_master_qualified_request_input_packet_s1.IN1
cpu_0_data_master_read => input_packet_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_input_packet_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_input_packet_s1.IN1
input_packet_s1_readdata[0] => input_packet_s1_readdata_from_sa[0].DATAIN
input_packet_s1_readdata[1] => input_packet_s1_readdata_from_sa[1].DATAIN
input_packet_s1_readdata[2] => input_packet_s1_readdata_from_sa[2].DATAIN
input_packet_s1_readdata[3] => input_packet_s1_readdata_from_sa[3].DATAIN
input_packet_s1_readdata[4] => input_packet_s1_readdata_from_sa[4].DATAIN
input_packet_s1_readdata[5] => input_packet_s1_readdata_from_sa[5].DATAIN
input_packet_s1_readdata[6] => input_packet_s1_readdata_from_sa[6].DATAIN
input_packet_s1_readdata[7] => input_packet_s1_readdata_from_sa[7].DATAIN
input_packet_s1_readdata[8] => input_packet_s1_readdata_from_sa[8].DATAIN
input_packet_s1_readdata[9] => input_packet_s1_readdata_from_sa[9].DATAIN
input_packet_s1_readdata[10] => input_packet_s1_readdata_from_sa[10].DATAIN
input_packet_s1_readdata[11] => input_packet_s1_readdata_from_sa[11].DATAIN
input_packet_s1_readdata[12] => input_packet_s1_readdata_from_sa[12].DATAIN
input_packet_s1_readdata[13] => input_packet_s1_readdata_from_sa[13].DATAIN
input_packet_s1_readdata[14] => input_packet_s1_readdata_from_sa[14].DATAIN
input_packet_s1_readdata[15] => input_packet_s1_readdata_from_sa[15].DATAIN
input_packet_s1_readdata[16] => input_packet_s1_readdata_from_sa[16].DATAIN
input_packet_s1_readdata[17] => input_packet_s1_readdata_from_sa[17].DATAIN
input_packet_s1_readdata[18] => input_packet_s1_readdata_from_sa[18].DATAIN
input_packet_s1_readdata[19] => input_packet_s1_readdata_from_sa[19].DATAIN
input_packet_s1_readdata[20] => input_packet_s1_readdata_from_sa[20].DATAIN
input_packet_s1_readdata[21] => input_packet_s1_readdata_from_sa[21].DATAIN
input_packet_s1_readdata[22] => input_packet_s1_readdata_from_sa[22].DATAIN
input_packet_s1_readdata[23] => input_packet_s1_readdata_from_sa[23].DATAIN
input_packet_s1_readdata[24] => input_packet_s1_readdata_from_sa[24].DATAIN
input_packet_s1_readdata[25] => input_packet_s1_readdata_from_sa[25].DATAIN
input_packet_s1_readdata[26] => input_packet_s1_readdata_from_sa[26].DATAIN
input_packet_s1_readdata[27] => input_packet_s1_readdata_from_sa[27].DATAIN
input_packet_s1_readdata[28] => input_packet_s1_readdata_from_sa[28].DATAIN
input_packet_s1_readdata[29] => input_packet_s1_readdata_from_sa[29].DATAIN
input_packet_s1_readdata[30] => input_packet_s1_readdata_from_sa[30].DATAIN
input_packet_s1_readdata[31] => input_packet_s1_readdata_from_sa[31].DATAIN
reset_n => input_packet_s1_reset_n.DATAIN
reset_n => d1_input_packet_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_input_packet_s1 <= cpu_0_data_master_qualified_request_input_packet_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_input_packet_s1 <= cpu_0_data_master_qualified_request_input_packet_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_input_packet_s1 <= cpu_0_data_master_read_data_valid_input_packet_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_input_packet_s1 <= cpu_0_data_master_requests_input_packet_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_input_packet_s1_end_xfer <= d1_input_packet_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[0] <= input_packet_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[1] <= input_packet_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[2] <= input_packet_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[3] <= input_packet_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[4] <= input_packet_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[5] <= input_packet_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[6] <= input_packet_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[7] <= input_packet_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[8] <= input_packet_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[9] <= input_packet_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[10] <= input_packet_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[11] <= input_packet_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[12] <= input_packet_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[13] <= input_packet_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[14] <= input_packet_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[15] <= input_packet_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[16] <= input_packet_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[17] <= input_packet_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[18] <= input_packet_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[19] <= input_packet_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[20] <= input_packet_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[21] <= input_packet_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[22] <= input_packet_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[23] <= input_packet_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[24] <= input_packet_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[25] <= input_packet_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[26] <= input_packet_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[27] <= input_packet_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[28] <= input_packet_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[29] <= input_packet_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[30] <= input_packet_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_readdata_from_sa[31] <= input_packet_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
input_packet_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|input_packet:the_input_packet
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
in_port[16] => read_mux_out[16].IN1
in_port[17] => read_mux_out[17].IN1
in_port[18] => read_mux_out[18].IN1
in_port[19] => read_mux_out[19].IN1
in_port[20] => read_mux_out[20].IN1
in_port[21] => read_mux_out[21].IN1
in_port[22] => read_mux_out[22].IN1
in_port[23] => read_mux_out[23].IN1
in_port[24] => read_mux_out[24].IN1
in_port[25] => read_mux_out[25].IN1
in_port[26] => read_mux_out[26].IN1
in_port[27] => read_mux_out[27].IN1
in_port[28] => read_mux_out[28].IN1
in_port[29] => read_mux_out[29].IN1
in_port[30] => read_mux_out[30].IN1
in_port[31] => read_mux_out[31].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave
clk => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => jtag_uart_0_avalon_jtag_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN21
cpu_0_data_master_address_to_slave[4] => Equal0.IN5
cpu_0_data_master_address_to_slave[5] => Equal0.IN20
cpu_0_data_master_address_to_slave[6] => Equal0.IN4
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN19
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN15
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN1
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter[0] => Equal1.IN31
cpu_0_data_master_latency_counter[1] => Equal1.IN30
cpu_0_data_master_read => cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_read => jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.IN1
cpu_0_data_master_write => jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => jtag_uart_0_avalon_jtag_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => jtag_uart_0_avalon_jtag_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => jtag_uart_0_avalon_jtag_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => jtag_uart_0_avalon_jtag_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => jtag_uart_0_avalon_jtag_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => jtag_uart_0_avalon_jtag_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => jtag_uart_0_avalon_jtag_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => jtag_uart_0_avalon_jtag_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => jtag_uart_0_avalon_jtag_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => jtag_uart_0_avalon_jtag_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => jtag_uart_0_avalon_jtag_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => jtag_uart_0_avalon_jtag_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => jtag_uart_0_avalon_jtag_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => jtag_uart_0_avalon_jtag_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => jtag_uart_0_avalon_jtag_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => jtag_uart_0_avalon_jtag_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => jtag_uart_0_avalon_jtag_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => jtag_uart_0_avalon_jtag_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => jtag_uart_0_avalon_jtag_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => jtag_uart_0_avalon_jtag_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => jtag_uart_0_avalon_jtag_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => jtag_uart_0_avalon_jtag_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => jtag_uart_0_avalon_jtag_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => jtag_uart_0_avalon_jtag_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => jtag_uart_0_avalon_jtag_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => jtag_uart_0_avalon_jtag_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => jtag_uart_0_avalon_jtag_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => jtag_uart_0_avalon_jtag_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => jtag_uart_0_avalon_jtag_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => jtag_uart_0_avalon_jtag_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => jtag_uart_0_avalon_jtag_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => jtag_uart_0_avalon_jtag_slave_writedata[31].DATAIN
jtag_uart_0_avalon_jtag_slave_dataavailable => jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_irq => jtag_uart_0_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[0] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[1] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[2] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[3] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[4] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[5] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[6] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[7] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[8] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[9] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[10] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[11] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[12] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[13] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[14] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[15] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[16] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[17] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[18] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[19] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[20] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[21] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[22] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[23] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[24] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[25] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[26] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[27] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[28] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[29] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[30] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_0_avalon_jtag_slave_readdata[31] => jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_0_avalon_jtag_slave_readyfordata => jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_0_avalon_jtag_slave_waitrequest => jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_0_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.PRESET
cpu_0_data_master_granted_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave <= cpu_0_data_master_requests_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_jtag_uart_0_avalon_jtag_slave_end_xfer <= d1_jtag_uart_0_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_address <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_chipselect <= cpu_0_data_master_qualified_request_jtag_uart_0_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_0_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_irq_from_sa <= jtag_uart_0_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_read_n <= jtag_uart_0_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_0_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_0_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_0_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_0_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_0_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_0_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_0_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_0_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_0_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_0_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_0_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_0_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_0_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_0_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_0_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_0_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_0_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_0_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_0_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_0_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_0_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_0_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_0_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_0_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_0_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_0_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_0_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_0_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_0_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_0_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_0_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_0_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_0_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_0_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_write_n <= jtag_uart_0_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_0_avalon_jtag_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[21] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[22] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw
wfifo_used[3] <= scfifo:wfifo.usedw
wfifo_used[4] <= scfifo:wfifo.usedw
wfifo_used[5] <= scfifo:wfifo.usedw


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_rj7:count_usedw.updown


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw
rfifo_used[3] <= scfifo:rfifo.usedw
rfifo_used[4] <= scfifo:rfifo.usedw
rfifo_used[5] <= scfifo:rfifo.usedw


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
data[0] => scfifo_1n21:auto_generated.data[0]
data[1] => scfifo_1n21:auto_generated.data[1]
data[2] => scfifo_1n21:auto_generated.data[2]
data[3] => scfifo_1n21:auto_generated.data[3]
data[4] => scfifo_1n21:auto_generated.data[4]
data[5] => scfifo_1n21:auto_generated.data[5]
data[6] => scfifo_1n21:auto_generated.data[6]
data[7] => scfifo_1n21:auto_generated.data[7]
q[0] <= scfifo_1n21:auto_generated.q[0]
q[1] <= scfifo_1n21:auto_generated.q[1]
q[2] <= scfifo_1n21:auto_generated.q[2]
q[3] <= scfifo_1n21:auto_generated.q[3]
q[4] <= scfifo_1n21:auto_generated.q[4]
q[5] <= scfifo_1n21:auto_generated.q[5]
q[6] <= scfifo_1n21:auto_generated.q[6]
q[7] <= scfifo_1n21:auto_generated.q[7]
wrreq => scfifo_1n21:auto_generated.wrreq
rdreq => scfifo_1n21:auto_generated.rdreq
clock => scfifo_1n21:auto_generated.clock
aclr => scfifo_1n21:auto_generated.aclr
sclr => ~NO_FANOUT~
empty <= scfifo_1n21:auto_generated.empty
full <= scfifo_1n21:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_1n21:auto_generated.usedw[0]
usedw[1] <= scfifo_1n21:auto_generated.usedw[1]
usedw[2] <= scfifo_1n21:auto_generated.usedw[2]
usedw[3] <= scfifo_1n21:auto_generated.usedw[3]
usedw[4] <= scfifo_1n21:auto_generated.usedw[4]
usedw[5] <= scfifo_1n21:auto_generated.usedw[5]


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated
aclr => a_dpfifo_8t21:dpfifo.aclr
clock => a_dpfifo_8t21:dpfifo.clock
data[0] => a_dpfifo_8t21:dpfifo.data[0]
data[1] => a_dpfifo_8t21:dpfifo.data[1]
data[2] => a_dpfifo_8t21:dpfifo.data[2]
data[3] => a_dpfifo_8t21:dpfifo.data[3]
data[4] => a_dpfifo_8t21:dpfifo.data[4]
data[5] => a_dpfifo_8t21:dpfifo.data[5]
data[6] => a_dpfifo_8t21:dpfifo.data[6]
data[7] => a_dpfifo_8t21:dpfifo.data[7]
empty <= a_dpfifo_8t21:dpfifo.empty
full <= a_dpfifo_8t21:dpfifo.full
q[0] <= a_dpfifo_8t21:dpfifo.q[0]
q[1] <= a_dpfifo_8t21:dpfifo.q[1]
q[2] <= a_dpfifo_8t21:dpfifo.q[2]
q[3] <= a_dpfifo_8t21:dpfifo.q[3]
q[4] <= a_dpfifo_8t21:dpfifo.q[4]
q[5] <= a_dpfifo_8t21:dpfifo.q[5]
q[6] <= a_dpfifo_8t21:dpfifo.q[6]
q[7] <= a_dpfifo_8t21:dpfifo.q[7]
rdreq => a_dpfifo_8t21:dpfifo.rreq
usedw[0] <= a_dpfifo_8t21:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_8t21:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_8t21:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_8t21:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_8t21:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_8t21:dpfifo.usedw[5]
wrreq => a_dpfifo_8t21:dpfifo.wreq


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo
aclr => a_fefifo_7cf:fifo_state.aclr
aclr => cntr_fjb:rd_ptr_count.aclr
aclr => cntr_fjb:wr_ptr.aclr
clock => a_fefifo_7cf:fifo_state.clock
clock => dpram_5h21:FIFOram.inclock
clock => dpram_5h21:FIFOram.outclock
clock => cntr_fjb:rd_ptr_count.clock
clock => cntr_fjb:wr_ptr.clock
data[0] => dpram_5h21:FIFOram.data[0]
data[1] => dpram_5h21:FIFOram.data[1]
data[2] => dpram_5h21:FIFOram.data[2]
data[3] => dpram_5h21:FIFOram.data[3]
data[4] => dpram_5h21:FIFOram.data[4]
data[5] => dpram_5h21:FIFOram.data[5]
data[6] => dpram_5h21:FIFOram.data[6]
data[7] => dpram_5h21:FIFOram.data[7]
empty <= a_fefifo_7cf:fifo_state.empty
full <= a_fefifo_7cf:fifo_state.full
q[0] <= dpram_5h21:FIFOram.q[0]
q[1] <= dpram_5h21:FIFOram.q[1]
q[2] <= dpram_5h21:FIFOram.q[2]
q[3] <= dpram_5h21:FIFOram.q[3]
q[4] <= dpram_5h21:FIFOram.q[4]
q[5] <= dpram_5h21:FIFOram.q[5]
q[6] <= dpram_5h21:FIFOram.q[6]
q[7] <= dpram_5h21:FIFOram.q[7]
rreq => a_fefifo_7cf:fifo_state.rreq
rreq => _.IN0
rreq => cntr_fjb:rd_ptr_count.cnt_en
sclr => a_fefifo_7cf:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_fjb:rd_ptr_count.sclr
sclr => cntr_fjb:wr_ptr.sclr
usedw[0] <= a_fefifo_7cf:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_7cf:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_7cf:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_7cf:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_7cf:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_7cf:fifo_state.usedw_out[5]
wreq => a_fefifo_7cf:fifo_state.wreq
wreq => dpram_5h21:FIFOram.wren
wreq => cntr_fjb:wr_ptr.cnt_en


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_rj7:count_usedw.aclr
clock => cntr_rj7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_rj7:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => cntr_rj7:count_usedw.updown


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram
data[0] => altsyncram_9tl1:altsyncram2.data_a[0]
data[1] => altsyncram_9tl1:altsyncram2.data_a[1]
data[2] => altsyncram_9tl1:altsyncram2.data_a[2]
data[3] => altsyncram_9tl1:altsyncram2.data_a[3]
data[4] => altsyncram_9tl1:altsyncram2.data_a[4]
data[5] => altsyncram_9tl1:altsyncram2.data_a[5]
data[6] => altsyncram_9tl1:altsyncram2.data_a[6]
data[7] => altsyncram_9tl1:altsyncram2.data_a[7]
inclock => altsyncram_9tl1:altsyncram2.clock0
outclock => altsyncram_9tl1:altsyncram2.clock1
outclocken => altsyncram_9tl1:altsyncram2.clocken1
q[0] <= altsyncram_9tl1:altsyncram2.q_b[0]
q[1] <= altsyncram_9tl1:altsyncram2.q_b[1]
q[2] <= altsyncram_9tl1:altsyncram2.q_b[2]
q[3] <= altsyncram_9tl1:altsyncram2.q_b[3]
q[4] <= altsyncram_9tl1:altsyncram2.q_b[4]
q[5] <= altsyncram_9tl1:altsyncram2.q_b[5]
q[6] <= altsyncram_9tl1:altsyncram2.q_b[6]
q[7] <= altsyncram_9tl1:altsyncram2.q_b[7]
rdaddress[0] => altsyncram_9tl1:altsyncram2.address_b[0]
rdaddress[1] => altsyncram_9tl1:altsyncram2.address_b[1]
rdaddress[2] => altsyncram_9tl1:altsyncram2.address_b[2]
rdaddress[3] => altsyncram_9tl1:altsyncram2.address_b[3]
rdaddress[4] => altsyncram_9tl1:altsyncram2.address_b[4]
rdaddress[5] => altsyncram_9tl1:altsyncram2.address_b[5]
wraddress[0] => altsyncram_9tl1:altsyncram2.address_a[0]
wraddress[1] => altsyncram_9tl1:altsyncram2.address_a[1]
wraddress[2] => altsyncram_9tl1:altsyncram2.address_a[2]
wraddress[3] => altsyncram_9tl1:altsyncram2.address_a[3]
wraddress[4] => altsyncram_9tl1:altsyncram2.address_a[4]
wraddress[5] => altsyncram_9tl1:altsyncram2.address_a[5]
wren => altsyncram_9tl1:altsyncram2.wren_a


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clocken1 => ram_block3a0.ENA1
clocken1 => ram_block3a1.ENA1
clocken1 => ram_block3a2.ENA1
clocken1 => ram_block3a3.ENA1
clocken1 => ram_block3a4.ENA1
clocken1 => ram_block3a5.ENA1
clocken1 => ram_block3a6.ENA1
clocken1 => ram_block3a7.ENA1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a0.ENA0
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a1.ENA0
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a2.ENA0
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a3.ENA0
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a4.ENA0
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a5.ENA0
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a6.ENA0
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a7.ENA0


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr
aclr => counter_reg_bit4a[5].ACLR
aclr => counter_reg_bit4a[4].ACLR
aclr => counter_reg_bit4a[3].ACLR
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|gm_controller|processor1:the_processor1|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => read_write.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => jupdate.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => read_write.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => read_write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => read_write2.CLK
clk => read_write1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => read_write2.ACLR
rst_n => read_write1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => td_shift.DATAB
t_dav => always2.IN1
t_dav => always0.IN1
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|lcd_0_control_slave_arbitrator:the_lcd_0_control_slave
clk => lcd_0_control_slave_wait_counter[0].CLK
clk => lcd_0_control_slave_wait_counter[1].CLK
clk => lcd_0_control_slave_wait_counter[2].CLK
clk => lcd_0_control_slave_wait_counter[3].CLK
clk => lcd_0_control_slave_wait_counter[4].CLK
clk => lcd_0_control_slave_wait_counter[5].CLK
clk => d1_lcd_0_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => lcd_0_control_slave_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => lcd_0_control_slave_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN4
cpu_0_data_master_address_to_slave[5] => Equal0.IN20
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN14
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN1
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_byteenable[0] => lcd_0_control_slave_pretend_byte_enable.DATAB
cpu_0_data_master_byteenable[1] => ~NO_FANOUT~
cpu_0_data_master_byteenable[2] => ~NO_FANOUT~
cpu_0_data_master_byteenable[3] => ~NO_FANOUT~
cpu_0_data_master_latency_counter[0] => Equal1.IN31
cpu_0_data_master_latency_counter[1] => Equal1.IN30
cpu_0_data_master_read => cpu_0_data_master_requests_lcd_0_control_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_lcd_0_control_slave.IN1
cpu_0_data_master_read => lcd_0_control_slave_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_lcd_0_control_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_lcd_0_control_slave.IN1
cpu_0_data_master_write => lcd_0_control_slave_in_a_write_cycle.IN1
cpu_0_data_master_writedata[0] => lcd_0_control_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => lcd_0_control_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => lcd_0_control_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => lcd_0_control_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => lcd_0_control_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => lcd_0_control_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => lcd_0_control_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => lcd_0_control_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
lcd_0_control_slave_readdata[0] => lcd_0_control_slave_readdata_from_sa[0].DATAIN
lcd_0_control_slave_readdata[1] => lcd_0_control_slave_readdata_from_sa[1].DATAIN
lcd_0_control_slave_readdata[2] => lcd_0_control_slave_readdata_from_sa[2].DATAIN
lcd_0_control_slave_readdata[3] => lcd_0_control_slave_readdata_from_sa[3].DATAIN
lcd_0_control_slave_readdata[4] => lcd_0_control_slave_readdata_from_sa[4].DATAIN
lcd_0_control_slave_readdata[5] => lcd_0_control_slave_readdata_from_sa[5].DATAIN
lcd_0_control_slave_readdata[6] => lcd_0_control_slave_readdata_from_sa[6].DATAIN
lcd_0_control_slave_readdata[7] => lcd_0_control_slave_readdata_from_sa[7].DATAIN
reset_n => lcd_0_control_slave_wait_counter[0].ACLR
reset_n => lcd_0_control_slave_wait_counter[1].ACLR
reset_n => lcd_0_control_slave_wait_counter[2].ACLR
reset_n => lcd_0_control_slave_wait_counter[3].ACLR
reset_n => lcd_0_control_slave_wait_counter[4].ACLR
reset_n => lcd_0_control_slave_wait_counter[5].ACLR
reset_n => d1_lcd_0_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_lcd_0_control_slave <= cpu_0_data_master_qualified_request_lcd_0_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_lcd_0_control_slave <= cpu_0_data_master_qualified_request_lcd_0_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_lcd_0_control_slave <= cpu_0_data_master_read_data_valid_lcd_0_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_lcd_0_control_slave <= cpu_0_data_master_requests_lcd_0_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_lcd_0_control_slave_end_xfer <= d1_lcd_0_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_begintransfer <= lcd_0_control_slave_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_read <= lcd_0_control_slave_read.DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_readdata_from_sa[0] <= lcd_0_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_readdata_from_sa[1] <= lcd_0_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_readdata_from_sa[2] <= lcd_0_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_readdata_from_sa[3] <= lcd_0_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_readdata_from_sa[4] <= lcd_0_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_readdata_from_sa[5] <= lcd_0_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_readdata_from_sa[6] <= lcd_0_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_readdata_from_sa[7] <= lcd_0_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_wait_counter_eq_0 <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_write <= lcd_0_control_slave_write.DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_0_control_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|lcd_0:the_lcd_0
address[0] => LCD_RW.DATAIN
address[0] => LCD_data[7].OE
address[0] => LCD_data[6].OE
address[0] => LCD_data[5].OE
address[0] => LCD_data[4].OE
address[0] => LCD_data[3].OE
address[0] => LCD_data[2].OE
address[0] => LCD_data[1].OE
address[0] => LCD_data[0].OE
address[1] => LCD_RS.DATAIN
begintransfer => ~NO_FANOUT~
read => LCD_E.IN0
write => LCD_E.IN1
writedata[0] => LCD_data[0].DATAIN
writedata[1] => LCD_data[1].DATAIN
writedata[2] => LCD_data[2].DATAIN
writedata[3] => LCD_data[3].DATAIN
writedata[4] => LCD_data[4].DATAIN
writedata[5] => LCD_data[5].DATAIN
writedata[6] => LCD_data[6].DATAIN
writedata[7] => LCD_data[7].DATAIN
LCD_E <= LCD_E.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= address[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= address[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_data[0] <> LCD_data[0]
LCD_data[1] <> LCD_data[1]
LCD_data[2] <> LCD_data[2]
LCD_data[3] <> LCD_data[3]
LCD_data[4] <> LCD_data[4]
LCD_data[5] <> LCD_data[5]
LCD_data[6] <> LCD_data[6]
LCD_data[7] <> LCD_data[7]
readdata[0] <= readdata[0].DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1].DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2].DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3].DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4].DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5].DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6].DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|leds_s1_arbitrator:the_leds_s1
clk => d1_leds_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => leds_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => leds_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN4
cpu_0_data_master_address_to_slave[6] => Equal0.IN3
cpu_0_data_master_address_to_slave[7] => Equal0.IN19
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN14
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN1
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter[0] => Equal1.IN31
cpu_0_data_master_latency_counter[1] => Equal1.IN30
cpu_0_data_master_read => cpu_0_data_master_requests_leds_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_leds_s1.IN1
cpu_0_data_master_read => leds_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_leds_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_leds_s1.IN1
cpu_0_data_master_write => leds_s1_write_n.IN1
cpu_0_data_master_writedata[0] => leds_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => leds_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => leds_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => leds_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => leds_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => leds_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => leds_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => leds_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => leds_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => leds_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => leds_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => leds_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => leds_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => leds_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => leds_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => leds_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => leds_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => leds_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => leds_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => leds_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => leds_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => leds_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => leds_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => leds_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => leds_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => leds_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => leds_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
leds_s1_readdata[0] => leds_s1_readdata_from_sa[0].DATAIN
leds_s1_readdata[1] => leds_s1_readdata_from_sa[1].DATAIN
leds_s1_readdata[2] => leds_s1_readdata_from_sa[2].DATAIN
leds_s1_readdata[3] => leds_s1_readdata_from_sa[3].DATAIN
leds_s1_readdata[4] => leds_s1_readdata_from_sa[4].DATAIN
leds_s1_readdata[5] => leds_s1_readdata_from_sa[5].DATAIN
leds_s1_readdata[6] => leds_s1_readdata_from_sa[6].DATAIN
leds_s1_readdata[7] => leds_s1_readdata_from_sa[7].DATAIN
leds_s1_readdata[8] => leds_s1_readdata_from_sa[8].DATAIN
leds_s1_readdata[9] => leds_s1_readdata_from_sa[9].DATAIN
leds_s1_readdata[10] => leds_s1_readdata_from_sa[10].DATAIN
leds_s1_readdata[11] => leds_s1_readdata_from_sa[11].DATAIN
leds_s1_readdata[12] => leds_s1_readdata_from_sa[12].DATAIN
leds_s1_readdata[13] => leds_s1_readdata_from_sa[13].DATAIN
leds_s1_readdata[14] => leds_s1_readdata_from_sa[14].DATAIN
leds_s1_readdata[15] => leds_s1_readdata_from_sa[15].DATAIN
leds_s1_readdata[16] => leds_s1_readdata_from_sa[16].DATAIN
leds_s1_readdata[17] => leds_s1_readdata_from_sa[17].DATAIN
leds_s1_readdata[18] => leds_s1_readdata_from_sa[18].DATAIN
leds_s1_readdata[19] => leds_s1_readdata_from_sa[19].DATAIN
leds_s1_readdata[20] => leds_s1_readdata_from_sa[20].DATAIN
leds_s1_readdata[21] => leds_s1_readdata_from_sa[21].DATAIN
leds_s1_readdata[22] => leds_s1_readdata_from_sa[22].DATAIN
leds_s1_readdata[23] => leds_s1_readdata_from_sa[23].DATAIN
leds_s1_readdata[24] => leds_s1_readdata_from_sa[24].DATAIN
leds_s1_readdata[25] => leds_s1_readdata_from_sa[25].DATAIN
leds_s1_readdata[26] => leds_s1_readdata_from_sa[26].DATAIN
reset_n => leds_s1_reset_n.DATAIN
reset_n => d1_leds_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_leds_s1 <= cpu_0_data_master_qualified_request_leds_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_leds_s1 <= cpu_0_data_master_qualified_request_leds_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_leds_s1 <= cpu_0_data_master_read_data_valid_leds_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_leds_s1 <= cpu_0_data_master_requests_leds_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_leds_s1_end_xfer <= d1_leds_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_chipselect <= cpu_0_data_master_qualified_request_leds_s1.DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[0] <= leds_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[1] <= leds_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[2] <= leds_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[3] <= leds_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[4] <= leds_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[5] <= leds_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[6] <= leds_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[7] <= leds_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[8] <= leds_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[9] <= leds_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[10] <= leds_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[11] <= leds_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[12] <= leds_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[13] <= leds_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[14] <= leds_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[15] <= leds_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[16] <= leds_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[17] <= leds_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[18] <= leds_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[19] <= leds_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[20] <= leds_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[21] <= leds_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[22] <= leds_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[23] <= leds_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[24] <= leds_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[25] <= leds_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_readdata_from_sa[26] <= leds_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
leds_s1_write_n <= leds_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
leds_s1_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|leds:the_leds
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
clk => data_out[26].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
reset_n => data_out[26].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => data_out[14].DATAIN
writedata[15] => data_out[15].DATAIN
writedata[16] => data_out[16].DATAIN
writedata[17] => data_out[17].DATAIN
writedata[18] => data_out[18].DATAIN
writedata[19] => data_out[19].DATAIN
writedata[20] => data_out[20].DATAIN
writedata[21] => data_out[21].DATAIN
writedata[22] => data_out[22].DATAIN
writedata[23] => data_out[23].DATAIN
writedata[24] => data_out[24].DATAIN
writedata[25] => data_out[25].DATAIN
writedata[26] => data_out[26].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
out_port[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
out_port[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
out_port[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
out_port[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
out_port[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
out_port[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
out_port[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
out_port[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
out_port[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
out_port[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
out_port[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
out_port[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
out_port[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
out_port[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
out_port[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
out_port[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
out_port[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
out_port[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|output_packet_s1_arbitrator:the_output_packet_s1
clk => d1_output_packet_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => output_packet_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => output_packet_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => output_packet_s1_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN3
cpu_0_data_master_address_to_slave[6] => Equal0.IN19
cpu_0_data_master_address_to_slave[7] => Equal0.IN18
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN13
cpu_0_data_master_address_to_slave[14] => Equal0.IN12
cpu_0_data_master_address_to_slave[15] => Equal0.IN11
cpu_0_data_master_address_to_slave[16] => Equal0.IN10
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN7
cpu_0_data_master_address_to_slave[20] => Equal0.IN1
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter[0] => Equal1.IN31
cpu_0_data_master_latency_counter[1] => Equal1.IN30
cpu_0_data_master_read => cpu_0_data_master_requests_output_packet_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_output_packet_s1.IN1
cpu_0_data_master_read => output_packet_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_output_packet_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_output_packet_s1.IN1
cpu_0_data_master_write => output_packet_s1_write_n.IN1
cpu_0_data_master_writedata[0] => output_packet_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => output_packet_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => output_packet_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => output_packet_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => output_packet_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => output_packet_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => output_packet_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => output_packet_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => output_packet_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => output_packet_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => output_packet_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => output_packet_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => output_packet_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => output_packet_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => output_packet_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => output_packet_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => output_packet_s1_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => output_packet_s1_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => output_packet_s1_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => output_packet_s1_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => output_packet_s1_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => output_packet_s1_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => output_packet_s1_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => output_packet_s1_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => output_packet_s1_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => output_packet_s1_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => output_packet_s1_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => output_packet_s1_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => output_packet_s1_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => output_packet_s1_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => output_packet_s1_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => output_packet_s1_writedata[31].DATAIN
output_packet_s1_readdata[0] => output_packet_s1_readdata_from_sa[0].DATAIN
output_packet_s1_readdata[1] => output_packet_s1_readdata_from_sa[1].DATAIN
output_packet_s1_readdata[2] => output_packet_s1_readdata_from_sa[2].DATAIN
output_packet_s1_readdata[3] => output_packet_s1_readdata_from_sa[3].DATAIN
output_packet_s1_readdata[4] => output_packet_s1_readdata_from_sa[4].DATAIN
output_packet_s1_readdata[5] => output_packet_s1_readdata_from_sa[5].DATAIN
output_packet_s1_readdata[6] => output_packet_s1_readdata_from_sa[6].DATAIN
output_packet_s1_readdata[7] => output_packet_s1_readdata_from_sa[7].DATAIN
output_packet_s1_readdata[8] => output_packet_s1_readdata_from_sa[8].DATAIN
output_packet_s1_readdata[9] => output_packet_s1_readdata_from_sa[9].DATAIN
output_packet_s1_readdata[10] => output_packet_s1_readdata_from_sa[10].DATAIN
output_packet_s1_readdata[11] => output_packet_s1_readdata_from_sa[11].DATAIN
output_packet_s1_readdata[12] => output_packet_s1_readdata_from_sa[12].DATAIN
output_packet_s1_readdata[13] => output_packet_s1_readdata_from_sa[13].DATAIN
output_packet_s1_readdata[14] => output_packet_s1_readdata_from_sa[14].DATAIN
output_packet_s1_readdata[15] => output_packet_s1_readdata_from_sa[15].DATAIN
output_packet_s1_readdata[16] => output_packet_s1_readdata_from_sa[16].DATAIN
output_packet_s1_readdata[17] => output_packet_s1_readdata_from_sa[17].DATAIN
output_packet_s1_readdata[18] => output_packet_s1_readdata_from_sa[18].DATAIN
output_packet_s1_readdata[19] => output_packet_s1_readdata_from_sa[19].DATAIN
output_packet_s1_readdata[20] => output_packet_s1_readdata_from_sa[20].DATAIN
output_packet_s1_readdata[21] => output_packet_s1_readdata_from_sa[21].DATAIN
output_packet_s1_readdata[22] => output_packet_s1_readdata_from_sa[22].DATAIN
output_packet_s1_readdata[23] => output_packet_s1_readdata_from_sa[23].DATAIN
output_packet_s1_readdata[24] => output_packet_s1_readdata_from_sa[24].DATAIN
output_packet_s1_readdata[25] => output_packet_s1_readdata_from_sa[25].DATAIN
output_packet_s1_readdata[26] => output_packet_s1_readdata_from_sa[26].DATAIN
output_packet_s1_readdata[27] => output_packet_s1_readdata_from_sa[27].DATAIN
output_packet_s1_readdata[28] => output_packet_s1_readdata_from_sa[28].DATAIN
output_packet_s1_readdata[29] => output_packet_s1_readdata_from_sa[29].DATAIN
output_packet_s1_readdata[30] => output_packet_s1_readdata_from_sa[30].DATAIN
output_packet_s1_readdata[31] => output_packet_s1_readdata_from_sa[31].DATAIN
reset_n => output_packet_s1_reset_n.DATAIN
reset_n => d1_output_packet_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_output_packet_s1 <= cpu_0_data_master_qualified_request_output_packet_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_output_packet_s1 <= cpu_0_data_master_qualified_request_output_packet_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_output_packet_s1 <= cpu_0_data_master_read_data_valid_output_packet_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_output_packet_s1 <= cpu_0_data_master_requests_output_packet_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_output_packet_s1_end_xfer <= d1_output_packet_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_chipselect <= cpu_0_data_master_qualified_request_output_packet_s1.DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[0] <= output_packet_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[1] <= output_packet_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[2] <= output_packet_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[3] <= output_packet_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[4] <= output_packet_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[5] <= output_packet_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[6] <= output_packet_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[7] <= output_packet_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[8] <= output_packet_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[9] <= output_packet_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[10] <= output_packet_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[11] <= output_packet_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[12] <= output_packet_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[13] <= output_packet_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[14] <= output_packet_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[15] <= output_packet_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[16] <= output_packet_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[17] <= output_packet_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[18] <= output_packet_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[19] <= output_packet_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[20] <= output_packet_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[21] <= output_packet_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[22] <= output_packet_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[23] <= output_packet_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[24] <= output_packet_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[25] <= output_packet_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[26] <= output_packet_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[27] <= output_packet_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[28] <= output_packet_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[29] <= output_packet_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[30] <= output_packet_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_readdata_from_sa[31] <= output_packet_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_write_n <= output_packet_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
output_packet_s1_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|output_packet:the_output_packet
address[0] => Equal0.IN60
address[0] => Equal1.IN30
address[0] => Equal2.IN31
address[1] => Equal0.IN29
address[1] => Equal1.IN29
address[1] => Equal2.IN30
address[2] => Equal0.IN59
address[2] => Equal1.IN60
address[2] => Equal2.IN29
chipselect => wr_strobe.IN0
clk => data_out[31].CLK
clk => data_out[30].CLK
clk => data_out[29].CLK
clk => data_out[28].CLK
clk => data_out[27].CLK
clk => data_out[26].CLK
clk => data_out[25].CLK
clk => data_out[24].CLK
clk => data_out[23].CLK
clk => data_out[22].CLK
clk => data_out[21].CLK
clk => data_out[20].CLK
clk => data_out[19].CLK
clk => data_out[18].CLK
clk => data_out[17].CLK
clk => data_out[16].CLK
clk => data_out[15].CLK
clk => data_out[14].CLK
clk => data_out[13].CLK
clk => data_out[12].CLK
clk => data_out[11].CLK
clk => data_out[10].CLK
clk => data_out[9].CLK
clk => data_out[8].CLK
clk => data_out[7].CLK
clk => data_out[6].CLK
clk => data_out[5].CLK
clk => data_out[4].CLK
clk => data_out[3].CLK
clk => data_out[2].CLK
clk => data_out[1].CLK
clk => data_out[0].CLK
reset_n => data_out[31].ACLR
reset_n => data_out[30].ACLR
reset_n => data_out[29].ACLR
reset_n => data_out[28].ACLR
reset_n => data_out[27].ACLR
reset_n => data_out[26].ACLR
reset_n => data_out[25].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[0].ACLR
write_n => wr_strobe.IN1
writedata[0] => always0.IN1
writedata[0] => data_out.IN1
writedata[0] => data_out.DATAB
writedata[1] => always1.IN1
writedata[1] => data_out.IN1
writedata[1] => data_out.DATAB
writedata[2] => always2.IN1
writedata[2] => data_out.IN1
writedata[2] => data_out.DATAB
writedata[3] => always3.IN1
writedata[3] => data_out.IN1
writedata[3] => data_out.DATAB
writedata[4] => always4.IN1
writedata[4] => data_out.IN1
writedata[4] => data_out.DATAB
writedata[5] => always5.IN1
writedata[5] => data_out.IN1
writedata[5] => data_out.DATAB
writedata[6] => always6.IN1
writedata[6] => data_out.IN1
writedata[6] => data_out.DATAB
writedata[7] => always7.IN1
writedata[7] => data_out.IN1
writedata[7] => data_out.DATAB
writedata[8] => always8.IN1
writedata[8] => data_out.IN1
writedata[8] => data_out.DATAB
writedata[9] => always9.IN1
writedata[9] => data_out.IN1
writedata[9] => data_out.DATAB
writedata[10] => always10.IN1
writedata[10] => data_out.IN1
writedata[10] => data_out.DATAB
writedata[11] => always11.IN1
writedata[11] => data_out.IN1
writedata[11] => data_out.DATAB
writedata[12] => always12.IN1
writedata[12] => data_out.IN1
writedata[12] => data_out.DATAB
writedata[13] => always13.IN1
writedata[13] => data_out.IN1
writedata[13] => data_out.DATAB
writedata[14] => always14.IN1
writedata[14] => data_out.IN1
writedata[14] => data_out.DATAB
writedata[15] => always15.IN1
writedata[15] => data_out.IN1
writedata[15] => data_out.DATAB
writedata[16] => always16.IN1
writedata[16] => data_out.IN1
writedata[16] => data_out.DATAB
writedata[17] => always17.IN1
writedata[17] => data_out.IN1
writedata[17] => data_out.DATAB
writedata[18] => always18.IN1
writedata[18] => data_out.IN1
writedata[18] => data_out.DATAB
writedata[19] => always19.IN1
writedata[19] => data_out.IN1
writedata[19] => data_out.DATAB
writedata[20] => always20.IN1
writedata[20] => data_out.IN1
writedata[20] => data_out.DATAB
writedata[21] => always21.IN1
writedata[21] => data_out.IN1
writedata[21] => data_out.DATAB
writedata[22] => always22.IN1
writedata[22] => data_out.IN1
writedata[22] => data_out.DATAB
writedata[23] => always23.IN1
writedata[23] => data_out.IN1
writedata[23] => data_out.DATAB
writedata[24] => always24.IN1
writedata[24] => data_out.IN1
writedata[24] => data_out.DATAB
writedata[25] => always25.IN1
writedata[25] => data_out.IN1
writedata[25] => data_out.DATAB
writedata[26] => always26.IN1
writedata[26] => data_out.IN1
writedata[26] => data_out.DATAB
writedata[27] => always27.IN1
writedata[27] => data_out.IN1
writedata[27] => data_out.DATAB
writedata[28] => always28.IN1
writedata[28] => data_out.IN1
writedata[28] => data_out.DATAB
writedata[29] => always29.IN1
writedata[29] => data_out.IN1
writedata[29] => data_out.DATAB
writedata[30] => always30.IN1
writedata[30] => data_out.IN1
writedata[30] => data_out.DATAB
writedata[31] => always31.IN1
writedata[31] => data_out.IN1
writedata[31] => data_out.DATAB
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
out_port[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
out_port[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
out_port[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
out_port[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
out_port[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
out_port[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
out_port[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
out_port[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
out_port[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
out_port[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
out_port[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
out_port[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
out_port[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
out_port[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
out_port[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
out_port[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
out_port[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
out_port[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
out_port[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
out_port[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
out_port[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
out_port[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
out_port[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|pixel_buffer_0_avalon_pixel_buffer_slave_arbitrator:the_pixel_buffer_0_avalon_pixel_buffer_slave
clk => d1_pixel_buffer_0_avalon_pixel_buffer_slave_end_xfer~reg0.CLK
clk => cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave_shift_register.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => pixel_buffer_0_avalon_pixel_buffer_slave_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => pixel_buffer_0_avalon_pixel_buffer_slave_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN4
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN18
cpu_0_data_master_address_to_slave[9] => Equal0.IN17
cpu_0_data_master_address_to_slave[10] => Equal0.IN16
cpu_0_data_master_address_to_slave[11] => Equal0.IN15
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN14
cpu_0_data_master_address_to_slave[14] => Equal0.IN13
cpu_0_data_master_address_to_slave[15] => Equal0.IN12
cpu_0_data_master_address_to_slave[16] => Equal0.IN11
cpu_0_data_master_address_to_slave[17] => Equal0.IN10
cpu_0_data_master_address_to_slave[18] => Equal0.IN9
cpu_0_data_master_address_to_slave[19] => Equal0.IN8
cpu_0_data_master_address_to_slave[20] => Equal0.IN1
cpu_0_data_master_address_to_slave[21] => Equal0.IN7
cpu_0_data_master_address_to_slave[22] => Equal0.IN6
cpu_0_data_master_address_to_slave[23] => Equal0.IN5
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_byteenable[0] => pixel_buffer_0_avalon_pixel_buffer_slave_byteenable.DATAB
cpu_0_data_master_byteenable[1] => pixel_buffer_0_avalon_pixel_buffer_slave_byteenable.DATAB
cpu_0_data_master_byteenable[2] => pixel_buffer_0_avalon_pixel_buffer_slave_byteenable.DATAB
cpu_0_data_master_byteenable[3] => pixel_buffer_0_avalon_pixel_buffer_slave_byteenable.DATAB
cpu_0_data_master_latency_counter[0] => LessThan0.IN4
cpu_0_data_master_latency_counter[1] => LessThan0.IN3
cpu_0_data_master_read => cpu_0_data_master_requests_pixel_buffer_0_avalon_pixel_buffer_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_pixel_buffer_0_avalon_pixel_buffer_slave.IN1
cpu_0_data_master_read => cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave_shift_register_in.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_pixel_buffer_0_avalon_pixel_buffer_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_pixel_buffer_0_avalon_pixel_buffer_slave.IN1
cpu_0_data_master_write => pixel_buffer_0_avalon_pixel_buffer_slave_write.IN1
cpu_0_data_master_writedata[0] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[16].DATAIN
cpu_0_data_master_writedata[17] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[17].DATAIN
cpu_0_data_master_writedata[18] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[18].DATAIN
cpu_0_data_master_writedata[19] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[19].DATAIN
cpu_0_data_master_writedata[20] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[20].DATAIN
cpu_0_data_master_writedata[21] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[21].DATAIN
cpu_0_data_master_writedata[22] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[22].DATAIN
cpu_0_data_master_writedata[23] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[23].DATAIN
cpu_0_data_master_writedata[24] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[24].DATAIN
cpu_0_data_master_writedata[25] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[25].DATAIN
cpu_0_data_master_writedata[26] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[26].DATAIN
cpu_0_data_master_writedata[27] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[27].DATAIN
cpu_0_data_master_writedata[28] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[28].DATAIN
cpu_0_data_master_writedata[29] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[29].DATAIN
cpu_0_data_master_writedata[30] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[30].DATAIN
cpu_0_data_master_writedata[31] => pixel_buffer_0_avalon_pixel_buffer_slave_writedata[31].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[0] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[0].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[1] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[1].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[2] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[2].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[3] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[3].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[4] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[4].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[5] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[5].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[6] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[6].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[7] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[7].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[8] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[8].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[9] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[9].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[10] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[10].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[11] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[11].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[12] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[12].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[13] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[13].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[14] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[14].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[15] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[15].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[16] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[16].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[17] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[17].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[18] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[18].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[19] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[19].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[20] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[20].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[21] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[21].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[22] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[22].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[23] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[23].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[24] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[24].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[25] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[25].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[26] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[26].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[27] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[27].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[28] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[28].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[29] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[29].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[30] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[30].DATAIN
pixel_buffer_0_avalon_pixel_buffer_slave_readdata[31] => pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[31].DATAIN
reset_n => cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave_shift_register.ACLR
reset_n => d1_pixel_buffer_0_avalon_pixel_buffer_slave_end_xfer~reg0.PRESET
reset_n => pixel_buffer_0_avalon_pixel_buffer_slave_reset.DATAIN
cpu_0_data_master_granted_pixel_buffer_0_avalon_pixel_buffer_slave <= cpu_0_data_master_qualified_request_pixel_buffer_0_avalon_pixel_buffer_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_pixel_buffer_0_avalon_pixel_buffer_slave <= cpu_0_data_master_qualified_request_pixel_buffer_0_avalon_pixel_buffer_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave <= cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave_shift_register.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_pixel_buffer_0_avalon_pixel_buffer_slave <= cpu_0_data_master_requests_pixel_buffer_0_avalon_pixel_buffer_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_pixel_buffer_0_avalon_pixel_buffer_slave_end_xfer <= d1_pixel_buffer_0_avalon_pixel_buffer_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_byteenable[0] <= pixel_buffer_0_avalon_pixel_buffer_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_byteenable[1] <= pixel_buffer_0_avalon_pixel_buffer_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_byteenable[2] <= pixel_buffer_0_avalon_pixel_buffer_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_byteenable[3] <= pixel_buffer_0_avalon_pixel_buffer_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_read <= cpu_0_data_master_read_data_valid_pixel_buffer_0_avalon_pixel_buffer_slave_shift_register_in.DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[0] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[1] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[2] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[3] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[4] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[5] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[6] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[7] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[8] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[9] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[10] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[11] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[12] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[13] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[14] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[15] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[16] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[17] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[18] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[19] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[20] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[21] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[22] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[23] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[24] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[25] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[26] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[27] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[28] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[29] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[30] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_readdata_from_sa[31] <= pixel_buffer_0_avalon_pixel_buffer_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_write <= pixel_buffer_0_avalon_pixel_buffer_slave_write.DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[16] <= cpu_0_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[17] <= cpu_0_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[18] <= cpu_0_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[19] <= cpu_0_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[20] <= cpu_0_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[21] <= cpu_0_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[22] <= cpu_0_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[23] <= cpu_0_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[24] <= cpu_0_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[25] <= cpu_0_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[26] <= cpu_0_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[27] <= cpu_0_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[28] <= cpu_0_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[29] <= cpu_0_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[30] <= cpu_0_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_slave_writedata[31] <= cpu_0_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|pixel_buffer_0_avalon_pixel_buffer_master_arbitrator:the_pixel_buffer_0_avalon_pixel_buffer_master
clk => pixel_buffer_0_avalon_pixel_buffer_master_latency_counter[0]~reg0.CLK
clk => pixel_buffer_0_avalon_pixel_buffer_master_latency_counter[1]~reg0.CLK
clk => pixel_buffer_0_avalon_pixel_buffer_master_read_but_no_slave_selected.CLK
d1_sram_0_avalon_sram_slave_end_xfer => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_address[0] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[0].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[1] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[1].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[2] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[2].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[3] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[3].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[4] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[4].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[5] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[5].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[6] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[6].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[7] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[7].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[8] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[8].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[9] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[9].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[10] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[10].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[11] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[11].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[12] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[12].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[13] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[13].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[14] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[14].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[15] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[15].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[16] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[16].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[17] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[17].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[18] => pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[18].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address[19] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_address[20] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_address[21] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_address[22] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_address[23] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_address[24] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_address[25] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_address[26] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_address[27] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_address[28] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_address[29] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_address[30] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_address[31] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_granted_sram_0_avalon_sram_slave => r_2.IN0
pixel_buffer_0_avalon_pixel_buffer_master_granted_sram_0_avalon_sram_slave => pixel_buffer_0_avalon_pixel_buffer_master_read_but_no_slave_selected.IN1
pixel_buffer_0_avalon_pixel_buffer_master_qualified_request_sram_0_avalon_sram_slave => r_2.IN0
pixel_buffer_0_avalon_pixel_buffer_master_qualified_request_sram_0_avalon_sram_slave => r_2.IN0
pixel_buffer_0_avalon_pixel_buffer_master_qualified_request_sram_0_avalon_sram_slave => r_2.IN1
pixel_buffer_0_avalon_pixel_buffer_master_read => r_2.IN1
pixel_buffer_0_avalon_pixel_buffer_master_read => p1_pixel_buffer_0_avalon_pixel_buffer_master_latency_counter.IN1
pixel_buffer_0_avalon_pixel_buffer_master_read => r_2.IN1
pixel_buffer_0_avalon_pixel_buffer_master_read_data_valid_sram_0_avalon_sram_slave => pixel_buffer_0_avalon_pixel_buffer_master_readdatavalid.IN1
pixel_buffer_0_avalon_pixel_buffer_master_requests_sram_0_avalon_sram_slave => p1_pixel_buffer_0_avalon_pixel_buffer_master_latency_counter[1].DATAB
pixel_buffer_0_avalon_pixel_buffer_master_requests_sram_0_avalon_sram_slave => r_2.IN1
reset_n => pixel_buffer_0_avalon_pixel_buffer_master_latency_counter[0]~reg0.ACLR
reset_n => pixel_buffer_0_avalon_pixel_buffer_master_latency_counter[1]~reg0.ACLR
reset_n => pixel_buffer_0_avalon_pixel_buffer_master_read_but_no_slave_selected.ACLR
sram_0_avalon_sram_slave_readdata_from_sa[0] => pixel_buffer_0_avalon_pixel_buffer_master_readdata[0].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[1] => pixel_buffer_0_avalon_pixel_buffer_master_readdata[1].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[2] => pixel_buffer_0_avalon_pixel_buffer_master_readdata[2].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[3] => pixel_buffer_0_avalon_pixel_buffer_master_readdata[3].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[4] => pixel_buffer_0_avalon_pixel_buffer_master_readdata[4].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[5] => pixel_buffer_0_avalon_pixel_buffer_master_readdata[5].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[6] => pixel_buffer_0_avalon_pixel_buffer_master_readdata[6].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[7] => pixel_buffer_0_avalon_pixel_buffer_master_readdata[7].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[8] => pixel_buffer_0_avalon_pixel_buffer_master_readdata[8].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[9] => pixel_buffer_0_avalon_pixel_buffer_master_readdata[9].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[10] => pixel_buffer_0_avalon_pixel_buffer_master_readdata[10].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[11] => pixel_buffer_0_avalon_pixel_buffer_master_readdata[11].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[12] => pixel_buffer_0_avalon_pixel_buffer_master_readdata[12].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[13] => pixel_buffer_0_avalon_pixel_buffer_master_readdata[13].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[14] => pixel_buffer_0_avalon_pixel_buffer_master_readdata[14].DATAIN
sram_0_avalon_sram_slave_readdata_from_sa[15] => pixel_buffer_0_avalon_pixel_buffer_master_readdata[15].DATAIN
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[0] <= pixel_buffer_0_avalon_pixel_buffer_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[1] <= pixel_buffer_0_avalon_pixel_buffer_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[2] <= pixel_buffer_0_avalon_pixel_buffer_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[3] <= pixel_buffer_0_avalon_pixel_buffer_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[4] <= pixel_buffer_0_avalon_pixel_buffer_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[5] <= pixel_buffer_0_avalon_pixel_buffer_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[6] <= pixel_buffer_0_avalon_pixel_buffer_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[7] <= pixel_buffer_0_avalon_pixel_buffer_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[8] <= pixel_buffer_0_avalon_pixel_buffer_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[9] <= pixel_buffer_0_avalon_pixel_buffer_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[10] <= pixel_buffer_0_avalon_pixel_buffer_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[11] <= pixel_buffer_0_avalon_pixel_buffer_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[12] <= pixel_buffer_0_avalon_pixel_buffer_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[13] <= pixel_buffer_0_avalon_pixel_buffer_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[14] <= pixel_buffer_0_avalon_pixel_buffer_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[15] <= pixel_buffer_0_avalon_pixel_buffer_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[16] <= pixel_buffer_0_avalon_pixel_buffer_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[17] <= pixel_buffer_0_avalon_pixel_buffer_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[18] <= pixel_buffer_0_avalon_pixel_buffer_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[19] <= <VCC>
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[20] <= <GND>
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[21] <= <GND>
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[22] <= <GND>
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[23] <= <GND>
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[24] <= <VCC>
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[25] <= <GND>
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[26] <= <GND>
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[27] <= <GND>
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[28] <= <GND>
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[29] <= <GND>
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[30] <= <GND>
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[31] <= <GND>
pixel_buffer_0_avalon_pixel_buffer_master_latency_counter[0] <= pixel_buffer_0_avalon_pixel_buffer_master_latency_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_latency_counter[1] <= pixel_buffer_0_avalon_pixel_buffer_master_latency_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdata[0] <= sram_0_avalon_sram_slave_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdata[1] <= sram_0_avalon_sram_slave_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdata[2] <= sram_0_avalon_sram_slave_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdata[3] <= sram_0_avalon_sram_slave_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdata[4] <= sram_0_avalon_sram_slave_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdata[5] <= sram_0_avalon_sram_slave_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdata[6] <= sram_0_avalon_sram_slave_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdata[7] <= sram_0_avalon_sram_slave_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdata[8] <= sram_0_avalon_sram_slave_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdata[9] <= sram_0_avalon_sram_slave_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdata[10] <= sram_0_avalon_sram_slave_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdata[11] <= sram_0_avalon_sram_slave_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdata[12] <= sram_0_avalon_sram_slave_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdata[13] <= sram_0_avalon_sram_slave_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdata[14] <= sram_0_avalon_sram_slave_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdata[15] <= sram_0_avalon_sram_slave_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_readdatavalid <= pixel_buffer_0_avalon_pixel_buffer_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_waitrequest <= r_2.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|pixel_buffer_0_avalon_pixel_buffer_source_arbitrator:the_pixel_buffer_0_avalon_pixel_buffer_source
clk => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[0] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[1] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[2] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[3] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[4] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[5] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[6] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[7] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[8] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[9] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[10] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[11] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[12] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[13] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[14] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[15] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[16] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[17] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[18] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[19] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[20] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[21] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[22] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[23] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[24] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[25] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[26] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[27] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[28] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[29] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_empty[0] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_empty[1] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_endofpacket => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_startofpacket => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_valid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
vga_0_avalon_vga_sink_ready_from_sa => pixel_buffer_0_avalon_pixel_buffer_source_ready.DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_ready <= vga_0_avalon_vga_sink_ready_from_sa.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0
clk => clk.IN2
reset => reset.IN2
slave_address[0] => Equal0.IN1
slave_address[0] => Equal1.IN0
slave_address[0] => Equal2.IN1
slave_address[1] => Equal0.IN0
slave_address[1] => Equal1.IN1
slave_address[1] => Equal2.IN0
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[0] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[1] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[2] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_byteenable[3] => back_buf_start_address.OUTPUTSELECT
slave_read => always2.IN1
slave_read => always2.IN1
slave_read => always2.IN1
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_read => slave_readdata.OUTPUTSELECT
slave_write => always3.IN1
slave_write => always4.IN1
slave_writedata[0] => back_buf_start_address.DATAB
slave_writedata[1] => back_buf_start_address.DATAB
slave_writedata[2] => back_buf_start_address.DATAB
slave_writedata[3] => back_buf_start_address.DATAB
slave_writedata[4] => back_buf_start_address.DATAB
slave_writedata[5] => back_buf_start_address.DATAB
slave_writedata[6] => back_buf_start_address.DATAB
slave_writedata[7] => back_buf_start_address.DATAB
slave_writedata[8] => back_buf_start_address.DATAB
slave_writedata[9] => back_buf_start_address.DATAB
slave_writedata[10] => back_buf_start_address.DATAB
slave_writedata[11] => back_buf_start_address.DATAB
slave_writedata[12] => back_buf_start_address.DATAB
slave_writedata[13] => back_buf_start_address.DATAB
slave_writedata[14] => back_buf_start_address.DATAB
slave_writedata[15] => back_buf_start_address.DATAB
slave_writedata[16] => back_buf_start_address.DATAB
slave_writedata[17] => back_buf_start_address.DATAB
slave_writedata[18] => back_buf_start_address.DATAB
slave_writedata[19] => back_buf_start_address.DATAB
slave_writedata[20] => back_buf_start_address.DATAB
slave_writedata[21] => back_buf_start_address.DATAB
slave_writedata[22] => back_buf_start_address.DATAB
slave_writedata[23] => back_buf_start_address.DATAB
slave_writedata[24] => back_buf_start_address.DATAB
slave_writedata[25] => back_buf_start_address.DATAB
slave_writedata[26] => back_buf_start_address.DATAB
slave_writedata[27] => back_buf_start_address.DATAB
slave_writedata[28] => back_buf_start_address.DATAB
slave_writedata[29] => back_buf_start_address.DATAB
slave_writedata[30] => back_buf_start_address.DATAB
slave_writedata[31] => back_buf_start_address.DATAB
master_readdata[0] => db_fifo_data_in[0].IN1
master_readdata[1] => db_fifo_data_in[1].IN1
master_readdata[2] => db_fifo_data_in[2].IN1
master_readdata[3] => db_fifo_data_in[3].IN1
master_readdata[4] => db_fifo_data_in[4].IN1
master_readdata[5] => db_fifo_data_in[5].IN1
master_readdata[6] => db_fifo_data_in[6].IN1
master_readdata[7] => db_fifo_data_in[7].IN1
master_readdata[8] => db_fifo_data_in[8].IN1
master_readdata[9] => db_fifo_data_in[9].IN1
master_readdata[10] => db_fifo_data_in[10].IN1
master_readdata[11] => db_fifo_data_in[11].IN1
master_readdata[12] => db_fifo_data_in[12].IN1
master_readdata[13] => db_fifo_data_in[13].IN1
master_readdata[14] => db_fifo_data_in[14].IN1
master_readdata[15] => db_fifo_data_in[15].IN1
master_readdatavalid => db_fifo_write.IN1
master_waitrequest => always1.IN1
master_waitrequest => always5.IN1
stream_ready => always7.IN1
stream_ready => db_fifo_read.IN1
stream_ready => eh_fifo_read.IN1
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[16] <= slave_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[17] <= slave_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[18] <= slave_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[19] <= slave_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[20] <= slave_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[21] <= slave_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[22] <= slave_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[23] <= slave_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[24] <= slave_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[25] <= slave_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[26] <= slave_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[27] <= slave_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[28] <= slave_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[29] <= slave_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[30] <= slave_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[31] <= slave_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[0] <= buffer_start_address[0].DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[16] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[17] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[18] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[19] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[20] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[21] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[22] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[23] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[24] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[25] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[26] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[27] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[28] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[29] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[30] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_address[31] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
master_arbiterlock <= present_state.DB_MAX_OUTPUT_PORT_TYPE
master_read <= present_state.DB_MAX_OUTPUT_PORT_TYPE
stream_data[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
stream_data[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
stream_data[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
stream_data[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
stream_data[4] <= blue.DB_MAX_OUTPUT_PORT_TYPE
stream_data[5] <= blue.DB_MAX_OUTPUT_PORT_TYPE
stream_data[6] <= blue.DB_MAX_OUTPUT_PORT_TYPE
stream_data[7] <= blue.DB_MAX_OUTPUT_PORT_TYPE
stream_data[8] <= blue.DB_MAX_OUTPUT_PORT_TYPE
stream_data[9] <= blue.DB_MAX_OUTPUT_PORT_TYPE
stream_data[10] <= green.DB_MAX_OUTPUT_PORT_TYPE
stream_data[11] <= green.DB_MAX_OUTPUT_PORT_TYPE
stream_data[12] <= green.DB_MAX_OUTPUT_PORT_TYPE
stream_data[13] <= green.DB_MAX_OUTPUT_PORT_TYPE
stream_data[14] <= green.DB_MAX_OUTPUT_PORT_TYPE
stream_data[15] <= green.DB_MAX_OUTPUT_PORT_TYPE
stream_data[16] <= green.DB_MAX_OUTPUT_PORT_TYPE
stream_data[17] <= green.DB_MAX_OUTPUT_PORT_TYPE
stream_data[18] <= green.DB_MAX_OUTPUT_PORT_TYPE
stream_data[19] <= green.DB_MAX_OUTPUT_PORT_TYPE
stream_data[20] <= red.DB_MAX_OUTPUT_PORT_TYPE
stream_data[21] <= red.DB_MAX_OUTPUT_PORT_TYPE
stream_data[22] <= red.DB_MAX_OUTPUT_PORT_TYPE
stream_data[23] <= red.DB_MAX_OUTPUT_PORT_TYPE
stream_data[24] <= red.DB_MAX_OUTPUT_PORT_TYPE
stream_data[25] <= red.DB_MAX_OUTPUT_PORT_TYPE
stream_data[26] <= red.DB_MAX_OUTPUT_PORT_TYPE
stream_data[27] <= red.DB_MAX_OUTPUT_PORT_TYPE
stream_data[28] <= red.DB_MAX_OUTPUT_PORT_TYPE
stream_data[29] <= red.DB_MAX_OUTPUT_PORT_TYPE
stream_startofpacket <= stream_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
stream_endofpacket <= stream_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
stream_empty[0] <= <GND>
stream_empty[1] <= <GND>
stream_valid <= stream_valid.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO
data[0] => scfifo_50a1:auto_generated.data[0]
data[1] => scfifo_50a1:auto_generated.data[1]
data[2] => scfifo_50a1:auto_generated.data[2]
data[3] => scfifo_50a1:auto_generated.data[3]
data[4] => scfifo_50a1:auto_generated.data[4]
data[5] => scfifo_50a1:auto_generated.data[5]
data[6] => scfifo_50a1:auto_generated.data[6]
data[7] => scfifo_50a1:auto_generated.data[7]
data[8] => scfifo_50a1:auto_generated.data[8]
data[9] => scfifo_50a1:auto_generated.data[9]
data[10] => scfifo_50a1:auto_generated.data[10]
data[11] => scfifo_50a1:auto_generated.data[11]
data[12] => scfifo_50a1:auto_generated.data[12]
data[13] => scfifo_50a1:auto_generated.data[13]
data[14] => scfifo_50a1:auto_generated.data[14]
data[15] => scfifo_50a1:auto_generated.data[15]
q[0] <= scfifo_50a1:auto_generated.q[0]
q[1] <= scfifo_50a1:auto_generated.q[1]
q[2] <= scfifo_50a1:auto_generated.q[2]
q[3] <= scfifo_50a1:auto_generated.q[3]
q[4] <= scfifo_50a1:auto_generated.q[4]
q[5] <= scfifo_50a1:auto_generated.q[5]
q[6] <= scfifo_50a1:auto_generated.q[6]
q[7] <= scfifo_50a1:auto_generated.q[7]
q[8] <= scfifo_50a1:auto_generated.q[8]
q[9] <= scfifo_50a1:auto_generated.q[9]
q[10] <= scfifo_50a1:auto_generated.q[10]
q[11] <= scfifo_50a1:auto_generated.q[11]
q[12] <= scfifo_50a1:auto_generated.q[12]
q[13] <= scfifo_50a1:auto_generated.q[13]
q[14] <= scfifo_50a1:auto_generated.q[14]
q[15] <= scfifo_50a1:auto_generated.q[15]
wrreq => scfifo_50a1:auto_generated.wrreq
rdreq => scfifo_50a1:auto_generated.rdreq
clock => scfifo_50a1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_50a1:auto_generated.sclr
empty <= scfifo_50a1:auto_generated.empty
full <= scfifo_50a1:auto_generated.full
almost_full <= scfifo_50a1:auto_generated.almost_full
almost_empty <= scfifo_50a1:auto_generated.almost_empty
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated
almost_empty <= almost_empty.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_qn31:dpfifo.clock
clock => dffe_af.CLK
clock => dffe_nae.CLK
data[0] => a_dpfifo_qn31:dpfifo.data[0]
data[1] => a_dpfifo_qn31:dpfifo.data[1]
data[2] => a_dpfifo_qn31:dpfifo.data[2]
data[3] => a_dpfifo_qn31:dpfifo.data[3]
data[4] => a_dpfifo_qn31:dpfifo.data[4]
data[5] => a_dpfifo_qn31:dpfifo.data[5]
data[6] => a_dpfifo_qn31:dpfifo.data[6]
data[7] => a_dpfifo_qn31:dpfifo.data[7]
data[8] => a_dpfifo_qn31:dpfifo.data[8]
data[9] => a_dpfifo_qn31:dpfifo.data[9]
data[10] => a_dpfifo_qn31:dpfifo.data[10]
data[11] => a_dpfifo_qn31:dpfifo.data[11]
data[12] => a_dpfifo_qn31:dpfifo.data[12]
data[13] => a_dpfifo_qn31:dpfifo.data[13]
data[14] => a_dpfifo_qn31:dpfifo.data[14]
data[15] => a_dpfifo_qn31:dpfifo.data[15]
empty <= a_dpfifo_qn31:dpfifo.empty
full <= a_dpfifo_qn31:dpfifo.full
q[0] <= a_dpfifo_qn31:dpfifo.q[0]
q[1] <= a_dpfifo_qn31:dpfifo.q[1]
q[2] <= a_dpfifo_qn31:dpfifo.q[2]
q[3] <= a_dpfifo_qn31:dpfifo.q[3]
q[4] <= a_dpfifo_qn31:dpfifo.q[4]
q[5] <= a_dpfifo_qn31:dpfifo.q[5]
q[6] <= a_dpfifo_qn31:dpfifo.q[6]
q[7] <= a_dpfifo_qn31:dpfifo.q[7]
q[8] <= a_dpfifo_qn31:dpfifo.q[8]
q[9] <= a_dpfifo_qn31:dpfifo.q[9]
q[10] <= a_dpfifo_qn31:dpfifo.q[10]
q[11] <= a_dpfifo_qn31:dpfifo.q[11]
q[12] <= a_dpfifo_qn31:dpfifo.q[12]
q[13] <= a_dpfifo_qn31:dpfifo.q[13]
q[14] <= a_dpfifo_qn31:dpfifo.q[14]
q[15] <= a_dpfifo_qn31:dpfifo.q[15]
rdreq => a_dpfifo_qn31:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_qn31:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_qn31:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1
wrreq => _.IN0
wrreq => _.IN1


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated|a_dpfifo_qn31:dpfifo
clock => altsyncram_vc81:FIFOram.clock0
clock => cntr_d5b:rd_ptr_msb.clock
clock => cntr_q57:usedw_counter.clock
clock => cntr_e5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_vc81:FIFOram.data_a[0]
data[1] => altsyncram_vc81:FIFOram.data_a[1]
data[2] => altsyncram_vc81:FIFOram.data_a[2]
data[3] => altsyncram_vc81:FIFOram.data_a[3]
data[4] => altsyncram_vc81:FIFOram.data_a[4]
data[5] => altsyncram_vc81:FIFOram.data_a[5]
data[6] => altsyncram_vc81:FIFOram.data_a[6]
data[7] => altsyncram_vc81:FIFOram.data_a[7]
data[8] => altsyncram_vc81:FIFOram.data_a[8]
data[9] => altsyncram_vc81:FIFOram.data_a[9]
data[10] => altsyncram_vc81:FIFOram.data_a[10]
data[11] => altsyncram_vc81:FIFOram.data_a[11]
data[12] => altsyncram_vc81:FIFOram.data_a[12]
data[13] => altsyncram_vc81:FIFOram.data_a[13]
data[14] => altsyncram_vc81:FIFOram.data_a[14]
data[15] => altsyncram_vc81:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_vc81:FIFOram.q_b[0]
q[1] <= altsyncram_vc81:FIFOram.q_b[1]
q[2] <= altsyncram_vc81:FIFOram.q_b[2]
q[3] <= altsyncram_vc81:FIFOram.q_b[3]
q[4] <= altsyncram_vc81:FIFOram.q_b[4]
q[5] <= altsyncram_vc81:FIFOram.q_b[5]
q[6] <= altsyncram_vc81:FIFOram.q_b[6]
q[7] <= altsyncram_vc81:FIFOram.q_b[7]
q[8] <= altsyncram_vc81:FIFOram.q_b[8]
q[9] <= altsyncram_vc81:FIFOram.q_b[9]
q[10] <= altsyncram_vc81:FIFOram.q_b[10]
q[11] <= altsyncram_vc81:FIFOram.q_b[11]
q[12] <= altsyncram_vc81:FIFOram.q_b[12]
q[13] <= altsyncram_vc81:FIFOram.q_b[13]
q[14] <= altsyncram_vc81:FIFOram.q_b[14]
q[15] <= altsyncram_vc81:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_d5b:rd_ptr_msb.sclr
sclr => cntr_q57:usedw_counter.sclr
sclr => cntr_e5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_q57:usedw_counter.q[0]
usedw[1] <= cntr_q57:usedw_counter.q[1]
usedw[2] <= cntr_q57:usedw_counter.q[2]
usedw[3] <= cntr_q57:usedw_counter.q[3]
usedw[4] <= cntr_q57:usedw_counter.q[4]
usedw[5] <= cntr_q57:usedw_counter.q[5]
usedw[6] <= cntr_q57:usedw_counter.q[6]
wreq => altsyncram_vc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_q57:usedw_counter.updown
wreq => cntr_e5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated|a_dpfifo_qn31:dpfifo|altsyncram_vc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated|a_dpfifo_qn31:dpfifo|cmpr_2o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated|a_dpfifo_qn31:dpfifo|cmpr_2o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated|a_dpfifo_qn31:dpfifo|cntr_d5b:rd_ptr_msb
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated|a_dpfifo_qn31:dpfifo|cntr_q57:usedw_counter
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Data_from_Buffer_FIFO|scfifo_50a1:auto_generated|a_dpfifo_qn31:dpfifo|cntr_e5b:wr_ptr
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO
data[0] => scfifo_sc21:auto_generated.data[0]
data[1] => scfifo_sc21:auto_generated.data[1]
data[2] => scfifo_sc21:auto_generated.data[2]
data[3] => scfifo_sc21:auto_generated.data[3]
data[4] => scfifo_sc21:auto_generated.data[4]
data[5] => scfifo_sc21:auto_generated.data[5]
data[6] => scfifo_sc21:auto_generated.data[6]
data[7] => scfifo_sc21:auto_generated.data[7]
data[8] => scfifo_sc21:auto_generated.data[8]
data[9] => scfifo_sc21:auto_generated.data[9]
data[10] => scfifo_sc21:auto_generated.data[10]
data[11] => scfifo_sc21:auto_generated.data[11]
data[12] => scfifo_sc21:auto_generated.data[12]
data[13] => scfifo_sc21:auto_generated.data[13]
data[14] => scfifo_sc21:auto_generated.data[14]
data[15] => scfifo_sc21:auto_generated.data[15]
q[0] <= scfifo_sc21:auto_generated.q[0]
q[1] <= scfifo_sc21:auto_generated.q[1]
q[2] <= scfifo_sc21:auto_generated.q[2]
q[3] <= scfifo_sc21:auto_generated.q[3]
q[4] <= scfifo_sc21:auto_generated.q[4]
q[5] <= scfifo_sc21:auto_generated.q[5]
q[6] <= scfifo_sc21:auto_generated.q[6]
q[7] <= scfifo_sc21:auto_generated.q[7]
q[8] <= scfifo_sc21:auto_generated.q[8]
q[9] <= scfifo_sc21:auto_generated.q[9]
q[10] <= scfifo_sc21:auto_generated.q[10]
q[11] <= scfifo_sc21:auto_generated.q[11]
q[12] <= scfifo_sc21:auto_generated.q[12]
q[13] <= scfifo_sc21:auto_generated.q[13]
q[14] <= scfifo_sc21:auto_generated.q[14]
q[15] <= scfifo_sc21:auto_generated.q[15]
wrreq => scfifo_sc21:auto_generated.wrreq
rdreq => scfifo_sc21:auto_generated.rdreq
clock => scfifo_sc21:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_sc21:auto_generated.sclr
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated
clock => a_dpfifo_f421:dpfifo.clock
data[0] => a_dpfifo_f421:dpfifo.data[0]
data[1] => a_dpfifo_f421:dpfifo.data[1]
data[2] => a_dpfifo_f421:dpfifo.data[2]
data[3] => a_dpfifo_f421:dpfifo.data[3]
data[4] => a_dpfifo_f421:dpfifo.data[4]
data[5] => a_dpfifo_f421:dpfifo.data[5]
data[6] => a_dpfifo_f421:dpfifo.data[6]
data[7] => a_dpfifo_f421:dpfifo.data[7]
data[8] => a_dpfifo_f421:dpfifo.data[8]
data[9] => a_dpfifo_f421:dpfifo.data[9]
data[10] => a_dpfifo_f421:dpfifo.data[10]
data[11] => a_dpfifo_f421:dpfifo.data[11]
data[12] => a_dpfifo_f421:dpfifo.data[12]
data[13] => a_dpfifo_f421:dpfifo.data[13]
data[14] => a_dpfifo_f421:dpfifo.data[14]
data[15] => a_dpfifo_f421:dpfifo.data[15]
q[0] <= a_dpfifo_f421:dpfifo.q[0]
q[1] <= a_dpfifo_f421:dpfifo.q[1]
q[2] <= a_dpfifo_f421:dpfifo.q[2]
q[3] <= a_dpfifo_f421:dpfifo.q[3]
q[4] <= a_dpfifo_f421:dpfifo.q[4]
q[5] <= a_dpfifo_f421:dpfifo.q[5]
q[6] <= a_dpfifo_f421:dpfifo.q[6]
q[7] <= a_dpfifo_f421:dpfifo.q[7]
q[8] <= a_dpfifo_f421:dpfifo.q[8]
q[9] <= a_dpfifo_f421:dpfifo.q[9]
q[10] <= a_dpfifo_f421:dpfifo.q[10]
q[11] <= a_dpfifo_f421:dpfifo.q[11]
q[12] <= a_dpfifo_f421:dpfifo.q[12]
q[13] <= a_dpfifo_f421:dpfifo.q[13]
q[14] <= a_dpfifo_f421:dpfifo.q[14]
q[15] <= a_dpfifo_f421:dpfifo.q[15]
rdreq => a_dpfifo_f421:dpfifo.rreq
sclr => a_dpfifo_f421:dpfifo.sclr
wrreq => a_dpfifo_f421:dpfifo.wreq


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo
clock => altsyncram_tc81:FIFOram.clock0
clock => cntr_f5b:rd_ptr_msb.clock
clock => cntr_s57:usedw_counter.clock
clock => cntr_g5b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_tc81:FIFOram.data_a[0]
data[1] => altsyncram_tc81:FIFOram.data_a[1]
data[2] => altsyncram_tc81:FIFOram.data_a[2]
data[3] => altsyncram_tc81:FIFOram.data_a[3]
data[4] => altsyncram_tc81:FIFOram.data_a[4]
data[5] => altsyncram_tc81:FIFOram.data_a[5]
data[6] => altsyncram_tc81:FIFOram.data_a[6]
data[7] => altsyncram_tc81:FIFOram.data_a[7]
data[8] => altsyncram_tc81:FIFOram.data_a[8]
data[9] => altsyncram_tc81:FIFOram.data_a[9]
data[10] => altsyncram_tc81:FIFOram.data_a[10]
data[11] => altsyncram_tc81:FIFOram.data_a[11]
data[12] => altsyncram_tc81:FIFOram.data_a[12]
data[13] => altsyncram_tc81:FIFOram.data_a[13]
data[14] => altsyncram_tc81:FIFOram.data_a[14]
data[15] => altsyncram_tc81:FIFOram.data_a[15]
q[0] <= altsyncram_tc81:FIFOram.q_b[0]
q[1] <= altsyncram_tc81:FIFOram.q_b[1]
q[2] <= altsyncram_tc81:FIFOram.q_b[2]
q[3] <= altsyncram_tc81:FIFOram.q_b[3]
q[4] <= altsyncram_tc81:FIFOram.q_b[4]
q[5] <= altsyncram_tc81:FIFOram.q_b[5]
q[6] <= altsyncram_tc81:FIFOram.q_b[6]
q[7] <= altsyncram_tc81:FIFOram.q_b[7]
q[8] <= altsyncram_tc81:FIFOram.q_b[8]
q[9] <= altsyncram_tc81:FIFOram.q_b[9]
q[10] <= altsyncram_tc81:FIFOram.q_b[10]
q[11] <= altsyncram_tc81:FIFOram.q_b[11]
q[12] <= altsyncram_tc81:FIFOram.q_b[12]
q[13] <= altsyncram_tc81:FIFOram.q_b[13]
q[14] <= altsyncram_tc81:FIFOram.q_b[14]
q[15] <= altsyncram_tc81:FIFOram.q_b[15]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[8].IN0
rreq => ram_read_address[7].IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_f5b:rd_ptr_msb.sclr
sclr => cntr_s57:usedw_counter.sclr
sclr => cntr_g5b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => altsyncram_tc81:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_s57:usedw_counter.updown
wreq => cntr_g5b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|altsyncram_tc81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cmpr_4o8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cmpr_4o8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_f5b:rd_ptr_msb
clock => counter_reg_bit2a[7].CLK
clock => counter_reg_bit2a[6].CLK
clock => counter_reg_bit2a[5].CLK
clock => counter_reg_bit2a[4].CLK
clock => counter_reg_bit2a[3].CLK
clock => counter_reg_bit2a[2].CLK
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit2a[0].REGOUT
q[1] <= counter_reg_bit2a[1].REGOUT
q[2] <= counter_reg_bit2a[2].REGOUT
q[3] <= counter_reg_bit2a[3].REGOUT
q[4] <= counter_reg_bit2a[4].REGOUT
q[5] <= counter_reg_bit2a[5].REGOUT
q[6] <= counter_reg_bit2a[6].REGOUT
q[7] <= counter_reg_bit2a[7].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_s57:usedw_counter
clock => counter_reg_bit3a[8].CLK
clock => counter_reg_bit3a[7].CLK
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
q[7] <= counter_reg_bit3a[7].REGOUT
q[8] <= counter_reg_bit3a[8].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|gm_controller|processor1:the_processor1|pixel_buffer_0:the_pixel_buffer_0|scfifo:Enlarge_Height_FIFO|scfifo_sc21:auto_generated|a_dpfifo_f421:dpfifo|cntr_g5b:wr_ptr
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|gm_controller|processor1:the_processor1|push_buttons_s1_arbitrator:the_push_buttons_s1
clk => d1_push_buttons_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => push_buttons_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => push_buttons_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN5
cpu_0_data_master_address_to_slave[5] => Equal0.IN4
cpu_0_data_master_address_to_slave[6] => Equal0.IN3
cpu_0_data_master_address_to_slave[7] => Equal0.IN20
cpu_0_data_master_address_to_slave[8] => Equal0.IN19
cpu_0_data_master_address_to_slave[9] => Equal0.IN18
cpu_0_data_master_address_to_slave[10] => Equal0.IN17
cpu_0_data_master_address_to_slave[11] => Equal0.IN16
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN15
cpu_0_data_master_address_to_slave[14] => Equal0.IN14
cpu_0_data_master_address_to_slave[15] => Equal0.IN13
cpu_0_data_master_address_to_slave[16] => Equal0.IN12
cpu_0_data_master_address_to_slave[17] => Equal0.IN11
cpu_0_data_master_address_to_slave[18] => Equal0.IN10
cpu_0_data_master_address_to_slave[19] => Equal0.IN9
cpu_0_data_master_address_to_slave[20] => Equal0.IN1
cpu_0_data_master_address_to_slave[21] => Equal0.IN8
cpu_0_data_master_address_to_slave[22] => Equal0.IN7
cpu_0_data_master_address_to_slave[23] => Equal0.IN6
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter[0] => Equal1.IN31
cpu_0_data_master_latency_counter[1] => Equal1.IN30
cpu_0_data_master_read => cpu_0_data_master_requests_push_buttons_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_push_buttons_s1.IN1
cpu_0_data_master_read => push_buttons_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_push_buttons_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_push_buttons_s1.IN1
cpu_0_data_master_write => push_buttons_s1_write_n.IN1
cpu_0_data_master_writedata[0] => push_buttons_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => push_buttons_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => push_buttons_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => push_buttons_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => ~NO_FANOUT~
cpu_0_data_master_writedata[5] => ~NO_FANOUT~
cpu_0_data_master_writedata[6] => ~NO_FANOUT~
cpu_0_data_master_writedata[7] => ~NO_FANOUT~
cpu_0_data_master_writedata[8] => ~NO_FANOUT~
cpu_0_data_master_writedata[9] => ~NO_FANOUT~
cpu_0_data_master_writedata[10] => ~NO_FANOUT~
cpu_0_data_master_writedata[11] => ~NO_FANOUT~
cpu_0_data_master_writedata[12] => ~NO_FANOUT~
cpu_0_data_master_writedata[13] => ~NO_FANOUT~
cpu_0_data_master_writedata[14] => ~NO_FANOUT~
cpu_0_data_master_writedata[15] => ~NO_FANOUT~
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
push_buttons_s1_irq => push_buttons_s1_irq_from_sa.DATAIN
push_buttons_s1_readdata[0] => push_buttons_s1_readdata_from_sa[0].DATAIN
push_buttons_s1_readdata[1] => push_buttons_s1_readdata_from_sa[1].DATAIN
push_buttons_s1_readdata[2] => push_buttons_s1_readdata_from_sa[2].DATAIN
push_buttons_s1_readdata[3] => push_buttons_s1_readdata_from_sa[3].DATAIN
reset_n => push_buttons_s1_reset_n.DATAIN
reset_n => d1_push_buttons_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_0_data_master_granted_push_buttons_s1 <= cpu_0_data_master_qualified_request_push_buttons_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_push_buttons_s1 <= cpu_0_data_master_qualified_request_push_buttons_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_push_buttons_s1 <= cpu_0_data_master_read_data_valid_push_buttons_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_push_buttons_s1 <= cpu_0_data_master_requests_push_buttons_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_push_buttons_s1_end_xfer <= d1_push_buttons_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
push_buttons_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
push_buttons_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
push_buttons_s1_chipselect <= cpu_0_data_master_qualified_request_push_buttons_s1.DB_MAX_OUTPUT_PORT_TYPE
push_buttons_s1_irq_from_sa <= push_buttons_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
push_buttons_s1_readdata_from_sa[0] <= push_buttons_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
push_buttons_s1_readdata_from_sa[1] <= push_buttons_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
push_buttons_s1_readdata_from_sa[2] <= push_buttons_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
push_buttons_s1_readdata_from_sa[3] <= push_buttons_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
push_buttons_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
push_buttons_s1_write_n <= push_buttons_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
push_buttons_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
push_buttons_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
push_buttons_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
push_buttons_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|push_buttons:the_push_buttons
address[0] => Equal0.IN31
address[0] => Equal1.IN30
address[0] => Equal2.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN61
address[1] => Equal2.IN60
chipselect => always1.IN0
clk => d2_data_in[0].CLK
clk => d2_data_in[1].CLK
clk => d2_data_in[2].CLK
clk => d2_data_in[3].CLK
clk => d1_data_in[0].CLK
clk => d1_data_in[1].CLK
clk => d1_data_in[2].CLK
clk => d1_data_in[3].CLK
clk => edge_capture[3].CLK
clk => edge_capture[2].CLK
clk => edge_capture[1].CLK
clk => edge_capture[0].CLK
clk => irq_mask[0].CLK
clk => irq_mask[1].CLK
clk => irq_mask[2].CLK
clk => irq_mask[3].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
in_port[0] => read_mux_out.IN1
in_port[0] => d1_data_in[0].DATAIN
in_port[1] => read_mux_out.IN1
in_port[1] => d1_data_in[1].DATAIN
in_port[2] => read_mux_out.IN1
in_port[2] => d1_data_in[2].DATAIN
in_port[3] => read_mux_out.IN1
in_port[3] => d1_data_in[3].DATAIN
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => irq_mask[0].ACLR
reset_n => irq_mask[1].ACLR
reset_n => irq_mask[2].ACLR
reset_n => irq_mask[3].ACLR
reset_n => edge_capture[0].ACLR
reset_n => d2_data_in[0].ACLR
reset_n => d2_data_in[1].ACLR
reset_n => d2_data_in[2].ACLR
reset_n => d2_data_in[3].ACLR
reset_n => d1_data_in[0].ACLR
reset_n => d1_data_in[1].ACLR
reset_n => d1_data_in[2].ACLR
reset_n => d1_data_in[3].ACLR
reset_n => edge_capture[1].ACLR
reset_n => edge_capture[2].ACLR
reset_n => edge_capture[3].ACLR
write_n => always1.IN1
writedata[0] => always2.IN1
writedata[0] => irq_mask[0].DATAIN
writedata[1] => always3.IN1
writedata[1] => irq_mask[1].DATAIN
writedata[2] => always4.IN1
writedata[2] => irq_mask[2].DATAIN
writedata[3] => always5.IN1
writedata[3] => irq_mask[3].DATAIN
irq <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1
clk => clk.IN2
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[3] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[4] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[5] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[6] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[7] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[8] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[9] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[10] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[11] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[12] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[13] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[14] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[15] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[16] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[17] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[18] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[19] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[20] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[21] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[22] => sdram_0_s1_address.DATAB
cpu_0_data_master_address_to_slave[23] => Equal0.IN0
cpu_0_data_master_address_to_slave[24] => Equal0.IN1
cpu_0_data_master_byteenable[0] => cpu_0_data_master_byteenable_sdram_0_s1.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_data_master_byteenable_sdram_0_s1.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_data_master_byteenable_sdram_0_s1.DATAA
cpu_0_data_master_byteenable[3] => cpu_0_data_master_byteenable_sdram_0_s1.DATAA
cpu_0_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_data_master_dbs_address[1] => sdram_0_s1_address.DATAB
cpu_0_data_master_dbs_address[1] => cpu_0_data_master_byteenable_sdram_0_s1.OUTPUTSELECT
cpu_0_data_master_dbs_address[1] => cpu_0_data_master_byteenable_sdram_0_s1.OUTPUTSELECT
cpu_0_data_master_dbs_write_16[0] => sdram_0_s1_writedata[0].DATAIN
cpu_0_data_master_dbs_write_16[1] => sdram_0_s1_writedata[1].DATAIN
cpu_0_data_master_dbs_write_16[2] => sdram_0_s1_writedata[2].DATAIN
cpu_0_data_master_dbs_write_16[3] => sdram_0_s1_writedata[3].DATAIN
cpu_0_data_master_dbs_write_16[4] => sdram_0_s1_writedata[4].DATAIN
cpu_0_data_master_dbs_write_16[5] => sdram_0_s1_writedata[5].DATAIN
cpu_0_data_master_dbs_write_16[6] => sdram_0_s1_writedata[6].DATAIN
cpu_0_data_master_dbs_write_16[7] => sdram_0_s1_writedata[7].DATAIN
cpu_0_data_master_dbs_write_16[8] => sdram_0_s1_writedata[8].DATAIN
cpu_0_data_master_dbs_write_16[9] => sdram_0_s1_writedata[9].DATAIN
cpu_0_data_master_dbs_write_16[10] => sdram_0_s1_writedata[10].DATAIN
cpu_0_data_master_dbs_write_16[11] => sdram_0_s1_writedata[11].DATAIN
cpu_0_data_master_dbs_write_16[12] => sdram_0_s1_writedata[12].DATAIN
cpu_0_data_master_dbs_write_16[13] => sdram_0_s1_writedata[13].DATAIN
cpu_0_data_master_dbs_write_16[14] => sdram_0_s1_writedata[14].DATAIN
cpu_0_data_master_dbs_write_16[15] => sdram_0_s1_writedata[15].DATAIN
cpu_0_data_master_latency_counter[0] => LessThan0.IN4
cpu_0_data_master_latency_counter[0] => Equal1.IN31
cpu_0_data_master_latency_counter[1] => LessThan0.IN3
cpu_0_data_master_latency_counter[1] => Equal1.IN30
cpu_0_data_master_read => cpu_0_data_master_requests_sdram_0_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_read => sdram_0_s1_in_a_read_cycle.IN0
cpu_0_data_master_write => cpu_0_data_master_requests_sdram_0_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_sdram_0_s1.IN1
cpu_0_data_master_write => in_a_write_cycle.IN0
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[3] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[4] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[5] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[6] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[7] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[8] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[9] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[10] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[11] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[12] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[13] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[14] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[15] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[16] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[17] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[18] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[19] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[20] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[21] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[22] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_address_to_slave[23] => Equal2.IN0
cpu_0_instruction_master_address_to_slave[24] => Equal2.IN1
cpu_0_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_instruction_master_dbs_address[1] => sdram_0_s1_address.DATAA
cpu_0_instruction_master_latency_counter[0] => LessThan1.IN4
cpu_0_instruction_master_latency_counter[0] => Equal3.IN31
cpu_0_instruction_master_latency_counter[1] => LessThan1.IN3
cpu_0_instruction_master_latency_counter[1] => Equal3.IN30
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_sdram_0_s1.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_sdram_0_s1.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_sdram_0_s1.IN1
cpu_0_instruction_master_read => sdram_0_s1_in_a_read_cycle.IN0
reset_n => reset_n.IN2
sdram_0_s1_readdata[0] => sdram_0_s1_readdata_from_sa[0].DATAIN
sdram_0_s1_readdata[1] => sdram_0_s1_readdata_from_sa[1].DATAIN
sdram_0_s1_readdata[2] => sdram_0_s1_readdata_from_sa[2].DATAIN
sdram_0_s1_readdata[3] => sdram_0_s1_readdata_from_sa[3].DATAIN
sdram_0_s1_readdata[4] => sdram_0_s1_readdata_from_sa[4].DATAIN
sdram_0_s1_readdata[5] => sdram_0_s1_readdata_from_sa[5].DATAIN
sdram_0_s1_readdata[6] => sdram_0_s1_readdata_from_sa[6].DATAIN
sdram_0_s1_readdata[7] => sdram_0_s1_readdata_from_sa[7].DATAIN
sdram_0_s1_readdata[8] => sdram_0_s1_readdata_from_sa[8].DATAIN
sdram_0_s1_readdata[9] => sdram_0_s1_readdata_from_sa[9].DATAIN
sdram_0_s1_readdata[10] => sdram_0_s1_readdata_from_sa[10].DATAIN
sdram_0_s1_readdata[11] => sdram_0_s1_readdata_from_sa[11].DATAIN
sdram_0_s1_readdata[12] => sdram_0_s1_readdata_from_sa[12].DATAIN
sdram_0_s1_readdata[13] => sdram_0_s1_readdata_from_sa[13].DATAIN
sdram_0_s1_readdata[14] => sdram_0_s1_readdata_from_sa[14].DATAIN
sdram_0_s1_readdata[15] => sdram_0_s1_readdata_from_sa[15].DATAIN
sdram_0_s1_readdatavalid => sdram_0_s1_move_on_to_next_transaction.IN2
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_read.IN1
sdram_0_s1_waitrequest => sdram_0_s1_waits_for_write.IN1
sdram_0_s1_waitrequest => sdram_0_s1_waitrequest_from_sa.DATAIN
cpu_0_data_master_byteenable_sdram_0_s1[0] <= cpu_0_data_master_byteenable_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_byteenable_sdram_0_s1[1] <= cpu_0_data_master_byteenable_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_sdram_0_s1 <= cpu_0_data_master_granted_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_sdram_0_s1 <= cpu_0_data_master_qualified_request_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sdram_0_s1 <= cpu_0_data_master_read_data_valid_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register <= rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1.fifo_contains_ones_n
cpu_0_data_master_requests_sdram_0_s1 <= cpu_0_data_master_requests_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_sdram_0_s1 <= cpu_0_instruction_master_granted_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_sdram_0_s1 <= cpu_0_instruction_master_qualified_request_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_sdram_0_s1 <= cpu_0_instruction_master_read_data_valid_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register <= rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1.fifo_contains_ones_n
cpu_0_instruction_master_requests_sdram_0_s1 <= cpu_0_instruction_master_requests_sdram_0_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_sdram_0_s1_end_xfer <= d1_sdram_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[0] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[1] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[2] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[3] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[4] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[5] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[6] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[7] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[8] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[9] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[10] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[11] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[12] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[13] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[14] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[15] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[16] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[17] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[18] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[19] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[20] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_address[21] <= sdram_0_s1_address.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[0] <= sdram_0_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_byteenable_n[1] <= sdram_0_s1_byteenable_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_chipselect <= sdram_0_s1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_read_n <= sdram_0_s1_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[0] <= sdram_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[1] <= sdram_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[2] <= sdram_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[3] <= sdram_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[4] <= sdram_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[5] <= sdram_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[6] <= sdram_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[7] <= sdram_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[8] <= sdram_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[9] <= sdram_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[10] <= sdram_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[11] <= sdram_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[12] <= sdram_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[13] <= sdram_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[14] <= sdram_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_readdata_from_sa[15] <= sdram_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_waitrequest_from_sa <= sdram_0_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_write_n <= in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[0] <= cpu_0_data_master_dbs_write_16[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[1] <= cpu_0_data_master_dbs_write_16[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[2] <= cpu_0_data_master_dbs_write_16[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[3] <= cpu_0_data_master_dbs_write_16[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[4] <= cpu_0_data_master_dbs_write_16[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[5] <= cpu_0_data_master_dbs_write_16[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[6] <= cpu_0_data_master_dbs_write_16[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[7] <= cpu_0_data_master_dbs_write_16[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[8] <= cpu_0_data_master_dbs_write_16[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[9] <= cpu_0_data_master_dbs_write_16[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[10] <= cpu_0_data_master_dbs_write_16[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[11] <= cpu_0_data_master_dbs_write_16[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[12] <= cpu_0_data_master_dbs_write_16[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[13] <= cpu_0_data_master_dbs_write_16[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[14] <= cpu_0_data_master_dbs_write_16[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_0_s1_writedata[15] <= cpu_0_data_master_dbs_write_16[15].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|sdram_0:the_sdram_0
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= sdram_0_input_efifo_module:the_sdram_0_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave
clk => d1_sram_0_avalon_sram_slave_end_xfer~reg0.CLK
clk => sram_0_avalon_sram_slave_reg_firsttransfer.CLK
clk => sram_0_avalon_sram_slave_arb_addend[0].CLK
clk => sram_0_avalon_sram_slave_arb_addend[1].CLK
clk => sram_0_avalon_sram_slave_arb_addend[2].CLK
clk => sram_0_avalon_sram_slave_saved_chosen_master_vector[0].CLK
clk => sram_0_avalon_sram_slave_saved_chosen_master_vector[1].CLK
clk => sram_0_avalon_sram_slave_saved_chosen_master_vector[2].CLK
clk => pixel_buffer_0_avalon_pixel_buffer_master_read_data_valid_sram_0_avalon_sram_slave_shift_register[0].CLK
clk => pixel_buffer_0_avalon_pixel_buffer_master_read_data_valid_sram_0_avalon_sram_slave_shift_register[1].CLK
clk => cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave_shift_register[0].CLK
clk => cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave_shift_register[1].CLK
clk => last_cycle_cpu_0_data_master_granted_slave_sram_0_avalon_sram_slave.CLK
clk => cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register[0].CLK
clk => cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register[1].CLK
clk => last_cycle_pixel_buffer_0_avalon_pixel_buffer_master_granted_slave_sram_0_avalon_sram_slave.CLK
clk => last_cycle_cpu_0_instruction_master_granted_slave_sram_0_avalon_sram_slave.CLK
clk => sram_0_avalon_sram_slave_slavearbiterlockenable.CLK
clk => sram_0_avalon_sram_slave_arb_share_counter[0].CLK
clk => sram_0_avalon_sram_slave_arb_share_counter[1].CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[3] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[4] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[5] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[6] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[7] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[8] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[9] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[10] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[11] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[12] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[13] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[14] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[15] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[16] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[17] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[18] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_address_to_slave[19] => Equal0.IN1
cpu_0_data_master_address_to_slave[20] => Equal0.IN5
cpu_0_data_master_address_to_slave[21] => Equal0.IN4
cpu_0_data_master_address_to_slave[22] => Equal0.IN3
cpu_0_data_master_address_to_slave[23] => Equal0.IN2
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_byteenable[0] => cpu_0_data_master_byteenable_sram_0_avalon_sram_slave.DATAB
cpu_0_data_master_byteenable[1] => cpu_0_data_master_byteenable_sram_0_avalon_sram_slave.DATAB
cpu_0_data_master_byteenable[2] => cpu_0_data_master_byteenable_sram_0_avalon_sram_slave.DATAA
cpu_0_data_master_byteenable[3] => cpu_0_data_master_byteenable_sram_0_avalon_sram_slave.DATAA
cpu_0_data_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_data_master_dbs_address[1] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_data_master_dbs_address[1] => cpu_0_data_master_byteenable_sram_0_avalon_sram_slave.OUTPUTSELECT
cpu_0_data_master_dbs_address[1] => cpu_0_data_master_byteenable_sram_0_avalon_sram_slave.OUTPUTSELECT
cpu_0_data_master_dbs_write_16[0] => sram_0_avalon_sram_slave_writedata[0].DATAIN
cpu_0_data_master_dbs_write_16[1] => sram_0_avalon_sram_slave_writedata[1].DATAIN
cpu_0_data_master_dbs_write_16[2] => sram_0_avalon_sram_slave_writedata[2].DATAIN
cpu_0_data_master_dbs_write_16[3] => sram_0_avalon_sram_slave_writedata[3].DATAIN
cpu_0_data_master_dbs_write_16[4] => sram_0_avalon_sram_slave_writedata[4].DATAIN
cpu_0_data_master_dbs_write_16[5] => sram_0_avalon_sram_slave_writedata[5].DATAIN
cpu_0_data_master_dbs_write_16[6] => sram_0_avalon_sram_slave_writedata[6].DATAIN
cpu_0_data_master_dbs_write_16[7] => sram_0_avalon_sram_slave_writedata[7].DATAIN
cpu_0_data_master_dbs_write_16[8] => sram_0_avalon_sram_slave_writedata[8].DATAIN
cpu_0_data_master_dbs_write_16[9] => sram_0_avalon_sram_slave_writedata[9].DATAIN
cpu_0_data_master_dbs_write_16[10] => sram_0_avalon_sram_slave_writedata[10].DATAIN
cpu_0_data_master_dbs_write_16[11] => sram_0_avalon_sram_slave_writedata[11].DATAIN
cpu_0_data_master_dbs_write_16[12] => sram_0_avalon_sram_slave_writedata[12].DATAIN
cpu_0_data_master_dbs_write_16[13] => sram_0_avalon_sram_slave_writedata[13].DATAIN
cpu_0_data_master_dbs_write_16[14] => sram_0_avalon_sram_slave_writedata[14].DATAIN
cpu_0_data_master_dbs_write_16[15] => sram_0_avalon_sram_slave_writedata[15].DATAIN
cpu_0_data_master_latency_counter[0] => LessThan0.IN4
cpu_0_data_master_latency_counter[1] => LessThan0.IN3
cpu_0_data_master_read => cpu_0_data_master_requests_sram_0_avalon_sram_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave.IN1
cpu_0_data_master_read => sram_0_avalon_sram_slave_read.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_sram_0_avalon_sram_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave.IN1
cpu_0_data_master_write => sram_0_avalon_sram_slave_write.IN1
cpu_0_instruction_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_instruction_master_address_to_slave[2] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[3] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[4] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[5] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[6] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[7] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[8] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[9] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[10] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[11] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[12] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[13] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[14] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[15] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[16] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[17] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[18] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_address_to_slave[19] => Equal1.IN1
cpu_0_instruction_master_address_to_slave[20] => Equal1.IN5
cpu_0_instruction_master_address_to_slave[21] => Equal1.IN4
cpu_0_instruction_master_address_to_slave[22] => Equal1.IN3
cpu_0_instruction_master_address_to_slave[23] => Equal1.IN2
cpu_0_instruction_master_address_to_slave[24] => Equal1.IN0
cpu_0_instruction_master_dbs_address[0] => ~NO_FANOUT~
cpu_0_instruction_master_dbs_address[1] => sram_0_avalon_sram_slave_address.DATAB
cpu_0_instruction_master_latency_counter[0] => LessThan1.IN4
cpu_0_instruction_master_latency_counter[1] => LessThan1.IN3
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_sram_0_avalon_sram_slave.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_requests_sram_0_avalon_sram_slave.IN1
cpu_0_instruction_master_read => cpu_0_instruction_master_qualified_request_sram_0_avalon_sram_slave.IN1
cpu_0_instruction_master_read => sram_0_avalon_sram_slave_read.IN1
cpu_0_instruction_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_instruction_master_qualified_request_sram_0_avalon_sram_slave.IN1
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[0] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[1] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[2] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[3] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[4] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[5] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[6] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[7] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[8] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[9] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[10] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[11] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[12] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[13] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[14] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[15] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[16] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[17] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[18] => sram_0_avalon_sram_slave_address.DATAA
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[19] => Equal2.IN1
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[20] => Equal2.IN12
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[21] => Equal2.IN11
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[22] => Equal2.IN10
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[23] => Equal2.IN9
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[24] => Equal2.IN0
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[25] => Equal2.IN8
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[26] => Equal2.IN7
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[27] => Equal2.IN6
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[28] => Equal2.IN5
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[29] => Equal2.IN4
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[30] => Equal2.IN3
pixel_buffer_0_avalon_pixel_buffer_master_address_to_slave[31] => Equal2.IN2
pixel_buffer_0_avalon_pixel_buffer_master_arbiterlock => cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave.IN1
pixel_buffer_0_avalon_pixel_buffer_master_latency_counter[0] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_latency_counter[1] => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_master_read => pixel_buffer_0_avalon_pixel_buffer_master_requests_sram_0_avalon_sram_slave.IN1
pixel_buffer_0_avalon_pixel_buffer_master_read => pixel_buffer_0_avalon_pixel_buffer_master_requests_sram_0_avalon_sram_slave.IN1
pixel_buffer_0_avalon_pixel_buffer_master_read => sram_0_avalon_sram_slave_read.IN1
reset_n => cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register[0].ACLR
reset_n => cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register[1].ACLR
reset_n => cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave_shift_register[0].ACLR
reset_n => cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave_shift_register[1].ACLR
reset_n => d1_sram_0_avalon_sram_slave_end_xfer~reg0.PRESET
reset_n => pixel_buffer_0_avalon_pixel_buffer_master_read_data_valid_sram_0_avalon_sram_slave_shift_register[0].ACLR
reset_n => pixel_buffer_0_avalon_pixel_buffer_master_read_data_valid_sram_0_avalon_sram_slave_shift_register[1].ACLR
reset_n => d1_reasons_to_wait.ACLR
reset_n => sram_0_avalon_sram_slave_arb_share_counter[0].ACLR
reset_n => sram_0_avalon_sram_slave_arb_share_counter[1].ACLR
reset_n => sram_0_avalon_sram_slave_slavearbiterlockenable.ACLR
reset_n => last_cycle_cpu_0_instruction_master_granted_slave_sram_0_avalon_sram_slave.ACLR
reset_n => last_cycle_pixel_buffer_0_avalon_pixel_buffer_master_granted_slave_sram_0_avalon_sram_slave.ACLR
reset_n => last_cycle_cpu_0_data_master_granted_slave_sram_0_avalon_sram_slave.ACLR
reset_n => sram_0_avalon_sram_slave_saved_chosen_master_vector[0].ACLR
reset_n => sram_0_avalon_sram_slave_saved_chosen_master_vector[1].ACLR
reset_n => sram_0_avalon_sram_slave_saved_chosen_master_vector[2].ACLR
reset_n => sram_0_avalon_sram_slave_arb_addend[0].PRESET
reset_n => sram_0_avalon_sram_slave_arb_addend[1].ACLR
reset_n => sram_0_avalon_sram_slave_arb_addend[2].ACLR
reset_n => sram_0_avalon_sram_slave_reg_firsttransfer.PRESET
reset_n => sram_0_avalon_sram_slave_reset.DATAIN
sram_0_avalon_sram_slave_readdata[0] => sram_0_avalon_sram_slave_readdata_from_sa[0].DATAIN
sram_0_avalon_sram_slave_readdata[1] => sram_0_avalon_sram_slave_readdata_from_sa[1].DATAIN
sram_0_avalon_sram_slave_readdata[2] => sram_0_avalon_sram_slave_readdata_from_sa[2].DATAIN
sram_0_avalon_sram_slave_readdata[3] => sram_0_avalon_sram_slave_readdata_from_sa[3].DATAIN
sram_0_avalon_sram_slave_readdata[4] => sram_0_avalon_sram_slave_readdata_from_sa[4].DATAIN
sram_0_avalon_sram_slave_readdata[5] => sram_0_avalon_sram_slave_readdata_from_sa[5].DATAIN
sram_0_avalon_sram_slave_readdata[6] => sram_0_avalon_sram_slave_readdata_from_sa[6].DATAIN
sram_0_avalon_sram_slave_readdata[7] => sram_0_avalon_sram_slave_readdata_from_sa[7].DATAIN
sram_0_avalon_sram_slave_readdata[8] => sram_0_avalon_sram_slave_readdata_from_sa[8].DATAIN
sram_0_avalon_sram_slave_readdata[9] => sram_0_avalon_sram_slave_readdata_from_sa[9].DATAIN
sram_0_avalon_sram_slave_readdata[10] => sram_0_avalon_sram_slave_readdata_from_sa[10].DATAIN
sram_0_avalon_sram_slave_readdata[11] => sram_0_avalon_sram_slave_readdata_from_sa[11].DATAIN
sram_0_avalon_sram_slave_readdata[12] => sram_0_avalon_sram_slave_readdata_from_sa[12].DATAIN
sram_0_avalon_sram_slave_readdata[13] => sram_0_avalon_sram_slave_readdata_from_sa[13].DATAIN
sram_0_avalon_sram_slave_readdata[14] => sram_0_avalon_sram_slave_readdata_from_sa[14].DATAIN
sram_0_avalon_sram_slave_readdata[15] => sram_0_avalon_sram_slave_readdata_from_sa[15].DATAIN
cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[0] <= cpu_0_data_master_byteenable_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[1] <= cpu_0_data_master_byteenable_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_granted_sram_0_avalon_sram_slave <= sram_0_avalon_sram_slave_grant_vector[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave <= cpu_0_data_master_qualified_request_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave <= cpu_0_data_master_read_data_valid_sram_0_avalon_sram_slave_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_sram_0_avalon_sram_slave <= cpu_0_data_master_requests_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_granted_sram_0_avalon_sram_slave <= sram_0_avalon_sram_slave_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_qualified_request_sram_0_avalon_sram_slave <= cpu_0_instruction_master_qualified_request_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave <= cpu_0_instruction_master_read_data_valid_sram_0_avalon_sram_slave_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_0_instruction_master_requests_sram_0_avalon_sram_slave <= cpu_0_instruction_master_requests_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_sram_0_avalon_sram_slave_end_xfer <= d1_sram_0_avalon_sram_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_granted_sram_0_avalon_sram_slave <= sram_0_avalon_sram_slave_grant_vector.DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_qualified_request_sram_0_avalon_sram_slave <= pixel_buffer_0_avalon_pixel_buffer_master_qualified_request_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_read_data_valid_sram_0_avalon_sram_slave <= pixel_buffer_0_avalon_pixel_buffer_master_read_data_valid_sram_0_avalon_sram_slave_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_buffer_0_avalon_pixel_buffer_master_requests_sram_0_avalon_sram_slave <= pixel_buffer_0_avalon_pixel_buffer_master_requests_sram_0_avalon_sram_slave.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[0] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[1] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[2] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[3] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[4] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[5] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[6] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[7] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[8] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[9] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[10] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[11] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[12] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[13] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[14] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[15] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[16] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_address[17] <= sram_0_avalon_sram_slave_address.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_byteenable[0] <= sram_0_avalon_sram_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_byteenable[1] <= sram_0_avalon_sram_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_read <= sram_0_avalon_sram_slave_read.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[0] <= sram_0_avalon_sram_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[1] <= sram_0_avalon_sram_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[2] <= sram_0_avalon_sram_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[3] <= sram_0_avalon_sram_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[4] <= sram_0_avalon_sram_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[5] <= sram_0_avalon_sram_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[6] <= sram_0_avalon_sram_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[7] <= sram_0_avalon_sram_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[8] <= sram_0_avalon_sram_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[9] <= sram_0_avalon_sram_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[10] <= sram_0_avalon_sram_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[11] <= sram_0_avalon_sram_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[12] <= sram_0_avalon_sram_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[13] <= sram_0_avalon_sram_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[14] <= sram_0_avalon_sram_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_readdata_from_sa[15] <= sram_0_avalon_sram_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_write <= sram_0_avalon_sram_slave_write.DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[0] <= cpu_0_data_master_dbs_write_16[0].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[1] <= cpu_0_data_master_dbs_write_16[1].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[2] <= cpu_0_data_master_dbs_write_16[2].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[3] <= cpu_0_data_master_dbs_write_16[3].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[4] <= cpu_0_data_master_dbs_write_16[4].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[5] <= cpu_0_data_master_dbs_write_16[5].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[6] <= cpu_0_data_master_dbs_write_16[6].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[7] <= cpu_0_data_master_dbs_write_16[7].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[8] <= cpu_0_data_master_dbs_write_16[8].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[9] <= cpu_0_data_master_dbs_write_16[9].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[10] <= cpu_0_data_master_dbs_write_16[10].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[11] <= cpu_0_data_master_dbs_write_16[11].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[12] <= cpu_0_data_master_dbs_write_16[12].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[13] <= cpu_0_data_master_dbs_write_16[13].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[14] <= cpu_0_data_master_dbs_write_16[14].DB_MAX_OUTPUT_PORT_TYPE
sram_0_avalon_sram_slave_writedata[15] <= cpu_0_data_master_dbs_write_16[15].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|sram_0:the_sram_0
clk => writedata_reg[0].CLK
clk => writedata_reg[1].CLK
clk => writedata_reg[2].CLK
clk => writedata_reg[3].CLK
clk => writedata_reg[4].CLK
clk => writedata_reg[5].CLK
clk => writedata_reg[6].CLK
clk => writedata_reg[7].CLK
clk => writedata_reg[8].CLK
clk => writedata_reg[9].CLK
clk => writedata_reg[10].CLK
clk => writedata_reg[11].CLK
clk => writedata_reg[12].CLK
clk => writedata_reg[13].CLK
clk => writedata_reg[14].CLK
clk => writedata_reg[15].CLK
clk => is_write.CLK
clk => SRAM_WE_N~reg0.CLK
clk => SRAM_OE_N~reg0.CLK
clk => SRAM_CE_N~reg0.CLK
clk => SRAM_UB_N~reg0.CLK
clk => SRAM_LB_N~reg0.CLK
clk => SRAM_ADDR[0]~reg0.CLK
clk => SRAM_ADDR[1]~reg0.CLK
clk => SRAM_ADDR[2]~reg0.CLK
clk => SRAM_ADDR[3]~reg0.CLK
clk => SRAM_ADDR[4]~reg0.CLK
clk => SRAM_ADDR[5]~reg0.CLK
clk => SRAM_ADDR[6]~reg0.CLK
clk => SRAM_ADDR[7]~reg0.CLK
clk => SRAM_ADDR[8]~reg0.CLK
clk => SRAM_ADDR[9]~reg0.CLK
clk => SRAM_ADDR[10]~reg0.CLK
clk => SRAM_ADDR[11]~reg0.CLK
clk => SRAM_ADDR[12]~reg0.CLK
clk => SRAM_ADDR[13]~reg0.CLK
clk => SRAM_ADDR[14]~reg0.CLK
clk => SRAM_ADDR[15]~reg0.CLK
clk => SRAM_ADDR[16]~reg0.CLK
clk => SRAM_ADDR[17]~reg0.CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_ADDR.OUTPUTSELECT
reset => SRAM_LB_N.OUTPUTSELECT
reset => SRAM_UB_N.OUTPUTSELECT
reset => SRAM_CE_N.OUTPUTSELECT
reset => SRAM_OE_N.OUTPUTSELECT
reset => SRAM_WE_N.OUTPUTSELECT
reset => is_write.OUTPUTSELECT
reset => writedata_reg.OUTPUTSELECT
reset => writedata_reg.OUTPUTSELECT
reset => writedata_reg.OUTPUTSELECT
reset => writedata_reg.OUTPUTSELECT
reset => writedata_reg.OUTPUTSELECT
reset => writedata_reg.OUTPUTSELECT
reset => writedata_reg.OUTPUTSELECT
reset => writedata_reg.OUTPUTSELECT
reset => writedata_reg.OUTPUTSELECT
reset => writedata_reg.OUTPUTSELECT
reset => writedata_reg.OUTPUTSELECT
reset => writedata_reg.OUTPUTSELECT
reset => writedata_reg.OUTPUTSELECT
reset => writedata_reg.OUTPUTSELECT
reset => writedata_reg.OUTPUTSELECT
reset => writedata_reg.OUTPUTSELECT
address[0] => SRAM_ADDR.DATAA
address[1] => SRAM_ADDR.DATAA
address[2] => SRAM_ADDR.DATAA
address[3] => SRAM_ADDR.DATAA
address[4] => SRAM_ADDR.DATAA
address[5] => SRAM_ADDR.DATAA
address[6] => SRAM_ADDR.DATAA
address[7] => SRAM_ADDR.DATAA
address[8] => SRAM_ADDR.DATAA
address[9] => SRAM_ADDR.DATAA
address[10] => SRAM_ADDR.DATAA
address[11] => SRAM_ADDR.DATAA
address[12] => SRAM_ADDR.DATAA
address[13] => SRAM_ADDR.DATAA
address[14] => SRAM_ADDR.DATAA
address[15] => SRAM_ADDR.DATAA
address[16] => SRAM_ADDR.DATAA
address[17] => SRAM_ADDR.DATAA
byteenable[0] => SRAM_LB_N.IN1
byteenable[1] => SRAM_UB_N.IN1
read => SRAM_LB_N.IN0
read => SRAM_OE_N.DATAA
write => SRAM_LB_N.IN1
write => is_write.DATAA
write => SRAM_WE_N.DATAA
writedata[0] => writedata_reg.DATAA
writedata[1] => writedata_reg.DATAA
writedata[2] => writedata_reg.DATAA
writedata[3] => writedata_reg.DATAA
writedata[4] => writedata_reg.DATAA
writedata[5] => writedata_reg.DATAA
writedata[6] => writedata_reg.DATAA
writedata[7] => writedata_reg.DATAA
writedata[8] => writedata_reg.DATAA
writedata[9] => writedata_reg.DATAA
writedata[10] => writedata_reg.DATAA
writedata[11] => writedata_reg.DATAA
writedata[12] => writedata_reg.DATAA
writedata[13] => writedata_reg.DATAA
writedata[14] => writedata_reg.DATAA
writedata[15] => writedata_reg.DATAA
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[0] <= SRAM_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= SRAM_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= SRAM_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= SRAM_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= SRAM_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= SRAM_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= SRAM_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= SRAM_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= SRAM_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= SRAM_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= SRAM_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= SRAM_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= SRAM_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= SRAM_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= SRAM_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= SRAM_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= SRAM_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= SRAM_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= SRAM_LB_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= SRAM_UB_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= SRAM_CE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N <= SRAM_OE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N <= SRAM_WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|switches_s1_arbitrator:the_switches_s1
clk => d1_switches_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => switches_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => switches_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => Equal0.IN20
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN18
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN17
cpu_0_data_master_address_to_slave[9] => Equal0.IN16
cpu_0_data_master_address_to_slave[10] => Equal0.IN15
cpu_0_data_master_address_to_slave[11] => Equal0.IN14
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN13
cpu_0_data_master_address_to_slave[14] => Equal0.IN12
cpu_0_data_master_address_to_slave[15] => Equal0.IN11
cpu_0_data_master_address_to_slave[16] => Equal0.IN10
cpu_0_data_master_address_to_slave[17] => Equal0.IN9
cpu_0_data_master_address_to_slave[18] => Equal0.IN8
cpu_0_data_master_address_to_slave[19] => Equal0.IN7
cpu_0_data_master_address_to_slave[20] => Equal0.IN1
cpu_0_data_master_address_to_slave[21] => Equal0.IN6
cpu_0_data_master_address_to_slave[22] => Equal0.IN5
cpu_0_data_master_address_to_slave[23] => Equal0.IN4
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter[0] => Equal1.IN31
cpu_0_data_master_latency_counter[1] => Equal1.IN30
cpu_0_data_master_read => cpu_0_data_master_requests_switches_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_switches_s1.IN1
cpu_0_data_master_read => cpu_0_data_master_qualified_request_switches_s1.IN1
cpu_0_data_master_read => switches_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_switches_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_switches_s1.IN1
reset_n => switches_s1_reset_n.DATAIN
reset_n => d1_switches_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
switches_s1_readdata[0] => switches_s1_readdata_from_sa[0].DATAIN
switches_s1_readdata[1] => switches_s1_readdata_from_sa[1].DATAIN
switches_s1_readdata[2] => switches_s1_readdata_from_sa[2].DATAIN
switches_s1_readdata[3] => switches_s1_readdata_from_sa[3].DATAIN
switches_s1_readdata[4] => switches_s1_readdata_from_sa[4].DATAIN
switches_s1_readdata[5] => switches_s1_readdata_from_sa[5].DATAIN
switches_s1_readdata[6] => switches_s1_readdata_from_sa[6].DATAIN
switches_s1_readdata[7] => switches_s1_readdata_from_sa[7].DATAIN
switches_s1_readdata[8] => switches_s1_readdata_from_sa[8].DATAIN
switches_s1_readdata[9] => switches_s1_readdata_from_sa[9].DATAIN
switches_s1_readdata[10] => switches_s1_readdata_from_sa[10].DATAIN
switches_s1_readdata[11] => switches_s1_readdata_from_sa[11].DATAIN
switches_s1_readdata[12] => switches_s1_readdata_from_sa[12].DATAIN
switches_s1_readdata[13] => switches_s1_readdata_from_sa[13].DATAIN
switches_s1_readdata[14] => switches_s1_readdata_from_sa[14].DATAIN
switches_s1_readdata[15] => switches_s1_readdata_from_sa[15].DATAIN
switches_s1_readdata[16] => switches_s1_readdata_from_sa[16].DATAIN
switches_s1_readdata[17] => switches_s1_readdata_from_sa[17].DATAIN
cpu_0_data_master_granted_switches_s1 <= cpu_0_data_master_qualified_request_switches_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_switches_s1 <= cpu_0_data_master_qualified_request_switches_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_switches_s1 <= cpu_0_data_master_read_data_valid_switches_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_switches_s1 <= cpu_0_data_master_requests_switches_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_switches_s1_end_xfer <= d1_switches_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
switches_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[0] <= switches_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[1] <= switches_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[2] <= switches_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[3] <= switches_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[4] <= switches_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[5] <= switches_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[6] <= switches_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[7] <= switches_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[8] <= switches_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[9] <= switches_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[10] <= switches_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[11] <= switches_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[12] <= switches_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[13] <= switches_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[14] <= switches_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[15] <= switches_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[16] <= switches_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_readdata_from_sa[17] <= switches_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
switches_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|switches:the_switches
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
in_port[16] => read_mux_out[16].IN1
in_port[17] => read_mux_out[17].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|sysid_control_slave_arbitrator:the_sysid_control_slave
clk => d1_sysid_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => sysid_control_slave_address.DATAIN
cpu_0_data_master_address_to_slave[3] => Equal0.IN6
cpu_0_data_master_address_to_slave[4] => Equal0.IN5
cpu_0_data_master_address_to_slave[5] => Equal0.IN21
cpu_0_data_master_address_to_slave[6] => Equal0.IN4
cpu_0_data_master_address_to_slave[7] => Equal0.IN3
cpu_0_data_master_address_to_slave[8] => Equal0.IN20
cpu_0_data_master_address_to_slave[9] => Equal0.IN19
cpu_0_data_master_address_to_slave[10] => Equal0.IN18
cpu_0_data_master_address_to_slave[11] => Equal0.IN17
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN16
cpu_0_data_master_address_to_slave[14] => Equal0.IN15
cpu_0_data_master_address_to_slave[15] => Equal0.IN14
cpu_0_data_master_address_to_slave[16] => Equal0.IN13
cpu_0_data_master_address_to_slave[17] => Equal0.IN12
cpu_0_data_master_address_to_slave[18] => Equal0.IN11
cpu_0_data_master_address_to_slave[19] => Equal0.IN10
cpu_0_data_master_address_to_slave[20] => Equal0.IN1
cpu_0_data_master_address_to_slave[21] => Equal0.IN9
cpu_0_data_master_address_to_slave[22] => Equal0.IN8
cpu_0_data_master_address_to_slave[23] => Equal0.IN7
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter[0] => Equal1.IN31
cpu_0_data_master_latency_counter[1] => Equal1.IN30
cpu_0_data_master_read => cpu_0_data_master_requests_sysid_control_slave.IN0
cpu_0_data_master_read => cpu_0_data_master_requests_sysid_control_slave.IN1
cpu_0_data_master_read => cpu_0_data_master_qualified_request_sysid_control_slave.IN1
cpu_0_data_master_read => sysid_control_slave_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_sysid_control_slave.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_sysid_control_slave.IN1
reset_n => d1_sysid_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sysid_control_slave_readdata[0] => sysid_control_slave_readdata_from_sa[0].DATAIN
sysid_control_slave_readdata[1] => sysid_control_slave_readdata_from_sa[1].DATAIN
sysid_control_slave_readdata[2] => sysid_control_slave_readdata_from_sa[2].DATAIN
sysid_control_slave_readdata[3] => sysid_control_slave_readdata_from_sa[3].DATAIN
sysid_control_slave_readdata[4] => sysid_control_slave_readdata_from_sa[4].DATAIN
sysid_control_slave_readdata[5] => sysid_control_slave_readdata_from_sa[5].DATAIN
sysid_control_slave_readdata[6] => sysid_control_slave_readdata_from_sa[6].DATAIN
sysid_control_slave_readdata[7] => sysid_control_slave_readdata_from_sa[7].DATAIN
sysid_control_slave_readdata[8] => sysid_control_slave_readdata_from_sa[8].DATAIN
sysid_control_slave_readdata[9] => sysid_control_slave_readdata_from_sa[9].DATAIN
sysid_control_slave_readdata[10] => sysid_control_slave_readdata_from_sa[10].DATAIN
sysid_control_slave_readdata[11] => sysid_control_slave_readdata_from_sa[11].DATAIN
sysid_control_slave_readdata[12] => sysid_control_slave_readdata_from_sa[12].DATAIN
sysid_control_slave_readdata[13] => sysid_control_slave_readdata_from_sa[13].DATAIN
sysid_control_slave_readdata[14] => sysid_control_slave_readdata_from_sa[14].DATAIN
sysid_control_slave_readdata[15] => sysid_control_slave_readdata_from_sa[15].DATAIN
sysid_control_slave_readdata[16] => sysid_control_slave_readdata_from_sa[16].DATAIN
sysid_control_slave_readdata[17] => sysid_control_slave_readdata_from_sa[17].DATAIN
sysid_control_slave_readdata[18] => sysid_control_slave_readdata_from_sa[18].DATAIN
sysid_control_slave_readdata[19] => sysid_control_slave_readdata_from_sa[19].DATAIN
sysid_control_slave_readdata[20] => sysid_control_slave_readdata_from_sa[20].DATAIN
sysid_control_slave_readdata[21] => sysid_control_slave_readdata_from_sa[21].DATAIN
sysid_control_slave_readdata[22] => sysid_control_slave_readdata_from_sa[22].DATAIN
sysid_control_slave_readdata[23] => sysid_control_slave_readdata_from_sa[23].DATAIN
sysid_control_slave_readdata[24] => sysid_control_slave_readdata_from_sa[24].DATAIN
sysid_control_slave_readdata[25] => sysid_control_slave_readdata_from_sa[25].DATAIN
sysid_control_slave_readdata[26] => sysid_control_slave_readdata_from_sa[26].DATAIN
sysid_control_slave_readdata[27] => sysid_control_slave_readdata_from_sa[27].DATAIN
sysid_control_slave_readdata[28] => sysid_control_slave_readdata_from_sa[28].DATAIN
sysid_control_slave_readdata[29] => sysid_control_slave_readdata_from_sa[29].DATAIN
sysid_control_slave_readdata[30] => sysid_control_slave_readdata_from_sa[30].DATAIN
sysid_control_slave_readdata[31] => sysid_control_slave_readdata_from_sa[31].DATAIN
cpu_0_data_master_granted_sysid_control_slave <= cpu_0_data_master_qualified_request_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_sysid_control_slave <= cpu_0_data_master_qualified_request_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_sysid_control_slave <= cpu_0_data_master_read_data_valid_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_sysid_control_slave <= cpu_0_data_master_requests_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_sysid_control_slave_end_xfer <= d1_sysid_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_address <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[0] <= sysid_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[1] <= sysid_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[2] <= sysid_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[3] <= sysid_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[4] <= sysid_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[5] <= sysid_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[6] <= sysid_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[7] <= sysid_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[8] <= sysid_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[9] <= sysid_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[10] <= sysid_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[11] <= sysid_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[12] <= sysid_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[13] <= sysid_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[14] <= sysid_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[15] <= sysid_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[16] <= sysid_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[17] <= sysid_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[18] <= sysid_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[19] <= sysid_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[20] <= sysid_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[21] <= sysid_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[22] <= sysid_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[23] <= sysid_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[24] <= sysid_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[25] <= sysid_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[26] <= sysid_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[27] <= sysid_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[28] <= sysid_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[29] <= sysid_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[30] <= sysid_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[31] <= sysid_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|sysid:the_sysid
address => readdata[27].DATAIN
address => readdata[26].DATAIN
address => readdata[25].DATAIN
address => readdata[21].DATAIN
address => readdata[20].DATAIN
address => readdata[19].DATAIN
address => readdata[18].DATAIN
address => readdata[17].DATAIN
address => readdata[16].DATAIN
address => readdata[15].DATAIN
address => readdata[14].DATAIN
address => readdata[12].DATAIN
address => readdata[11].DATAIN
address => readdata[9].DATAIN
address => readdata[8].DATAIN
address => readdata[6].DATAIN
address => readdata[4].DATAIN
address => readdata[2].DATAIN
address => readdata[0].DATAIN
readdata[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= <VCC>
readdata[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= <GND>
readdata[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= <GND>
readdata[6] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= <VCC>
readdata[8] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= <GND>
readdata[11] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= <VCC>
readdata[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <VCC>
readdata[31] <= <GND>


|gm_controller|processor1:the_processor1|timer_0_s1_arbitrator:the_timer_0_s1
clk => d1_timer_0_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_0_data_master_address_to_slave[0] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[1] => ~NO_FANOUT~
cpu_0_data_master_address_to_slave[2] => timer_0_s1_address[0].DATAIN
cpu_0_data_master_address_to_slave[3] => timer_0_s1_address[1].DATAIN
cpu_0_data_master_address_to_slave[4] => timer_0_s1_address[2].DATAIN
cpu_0_data_master_address_to_slave[5] => Equal0.IN19
cpu_0_data_master_address_to_slave[6] => Equal0.IN18
cpu_0_data_master_address_to_slave[7] => Equal0.IN17
cpu_0_data_master_address_to_slave[8] => Equal0.IN16
cpu_0_data_master_address_to_slave[9] => Equal0.IN15
cpu_0_data_master_address_to_slave[10] => Equal0.IN14
cpu_0_data_master_address_to_slave[11] => Equal0.IN13
cpu_0_data_master_address_to_slave[12] => Equal0.IN2
cpu_0_data_master_address_to_slave[13] => Equal0.IN12
cpu_0_data_master_address_to_slave[14] => Equal0.IN11
cpu_0_data_master_address_to_slave[15] => Equal0.IN10
cpu_0_data_master_address_to_slave[16] => Equal0.IN9
cpu_0_data_master_address_to_slave[17] => Equal0.IN8
cpu_0_data_master_address_to_slave[18] => Equal0.IN7
cpu_0_data_master_address_to_slave[19] => Equal0.IN6
cpu_0_data_master_address_to_slave[20] => Equal0.IN1
cpu_0_data_master_address_to_slave[21] => Equal0.IN5
cpu_0_data_master_address_to_slave[22] => Equal0.IN4
cpu_0_data_master_address_to_slave[23] => Equal0.IN3
cpu_0_data_master_address_to_slave[24] => Equal0.IN0
cpu_0_data_master_latency_counter[0] => Equal1.IN31
cpu_0_data_master_latency_counter[1] => Equal1.IN30
cpu_0_data_master_read => cpu_0_data_master_requests_timer_0_s1.IN0
cpu_0_data_master_read => cpu_0_data_master_qualified_request_timer_0_s1.IN1
cpu_0_data_master_read => timer_0_s1_in_a_read_cycle.IN1
cpu_0_data_master_read_data_valid_sdram_0_s1_shift_register => cpu_0_data_master_qualified_request_timer_0_s1.IN1
cpu_0_data_master_write => cpu_0_data_master_requests_timer_0_s1.IN1
cpu_0_data_master_write => timer_0_s1_write_n.IN1
cpu_0_data_master_writedata[0] => timer_0_s1_writedata[0].DATAIN
cpu_0_data_master_writedata[1] => timer_0_s1_writedata[1].DATAIN
cpu_0_data_master_writedata[2] => timer_0_s1_writedata[2].DATAIN
cpu_0_data_master_writedata[3] => timer_0_s1_writedata[3].DATAIN
cpu_0_data_master_writedata[4] => timer_0_s1_writedata[4].DATAIN
cpu_0_data_master_writedata[5] => timer_0_s1_writedata[5].DATAIN
cpu_0_data_master_writedata[6] => timer_0_s1_writedata[6].DATAIN
cpu_0_data_master_writedata[7] => timer_0_s1_writedata[7].DATAIN
cpu_0_data_master_writedata[8] => timer_0_s1_writedata[8].DATAIN
cpu_0_data_master_writedata[9] => timer_0_s1_writedata[9].DATAIN
cpu_0_data_master_writedata[10] => timer_0_s1_writedata[10].DATAIN
cpu_0_data_master_writedata[11] => timer_0_s1_writedata[11].DATAIN
cpu_0_data_master_writedata[12] => timer_0_s1_writedata[12].DATAIN
cpu_0_data_master_writedata[13] => timer_0_s1_writedata[13].DATAIN
cpu_0_data_master_writedata[14] => timer_0_s1_writedata[14].DATAIN
cpu_0_data_master_writedata[15] => timer_0_s1_writedata[15].DATAIN
cpu_0_data_master_writedata[16] => ~NO_FANOUT~
cpu_0_data_master_writedata[17] => ~NO_FANOUT~
cpu_0_data_master_writedata[18] => ~NO_FANOUT~
cpu_0_data_master_writedata[19] => ~NO_FANOUT~
cpu_0_data_master_writedata[20] => ~NO_FANOUT~
cpu_0_data_master_writedata[21] => ~NO_FANOUT~
cpu_0_data_master_writedata[22] => ~NO_FANOUT~
cpu_0_data_master_writedata[23] => ~NO_FANOUT~
cpu_0_data_master_writedata[24] => ~NO_FANOUT~
cpu_0_data_master_writedata[25] => ~NO_FANOUT~
cpu_0_data_master_writedata[26] => ~NO_FANOUT~
cpu_0_data_master_writedata[27] => ~NO_FANOUT~
cpu_0_data_master_writedata[28] => ~NO_FANOUT~
cpu_0_data_master_writedata[29] => ~NO_FANOUT~
cpu_0_data_master_writedata[30] => ~NO_FANOUT~
cpu_0_data_master_writedata[31] => ~NO_FANOUT~
reset_n => timer_0_s1_reset_n.DATAIN
reset_n => d1_timer_0_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
timer_0_s1_irq => timer_0_s1_irq_from_sa.DATAIN
timer_0_s1_readdata[0] => timer_0_s1_readdata_from_sa[0].DATAIN
timer_0_s1_readdata[1] => timer_0_s1_readdata_from_sa[1].DATAIN
timer_0_s1_readdata[2] => timer_0_s1_readdata_from_sa[2].DATAIN
timer_0_s1_readdata[3] => timer_0_s1_readdata_from_sa[3].DATAIN
timer_0_s1_readdata[4] => timer_0_s1_readdata_from_sa[4].DATAIN
timer_0_s1_readdata[5] => timer_0_s1_readdata_from_sa[5].DATAIN
timer_0_s1_readdata[6] => timer_0_s1_readdata_from_sa[6].DATAIN
timer_0_s1_readdata[7] => timer_0_s1_readdata_from_sa[7].DATAIN
timer_0_s1_readdata[8] => timer_0_s1_readdata_from_sa[8].DATAIN
timer_0_s1_readdata[9] => timer_0_s1_readdata_from_sa[9].DATAIN
timer_0_s1_readdata[10] => timer_0_s1_readdata_from_sa[10].DATAIN
timer_0_s1_readdata[11] => timer_0_s1_readdata_from_sa[11].DATAIN
timer_0_s1_readdata[12] => timer_0_s1_readdata_from_sa[12].DATAIN
timer_0_s1_readdata[13] => timer_0_s1_readdata_from_sa[13].DATAIN
timer_0_s1_readdata[14] => timer_0_s1_readdata_from_sa[14].DATAIN
timer_0_s1_readdata[15] => timer_0_s1_readdata_from_sa[15].DATAIN
cpu_0_data_master_granted_timer_0_s1 <= cpu_0_data_master_qualified_request_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_qualified_request_timer_0_s1 <= cpu_0_data_master_qualified_request_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_read_data_valid_timer_0_s1 <= cpu_0_data_master_read_data_valid_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_0_data_master_requests_timer_0_s1 <= cpu_0_data_master_requests_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_timer_0_s1_end_xfer <= d1_timer_0_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_address[0] <= cpu_0_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_address[1] <= cpu_0_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_address[2] <= cpu_0_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_chipselect <= cpu_0_data_master_qualified_request_timer_0_s1.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_irq_from_sa <= timer_0_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[0] <= timer_0_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[1] <= timer_0_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[2] <= timer_0_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[3] <= timer_0_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[4] <= timer_0_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[5] <= timer_0_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[6] <= timer_0_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[7] <= timer_0_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[8] <= timer_0_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[9] <= timer_0_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[10] <= timer_0_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[11] <= timer_0_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[12] <= timer_0_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[13] <= timer_0_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[14] <= timer_0_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_readdata_from_sa[15] <= timer_0_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_write_n <= timer_0_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[0] <= cpu_0_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[1] <= cpu_0_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[2] <= cpu_0_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[3] <= cpu_0_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[4] <= cpu_0_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[5] <= cpu_0_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[6] <= cpu_0_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[7] <= cpu_0_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[8] <= cpu_0_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[9] <= cpu_0_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[10] <= cpu_0_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[11] <= cpu_0_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[12] <= cpu_0_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[13] <= cpu_0_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[14] <= cpu_0_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
timer_0_s1_writedata[15] <= cpu_0_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|timer_0:the_timer_0
address[0] => Equal1.IN30
address[0] => Equal2.IN60
address[0] => Equal3.IN30
address[0] => Equal4.IN60
address[0] => Equal5.IN60
address[0] => Equal6.IN31
address[1] => Equal1.IN60
address[1] => Equal2.IN59
address[1] => Equal3.IN29
address[1] => Equal4.IN29
address[1] => Equal5.IN30
address[1] => Equal6.IN30
address[2] => Equal1.IN29
address[2] => Equal2.IN29
address[2] => Equal3.IN60
address[2] => Equal4.IN59
address[2] => Equal5.IN29
address[2] => Equal6.IN29
chipselect => period_l_wr_strobe.IN0
clk => control_register[0].CLK
clk => control_register[1].CLK
clk => control_register[2].CLK
clk => control_register[3].CLK
clk => counter_snapshot[0].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[31].CLK
clk => period_h_register[0].CLK
clk => period_h_register[1].CLK
clk => period_h_register[2].CLK
clk => period_h_register[3].CLK
clk => period_h_register[4].CLK
clk => period_h_register[5].CLK
clk => period_h_register[6].CLK
clk => period_h_register[7].CLK
clk => period_h_register[8].CLK
clk => period_h_register[9].CLK
clk => period_h_register[10].CLK
clk => period_h_register[11].CLK
clk => period_h_register[12].CLK
clk => period_h_register[13].CLK
clk => period_h_register[14].CLK
clk => period_h_register[15].CLK
clk => period_l_register[0].CLK
clk => period_l_register[1].CLK
clk => period_l_register[2].CLK
clk => period_l_register[3].CLK
clk => period_l_register[4].CLK
clk => period_l_register[5].CLK
clk => period_l_register[6].CLK
clk => period_l_register[7].CLK
clk => period_l_register[8].CLK
clk => period_l_register[9].CLK
clk => period_l_register[10].CLK
clk => period_l_register[11].CLK
clk => period_l_register[12].CLK
clk => period_l_register[13].CLK
clk => period_l_register[14].CLK
clk => period_l_register[15].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
clk => internal_counter[24].CLK
clk => internal_counter[25].CLK
clk => internal_counter[26].CLK
clk => internal_counter[27].CLK
clk => internal_counter[28].CLK
clk => internal_counter[29].CLK
clk => internal_counter[30].CLK
clk => internal_counter[31].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[4].ACLR
reset_n => internal_counter[5].ACLR
reset_n => internal_counter[6].PRESET
reset_n => internal_counter[7].ACLR
reset_n => internal_counter[8].PRESET
reset_n => internal_counter[9].PRESET
reset_n => internal_counter[10].ACLR
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].ACLR
reset_n => internal_counter[13].ACLR
reset_n => internal_counter[14].PRESET
reset_n => internal_counter[15].PRESET
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].ACLR
reset_n => internal_counter[19].ACLR
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[31].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].PRESET
reset_n => period_l_register[4].ACLR
reset_n => period_l_register[5].ACLR
reset_n => period_l_register[6].PRESET
reset_n => period_l_register[7].ACLR
reset_n => period_l_register[8].PRESET
reset_n => period_l_register[9].PRESET
reset_n => period_l_register[10].ACLR
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].ACLR
reset_n => period_l_register[13].ACLR
reset_n => period_l_register[14].PRESET
reset_n => period_l_register[15].PRESET
reset_n => period_h_register[0].ACLR
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].ACLR
reset_n => period_h_register[3].ACLR
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
write_n => period_l_wr_strobe.IN1
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN1
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|vga_0_avalon_vga_sink_arbitrator:the_vga_0_avalon_vga_sink
clk => ~NO_FANOUT~
pixel_buffer_0_avalon_pixel_buffer_source_data[0] => vga_0_avalon_vga_sink_data[0].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[1] => vga_0_avalon_vga_sink_data[1].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[2] => vga_0_avalon_vga_sink_data[2].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[3] => vga_0_avalon_vga_sink_data[3].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[4] => vga_0_avalon_vga_sink_data[4].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[5] => vga_0_avalon_vga_sink_data[5].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[6] => vga_0_avalon_vga_sink_data[6].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[7] => vga_0_avalon_vga_sink_data[7].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[8] => vga_0_avalon_vga_sink_data[8].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[9] => vga_0_avalon_vga_sink_data[9].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[10] => vga_0_avalon_vga_sink_data[10].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[11] => vga_0_avalon_vga_sink_data[11].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[12] => vga_0_avalon_vga_sink_data[12].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[13] => vga_0_avalon_vga_sink_data[13].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[14] => vga_0_avalon_vga_sink_data[14].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[15] => vga_0_avalon_vga_sink_data[15].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[16] => vga_0_avalon_vga_sink_data[16].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[17] => vga_0_avalon_vga_sink_data[17].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[18] => vga_0_avalon_vga_sink_data[18].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[19] => vga_0_avalon_vga_sink_data[19].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[20] => vga_0_avalon_vga_sink_data[20].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[21] => vga_0_avalon_vga_sink_data[21].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[22] => vga_0_avalon_vga_sink_data[22].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[23] => vga_0_avalon_vga_sink_data[23].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[24] => vga_0_avalon_vga_sink_data[24].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[25] => vga_0_avalon_vga_sink_data[25].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[26] => vga_0_avalon_vga_sink_data[26].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[27] => vga_0_avalon_vga_sink_data[27].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[28] => vga_0_avalon_vga_sink_data[28].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_data[29] => vga_0_avalon_vga_sink_data[29].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_empty[0] => vga_0_avalon_vga_sink_empty[0].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_empty[1] => vga_0_avalon_vga_sink_empty[1].DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_endofpacket => vga_0_avalon_vga_sink_endofpacket.DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_startofpacket => vga_0_avalon_vga_sink_startofpacket.DATAIN
pixel_buffer_0_avalon_pixel_buffer_source_valid => vga_0_avalon_vga_sink_valid.DATAIN
reset_n => vga_0_avalon_vga_sink_reset.DATAIN
vga_0_avalon_vga_sink_ready => vga_0_avalon_vga_sink_ready_from_sa.DATAIN
vga_0_avalon_vga_sink_data[0] <= pixel_buffer_0_avalon_pixel_buffer_source_data[0].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[1] <= pixel_buffer_0_avalon_pixel_buffer_source_data[1].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[2] <= pixel_buffer_0_avalon_pixel_buffer_source_data[2].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[3] <= pixel_buffer_0_avalon_pixel_buffer_source_data[3].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[4] <= pixel_buffer_0_avalon_pixel_buffer_source_data[4].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[5] <= pixel_buffer_0_avalon_pixel_buffer_source_data[5].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[6] <= pixel_buffer_0_avalon_pixel_buffer_source_data[6].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[7] <= pixel_buffer_0_avalon_pixel_buffer_source_data[7].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[8] <= pixel_buffer_0_avalon_pixel_buffer_source_data[8].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[9] <= pixel_buffer_0_avalon_pixel_buffer_source_data[9].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[10] <= pixel_buffer_0_avalon_pixel_buffer_source_data[10].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[11] <= pixel_buffer_0_avalon_pixel_buffer_source_data[11].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[12] <= pixel_buffer_0_avalon_pixel_buffer_source_data[12].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[13] <= pixel_buffer_0_avalon_pixel_buffer_source_data[13].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[14] <= pixel_buffer_0_avalon_pixel_buffer_source_data[14].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[15] <= pixel_buffer_0_avalon_pixel_buffer_source_data[15].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[16] <= pixel_buffer_0_avalon_pixel_buffer_source_data[16].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[17] <= pixel_buffer_0_avalon_pixel_buffer_source_data[17].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[18] <= pixel_buffer_0_avalon_pixel_buffer_source_data[18].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[19] <= pixel_buffer_0_avalon_pixel_buffer_source_data[19].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[20] <= pixel_buffer_0_avalon_pixel_buffer_source_data[20].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[21] <= pixel_buffer_0_avalon_pixel_buffer_source_data[21].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[22] <= pixel_buffer_0_avalon_pixel_buffer_source_data[22].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[23] <= pixel_buffer_0_avalon_pixel_buffer_source_data[23].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[24] <= pixel_buffer_0_avalon_pixel_buffer_source_data[24].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[25] <= pixel_buffer_0_avalon_pixel_buffer_source_data[25].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[26] <= pixel_buffer_0_avalon_pixel_buffer_source_data[26].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[27] <= pixel_buffer_0_avalon_pixel_buffer_source_data[27].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[28] <= pixel_buffer_0_avalon_pixel_buffer_source_data[28].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_data[29] <= pixel_buffer_0_avalon_pixel_buffer_source_data[29].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_empty[0] <= pixel_buffer_0_avalon_pixel_buffer_source_empty[0].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_empty[1] <= pixel_buffer_0_avalon_pixel_buffer_source_empty[1].DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_endofpacket <= pixel_buffer_0_avalon_pixel_buffer_source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_ready_from_sa <= vga_0_avalon_vga_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_startofpacket <= pixel_buffer_0_avalon_pixel_buffer_source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
vga_0_avalon_vga_sink_valid <= pixel_buffer_0_avalon_pixel_buffer_source_valid.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|vga_0:the_vga_0
clk => clk.IN1
reset => reset.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
startofpacket => always1.IN0
startofpacket => ready.IN0
endofpacket => ~NO_FANOUT~
empty[0] => ~NO_FANOUT~
empty[1] => ~NO_FANOUT~
valid => always1.IN1
valid => ready.IN1
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= VGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= VGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= VGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= VGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= VGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= VGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= VGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|vga_0:the_vga_0|Altera_UP_VGA_DAC:VGA_DAC
clk => blanking_pulse.CLK
clk => vblanking_pulse.CLK
clk => hblanking_pulse.CLK
clk => csync_pulse.CLK
clk => vsync_pulse.CLK
clk => hsync_pulse.CLK
clk => early_vsync_pulse.CLK
clk => early_hsync_pulse.CLK
clk => end_of_frame~reg0.CLK
clk => end_of_active_frame~reg0.CLK
clk => line_counter[1].CLK
clk => line_counter[2].CLK
clk => line_counter[3].CLK
clk => line_counter[4].CLK
clk => line_counter[5].CLK
clk => line_counter[6].CLK
clk => line_counter[7].CLK
clk => line_counter[8].CLK
clk => line_counter[9].CLK
clk => line_counter[10].CLK
clk => pixel_counter[1].CLK
clk => pixel_counter[2].CLK
clk => pixel_counter[3].CLK
clk => pixel_counter[4].CLK
clk => pixel_counter[5].CLK
clk => pixel_counter[6].CLK
clk => pixel_counter[7].CLK
clk => pixel_counter[8].CLK
clk => pixel_counter[9].CLK
clk => pixel_counter[10].CLK
clk => vga_data_en~reg0.CLK
clk => vga_color[0]~reg0.CLK
clk => vga_color[1]~reg0.CLK
clk => vga_color[2]~reg0.CLK
clk => vga_color[3]~reg0.CLK
clk => vga_color[4]~reg0.CLK
clk => vga_color[5]~reg0.CLK
clk => vga_color[6]~reg0.CLK
clk => vga_color[7]~reg0.CLK
clk => vga_color[8]~reg0.CLK
clk => vga_color[9]~reg0.CLK
clk => vga_blue[0]~reg0.CLK
clk => vga_blue[1]~reg0.CLK
clk => vga_blue[2]~reg0.CLK
clk => vga_blue[3]~reg0.CLK
clk => vga_blue[4]~reg0.CLK
clk => vga_blue[5]~reg0.CLK
clk => vga_blue[6]~reg0.CLK
clk => vga_blue[7]~reg0.CLK
clk => vga_blue[8]~reg0.CLK
clk => vga_blue[9]~reg0.CLK
clk => vga_green[0]~reg0.CLK
clk => vga_green[1]~reg0.CLK
clk => vga_green[2]~reg0.CLK
clk => vga_green[3]~reg0.CLK
clk => vga_green[4]~reg0.CLK
clk => vga_green[5]~reg0.CLK
clk => vga_green[6]~reg0.CLK
clk => vga_green[7]~reg0.CLK
clk => vga_green[8]~reg0.CLK
clk => vga_green[9]~reg0.CLK
clk => vga_red[0]~reg0.CLK
clk => vga_red[1]~reg0.CLK
clk => vga_red[2]~reg0.CLK
clk => vga_red[3]~reg0.CLK
clk => vga_red[4]~reg0.CLK
clk => vga_red[5]~reg0.CLK
clk => vga_red[6]~reg0.CLK
clk => vga_red[7]~reg0.CLK
clk => vga_red[8]~reg0.CLK
clk => vga_red[9]~reg0.CLK
clk => vga_v_sync~reg0.CLK
clk => vga_h_sync~reg0.CLK
clk => vga_blank~reg0.CLK
clk => vga_c_sync~reg0.CLK
clk_en => vga_blank.OUTPUTSELECT
clk_en => vga_c_sync.OUTPUTSELECT
clk_en => vga_h_sync.OUTPUTSELECT
clk_en => vga_v_sync.OUTPUTSELECT
clk_en => vga_data_en.OUTPUTSELECT
clk_en => vga_red.OUTPUTSELECT
clk_en => vga_red.OUTPUTSELECT
clk_en => vga_red.OUTPUTSELECT
clk_en => vga_red.OUTPUTSELECT
clk_en => vga_red.OUTPUTSELECT
clk_en => vga_red.OUTPUTSELECT
clk_en => vga_red.OUTPUTSELECT
clk_en => vga_red.OUTPUTSELECT
clk_en => vga_red.OUTPUTSELECT
clk_en => vga_red.OUTPUTSELECT
clk_en => vga_green.OUTPUTSELECT
clk_en => vga_green.OUTPUTSELECT
clk_en => vga_green.OUTPUTSELECT
clk_en => vga_green.OUTPUTSELECT
clk_en => vga_green.OUTPUTSELECT
clk_en => vga_green.OUTPUTSELECT
clk_en => vga_green.OUTPUTSELECT
clk_en => vga_green.OUTPUTSELECT
clk_en => vga_green.OUTPUTSELECT
clk_en => vga_green.OUTPUTSELECT
clk_en => vga_blue.OUTPUTSELECT
clk_en => vga_blue.OUTPUTSELECT
clk_en => vga_blue.OUTPUTSELECT
clk_en => vga_blue.OUTPUTSELECT
clk_en => vga_blue.OUTPUTSELECT
clk_en => vga_blue.OUTPUTSELECT
clk_en => vga_blue.OUTPUTSELECT
clk_en => vga_blue.OUTPUTSELECT
clk_en => vga_blue.OUTPUTSELECT
clk_en => vga_blue.OUTPUTSELECT
clk_en => vga_color.OUTPUTSELECT
clk_en => vga_color.OUTPUTSELECT
clk_en => vga_color.OUTPUTSELECT
clk_en => vga_color.OUTPUTSELECT
clk_en => vga_color.OUTPUTSELECT
clk_en => vga_color.OUTPUTSELECT
clk_en => vga_color.OUTPUTSELECT
clk_en => vga_color.OUTPUTSELECT
clk_en => vga_color.OUTPUTSELECT
clk_en => vga_color.OUTPUTSELECT
clk_en => pixel_counter.OUTPUTSELECT
clk_en => pixel_counter.OUTPUTSELECT
clk_en => pixel_counter.OUTPUTSELECT
clk_en => pixel_counter.OUTPUTSELECT
clk_en => pixel_counter.OUTPUTSELECT
clk_en => pixel_counter.OUTPUTSELECT
clk_en => pixel_counter.OUTPUTSELECT
clk_en => pixel_counter.OUTPUTSELECT
clk_en => pixel_counter.OUTPUTSELECT
clk_en => pixel_counter.OUTPUTSELECT
clk_en => line_counter.OUTPUTSELECT
clk_en => line_counter.OUTPUTSELECT
clk_en => line_counter.OUTPUTSELECT
clk_en => line_counter.OUTPUTSELECT
clk_en => line_counter.OUTPUTSELECT
clk_en => line_counter.OUTPUTSELECT
clk_en => line_counter.OUTPUTSELECT
clk_en => line_counter.OUTPUTSELECT
clk_en => line_counter.OUTPUTSELECT
clk_en => line_counter.OUTPUTSELECT
clk_en => end_of_active_frame.OUTPUTSELECT
clk_en => end_of_frame.OUTPUTSELECT
clk_en => early_hsync_pulse.OUTPUTSELECT
clk_en => early_vsync_pulse.OUTPUTSELECT
clk_en => hsync_pulse.OUTPUTSELECT
clk_en => vsync_pulse.OUTPUTSELECT
clk_en => csync_pulse.OUTPUTSELECT
clk_en => hblanking_pulse.OUTPUTSELECT
clk_en => vblanking_pulse.OUTPUTSELECT
clk_en => blanking_pulse.OUTPUTSELECT
clk_en => waitrequest.IN1
reset => vga_c_sync.OUTPUTSELECT
reset => vga_blank.OUTPUTSELECT
reset => vga_h_sync.OUTPUTSELECT
reset => vga_v_sync.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => vga_color.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => end_of_active_frame.OUTPUTSELECT
reset => end_of_frame.OUTPUTSELECT
reset => early_hsync_pulse.OUTPUTSELECT
reset => early_vsync_pulse.OUTPUTSELECT
reset => hsync_pulse.OUTPUTSELECT
reset => vsync_pulse.OUTPUTSELECT
reset => csync_pulse.OUTPUTSELECT
reset => hblanking_pulse.OUTPUTSELECT
reset => vblanking_pulse.OUTPUTSELECT
reset => blanking_pulse.OUTPUTSELECT
reset => vga_data_en~reg0.ENA
red_to_vga_display[0] => vga_color.IN0
red_to_vga_display[0] => vga_red.DATAA
red_to_vga_display[1] => vga_color.IN0
red_to_vga_display[1] => vga_red.DATAA
red_to_vga_display[2] => vga_color.IN0
red_to_vga_display[2] => vga_red.DATAA
red_to_vga_display[3] => vga_color.IN0
red_to_vga_display[3] => vga_red.DATAA
red_to_vga_display[4] => vga_color.IN0
red_to_vga_display[4] => vga_red.DATAA
red_to_vga_display[5] => vga_color.IN0
red_to_vga_display[5] => vga_red.DATAA
red_to_vga_display[6] => vga_color.IN0
red_to_vga_display[6] => vga_red.DATAA
red_to_vga_display[7] => vga_color.IN0
red_to_vga_display[7] => vga_red.DATAA
red_to_vga_display[8] => vga_color.IN0
red_to_vga_display[8] => vga_red.DATAA
red_to_vga_display[9] => vga_color.IN0
red_to_vga_display[9] => vga_red.DATAA
green_to_vga_display[0] => vga_color.IN0
green_to_vga_display[0] => vga_green.DATAA
green_to_vga_display[1] => vga_color.IN0
green_to_vga_display[1] => vga_green.DATAA
green_to_vga_display[2] => vga_color.IN0
green_to_vga_display[2] => vga_green.DATAA
green_to_vga_display[3] => vga_color.IN0
green_to_vga_display[3] => vga_green.DATAA
green_to_vga_display[4] => vga_color.IN0
green_to_vga_display[4] => vga_green.DATAA
green_to_vga_display[5] => vga_color.IN0
green_to_vga_display[5] => vga_green.DATAA
green_to_vga_display[6] => vga_color.IN0
green_to_vga_display[6] => vga_green.DATAA
green_to_vga_display[7] => vga_color.IN0
green_to_vga_display[7] => vga_green.DATAA
green_to_vga_display[8] => vga_color.IN0
green_to_vga_display[8] => vga_green.DATAA
green_to_vga_display[9] => vga_color.IN0
green_to_vga_display[9] => vga_green.DATAA
blue_to_vga_display[0] => vga_color.IN0
blue_to_vga_display[0] => vga_blue.DATAA
blue_to_vga_display[1] => vga_color.IN0
blue_to_vga_display[1] => vga_blue.DATAA
blue_to_vga_display[2] => vga_color.IN0
blue_to_vga_display[2] => vga_blue.DATAA
blue_to_vga_display[3] => vga_color.IN0
blue_to_vga_display[3] => vga_blue.DATAA
blue_to_vga_display[4] => vga_color.IN0
blue_to_vga_display[4] => vga_blue.DATAA
blue_to_vga_display[5] => vga_color.IN0
blue_to_vga_display[5] => vga_blue.DATAA
blue_to_vga_display[6] => vga_color.IN0
blue_to_vga_display[6] => vga_blue.DATAA
blue_to_vga_display[7] => vga_color.IN0
blue_to_vga_display[7] => vga_blue.DATAA
blue_to_vga_display[8] => vga_color.IN0
blue_to_vga_display[8] => vga_blue.DATAA
blue_to_vga_display[9] => vga_color.IN0
blue_to_vga_display[9] => vga_blue.DATAA
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[0] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[1] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[2] => vga_color.IN1
color_select[3] => ~NO_FANOUT~
data_valid => ~NO_FANOUT~
waitrequest <= waitrequest.DB_MAX_OUTPUT_PORT_TYPE
end_of_active_frame <= end_of_active_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_of_frame <= end_of_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_c_sync <= vga_c_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_h_sync <= vga_h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_v_sync <= vga_v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data_en <= vga_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[0] <= vga_red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[1] <= vga_red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[2] <= vga_red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[3] <= vga_red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[4] <= vga_red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[5] <= vga_red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[6] <= vga_red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[7] <= vga_red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[8] <= vga_red[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[9] <= vga_red[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[0] <= vga_green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[1] <= vga_green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[2] <= vga_green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[3] <= vga_green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[4] <= vga_green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[5] <= vga_green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[6] <= vga_green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[7] <= vga_green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[8] <= vga_green[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[9] <= vga_green[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[0] <= vga_blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[1] <= vga_blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[2] <= vga_blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[3] <= vga_blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[4] <= vga_blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[5] <= vga_blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[6] <= vga_blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[7] <= vga_blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[8] <= vga_blue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[9] <= vga_blue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[0] <= vga_color[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[1] <= vga_color[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[2] <= vga_color[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[3] <= vga_color[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[4] <= vga_color[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[5] <= vga_color[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[6] <= vga_color[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[7] <= vga_color[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[8] <= vga_color[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color[9] <= vga_color[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|processor1:the_processor1|processor1_reset_clk_0_domain_synch_module:processor1_reset_clk_0_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|packet_buffer:p2_packets
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|gm_controller|packet_buffer:p2_packets|altsyncram:altsyncram_component
wren_a => altsyncram_66a1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_66a1:auto_generated.data_a[0]
data_a[1] => altsyncram_66a1:auto_generated.data_a[1]
data_a[2] => altsyncram_66a1:auto_generated.data_a[2]
data_a[3] => altsyncram_66a1:auto_generated.data_a[3]
data_a[4] => altsyncram_66a1:auto_generated.data_a[4]
data_a[5] => altsyncram_66a1:auto_generated.data_a[5]
data_a[6] => altsyncram_66a1:auto_generated.data_a[6]
data_a[7] => altsyncram_66a1:auto_generated.data_a[7]
data_a[8] => altsyncram_66a1:auto_generated.data_a[8]
data_a[9] => altsyncram_66a1:auto_generated.data_a[9]
data_a[10] => altsyncram_66a1:auto_generated.data_a[10]
data_a[11] => altsyncram_66a1:auto_generated.data_a[11]
data_a[12] => altsyncram_66a1:auto_generated.data_a[12]
data_a[13] => altsyncram_66a1:auto_generated.data_a[13]
data_a[14] => altsyncram_66a1:auto_generated.data_a[14]
data_a[15] => altsyncram_66a1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_66a1:auto_generated.address_a[0]
address_a[1] => altsyncram_66a1:auto_generated.address_a[1]
address_a[2] => altsyncram_66a1:auto_generated.address_a[2]
address_a[3] => altsyncram_66a1:auto_generated.address_a[3]
address_a[4] => altsyncram_66a1:auto_generated.address_a[4]
address_a[5] => altsyncram_66a1:auto_generated.address_a[5]
address_a[6] => altsyncram_66a1:auto_generated.address_a[6]
address_a[7] => altsyncram_66a1:auto_generated.address_a[7]
address_a[8] => altsyncram_66a1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_66a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_66a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_66a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_66a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_66a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_66a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_66a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_66a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_66a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_66a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_66a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_66a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_66a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_66a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_66a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_66a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_66a1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gm_controller|packet_buffer:p2_packets|altsyncram:altsyncram_component|altsyncram_66a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|gm_controller|seg7:h4
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|seg7:h5
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|seg7:h6
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|seg7:h7
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|seg7:h0
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|seg7:h1
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|seg7:h2
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|seg7:h3
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|memory_debug_r_and_w:debug_pb
clk => ready_for_next~reg0.CLK
clk => pb_data_debug[0]~reg0.CLK
clk => pb_data_debug[1]~reg0.CLK
clk => pb_data_debug[2]~reg0.CLK
clk => pb_data_debug[3]~reg0.CLK
clk => pb_data_debug[4]~reg0.CLK
clk => pb_data_debug[5]~reg0.CLK
clk => pb_data_debug[6]~reg0.CLK
clk => pb_data_debug[7]~reg0.CLK
clk => pb_data_debug[8]~reg0.CLK
clk => pb_data_debug[9]~reg0.CLK
clk => pb_data_debug[10]~reg0.CLK
clk => pb_data_debug[11]~reg0.CLK
clk => pb_data_debug[12]~reg0.CLK
clk => pb_data_debug[13]~reg0.CLK
clk => pb_data_debug[14]~reg0.CLK
clk => pb_data_debug[15]~reg0.CLK
clk => pb_wren_debug~reg0.CLK
clk => pb_address_debug[0]~reg0.CLK
clk => pb_address_debug[1]~reg0.CLK
clk => pb_address_debug[2]~reg0.CLK
clk => pb_address_debug[3]~reg0.CLK
clk => pb_address_debug[4]~reg0.CLK
clk => pb_address_debug[5]~reg0.CLK
clk => pb_address_debug[6]~reg0.CLK
clk => pb_address_debug[7]~reg0.CLK
clk => pb_address_debug[8]~reg0.CLK
clk => m_counter[0].CLK
clk => m_counter[1].CLK
clk => m_counter[2].CLK
clk => m_counter[3].CLK
clk => m_counter[4].CLK
clk => m_counter[5].CLK
clk => m_counter[6].CLK
clk => m_counter[7].CLK
clk => m_counter[8].CLK
clk => m_read_counter[0].CLK
clk => m_read_counter[1].CLK
clk => m_read_counter[2].CLK
clk => m_read_counter[3].CLK
clk => m_read_counter[4].CLK
clk => m_read_counter[5].CLK
clk => m_read_counter[6].CLK
clk => m_read_counter[7].CLK
clk => m_read_counter[8].CLK
clk => m_state~1.DATAIN
rst_n => ready_for_next~reg0.PRESET
rst_n => pb_data_debug[0]~reg0.ACLR
rst_n => pb_data_debug[1]~reg0.ACLR
rst_n => pb_data_debug[2]~reg0.ACLR
rst_n => pb_data_debug[3]~reg0.ACLR
rst_n => pb_data_debug[4]~reg0.ACLR
rst_n => pb_data_debug[5]~reg0.ACLR
rst_n => pb_data_debug[6]~reg0.ACLR
rst_n => pb_data_debug[7]~reg0.ACLR
rst_n => pb_data_debug[8]~reg0.ACLR
rst_n => pb_data_debug[9]~reg0.ACLR
rst_n => pb_data_debug[10]~reg0.ACLR
rst_n => pb_data_debug[11]~reg0.ACLR
rst_n => pb_data_debug[12]~reg0.ACLR
rst_n => pb_data_debug[13]~reg0.ACLR
rst_n => pb_data_debug[14]~reg0.ACLR
rst_n => pb_data_debug[15]~reg0.ACLR
rst_n => pb_wren_debug~reg0.ACLR
rst_n => pb_address_debug[0]~reg0.ACLR
rst_n => pb_address_debug[1]~reg0.ACLR
rst_n => pb_address_debug[2]~reg0.ACLR
rst_n => pb_address_debug[3]~reg0.ACLR
rst_n => pb_address_debug[4]~reg0.ACLR
rst_n => pb_address_debug[5]~reg0.ACLR
rst_n => pb_address_debug[6]~reg0.ACLR
rst_n => pb_address_debug[7]~reg0.ACLR
rst_n => pb_address_debug[8]~reg0.ACLR
rst_n => m_counter[0].ACLR
rst_n => m_counter[1].ACLR
rst_n => m_counter[2].ACLR
rst_n => m_counter[3].ACLR
rst_n => m_counter[4].ACLR
rst_n => m_counter[5].ACLR
rst_n => m_counter[6].ACLR
rst_n => m_counter[7].ACLR
rst_n => m_counter[8].ACLR
rst_n => m_read_counter[0].ACLR
rst_n => m_read_counter[1].ACLR
rst_n => m_read_counter[2].ACLR
rst_n => m_read_counter[3].ACLR
rst_n => m_read_counter[4].ACLR
rst_n => m_read_counter[5].ACLR
rst_n => m_read_counter[6].ACLR
rst_n => m_read_counter[7].ACLR
rst_n => m_read_counter[8].ACLR
rst_n => m_state~3.DATAIN
pb_address_debug[0] <= pb_address_debug[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_debug[1] <= pb_address_debug[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_debug[2] <= pb_address_debug[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_debug[3] <= pb_address_debug[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_debug[4] <= pb_address_debug[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_debug[5] <= pb_address_debug[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_debug[6] <= pb_address_debug[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_debug[7] <= pb_address_debug[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_debug[8] <= pb_address_debug[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_debug[0] <= pb_data_debug[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_debug[1] <= pb_data_debug[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_debug[2] <= pb_data_debug[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_debug[3] <= pb_data_debug[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_debug[4] <= pb_data_debug[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_debug[5] <= pb_data_debug[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_debug[6] <= pb_data_debug[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_debug[7] <= pb_data_debug[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_debug[8] <= pb_data_debug[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_debug[9] <= pb_data_debug[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_debug[10] <= pb_data_debug[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_debug[11] <= pb_data_debug[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_debug[12] <= pb_data_debug[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_debug[13] <= pb_data_debug[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_debug[14] <= pb_data_debug[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_debug[15] <= pb_data_debug[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_wren_debug <= pb_wren_debug~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_do => m_state.OUTPUTSELECT
read_do => m_state.OUTPUTSELECT
read_do => Selector1.IN2
read_do => Selector3.IN2
read_do_next => Selector4.IN3
read_do_next => m_state.DATAA
read_do_next => Selector3.IN3
read_do_next => m_state.DATAA
read_start_address[0] => Selector32.IN4
read_start_address[1] => Selector31.IN4
read_start_address[2] => Selector30.IN4
read_start_address[3] => Selector29.IN4
read_start_address[4] => Selector28.IN4
read_start_address[5] => Selector27.IN4
read_start_address[6] => Selector26.IN4
read_start_address[7] => Selector25.IN4
read_start_address[8] => Selector24.IN4
read_num[0] => Selector14.IN3
read_num[1] => Selector13.IN3
read_num[2] => Selector12.IN3
read_num[3] => Selector11.IN3
read_num[4] => Selector10.IN3
read_num[5] => Selector9.IN3
read_num[6] => Selector8.IN3
read_num[7] => Selector7.IN3
read_num[8] => Selector6.IN3
write_do => m_state.DATAA
write_do => Selector2.IN3
write_do => m_state.DATAA
write_do => m_state.DATAB
write_clear => pb_data_debug.OUTPUTSELECT
write_clear => pb_data_debug.OUTPUTSELECT
write_clear => pb_data_debug.OUTPUTSELECT
write_clear => pb_data_debug.OUTPUTSELECT
write_clear => pb_data_debug.OUTPUTSELECT
write_clear => pb_data_debug.OUTPUTSELECT
write_clear => pb_data_debug.OUTPUTSELECT
write_clear => pb_data_debug.OUTPUTSELECT
write_clear => pb_data_debug.OUTPUTSELECT
write_clear => pb_data_debug.OUTPUTSELECT
write_start_address[0] => Selector32.IN5
write_start_address[1] => Selector31.IN5
write_start_address[2] => Selector30.IN5
write_start_address[3] => Selector29.IN5
write_start_address[4] => Selector28.IN5
write_start_address[5] => Selector27.IN5
write_start_address[6] => Selector26.IN5
write_start_address[7] => Selector25.IN5
write_start_address[8] => Selector24.IN5
write_num[0] => Selector14.IN4
write_num[1] => Selector13.IN4
write_num[2] => Selector12.IN4
write_num[3] => Selector11.IN4
write_num[4] => Selector10.IN4
write_num[5] => Selector9.IN4
write_num[6] => Selector8.IN4
write_num[7] => Selector7.IN4
write_num[8] => Selector6.IN4
ready_for_next <= ready_for_next~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|dm9000a_controller:ethernet
clk => ~NO_FANOUT~
reset_n => tx_in_progress.OUTPUTSELECT
reset_n => enet_rst_n.DATAIN
reset_n => _.IN1
reset_n => _.IN1
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => rx_fifo_wr_req.OUTPUTSELECT
reset_n => rx_bad_packet.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => enet_cmd.OUTPUTSELECT
reset_n => enet_wr_n.OUTPUTSELECT
reset_n => enet_rd_n.OUTPUTSELECT
reset_n => tx_fifo_rd_req.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_post_spin_state.OUTPUTSELECT
reset_n => cmd_post_spin_state.OUTPUTSELECT
reset_n => cmd_post_spin_state.OUTPUTSELECT
reset_n => link_status.OUTPUTSELECT
reset_n => address_position.OUTPUTSELECT
reset_n => address_position.OUTPUTSELECT
reset_n => address_position.OUTPUTSELECT
reset_n => interrupt_flags.OUTPUTSELECT
reset_n => interrupt_flags.OUTPUTSELECT
reset_n => interrupt_flags.OUTPUTSELECT
reset_n => spin_next.OUTPUTSELECT
reset_n => issue_read.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => rx_odd_length.ENA
reset_n => rx_length[0].ENA
reset_n => rx_length[1].ENA
reset_n => rx_length[2].ENA
reset_n => rx_length[3].ENA
reset_n => rx_length[4].ENA
reset_n => rx_length[5].ENA
reset_n => rx_length[6].ENA
reset_n => rx_length[7].ENA
reset_n => rx_length[8].ENA
reset_n => rx_length[9].ENA
reset_n => rx_length[10].ENA
reset_n => rx_length[11].ENA
reset_n => rx_length[12].ENA
reset_n => rx_length[13].ENA
reset_n => rx_length[14].ENA
reset_n => rx_length[15].ENA
reset_n => data_out[0].ENA
reset_n => data_out[1].ENA
reset_n => data_out[2].ENA
reset_n => data_out[3].ENA
reset_n => data_out[4].ENA
reset_n => data_out[5].ENA
reset_n => data_out[6].ENA
reset_n => data_out[7].ENA
reset_n => data_out[8].ENA
reset_n => data_out[9].ENA
reset_n => data_out[10].ENA
reset_n => data_out[11].ENA
reset_n => data_out[12].ENA
reset_n => data_out[13].ENA
reset_n => data_out[14].ENA
reset_n => data_out[15].ENA
enet_clk => enet_clk.IN2
enet_int => cmd_state.DATAB
enet_int => Selector70.IN2
enet_rst_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
enet_cs_n <= <GND>
enet_cmd <= enet_cmd~reg0.DB_MAX_OUTPUT_PORT_TYPE
enet_wr_n <= enet_wr_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
enet_rd_n <= enet_rd_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
enet_data[0] <> enet_data[0]
enet_data[1] <> enet_data[1]
enet_data[2] <> enet_data[2]
enet_data[3] <> enet_data[3]
enet_data[4] <> enet_data[4]
enet_data[5] <> enet_data[5]
enet_data[6] <> enet_data[6]
enet_data[7] <> enet_data[7]
enet_data[8] <> enet_data[8]
enet_data[9] <> enet_data[9]
enet_data[10] <> enet_data[10]
enet_data[11] <> enet_data[11]
enet_data[12] <> enet_data[12]
enet_data[13] <> enet_data[13]
enet_data[14] <> enet_data[14]
enet_data[15] <> enet_data[15]
rx_fifo_rd_clk => rx_fifo_rd_clk.IN1
rx_fifo_rd_req => rx_fifo_rd_req.IN1
rx_fifo_rd_data[0] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[1] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[2] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[3] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[4] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[5] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[6] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[7] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[8] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[9] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[10] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[11] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[12] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[13] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[14] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[15] <= rx_data_fifo:rx_fifo.q
rx_fifo_empty <= rx_data_fifo:rx_fifo.rdempty
rx_fifo_full <= rx_data_fifo:rx_fifo.wrfull
tx_fifo_wr_clk => tx_fifo_wr_clk.IN1
tx_fifo_wr_req => tx_fifo_wr_req.IN1
tx_fifo_wr_data[0] => tx_fifo_wr_data[0].IN1
tx_fifo_wr_data[1] => tx_fifo_wr_data[1].IN1
tx_fifo_wr_data[2] => tx_fifo_wr_data[2].IN1
tx_fifo_wr_data[3] => tx_fifo_wr_data[3].IN1
tx_fifo_wr_data[4] => tx_fifo_wr_data[4].IN1
tx_fifo_wr_data[5] => tx_fifo_wr_data[5].IN1
tx_fifo_wr_data[6] => tx_fifo_wr_data[6].IN1
tx_fifo_wr_data[7] => tx_fifo_wr_data[7].IN1
tx_fifo_wr_data[8] => tx_fifo_wr_data[8].IN1
tx_fifo_wr_data[9] => tx_fifo_wr_data[9].IN1
tx_fifo_wr_data[10] => tx_fifo_wr_data[10].IN1
tx_fifo_wr_data[11] => tx_fifo_wr_data[11].IN1
tx_fifo_wr_data[12] => tx_fifo_wr_data[12].IN1
tx_fifo_wr_data[13] => tx_fifo_wr_data[13].IN1
tx_fifo_wr_data[14] => tx_fifo_wr_data[14].IN1
tx_fifo_wr_data[15] => tx_fifo_wr_data[15].IN1
tx_fifo_full <= rx_data_fifo:tx_fifo.wrfull
halt => fifo_halt.IN1
link_status <= link_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[0] => Selector16.IN7
from_address[0] => issue_data.DATAB
from_address[1] => Selector15.IN7
from_address[1] => issue_data.DATAB
from_address[2] => Selector14.IN7
from_address[2] => issue_data.DATAB
from_address[3] => Selector13.IN7
from_address[3] => issue_data.DATAB
from_address[4] => Selector12.IN7
from_address[4] => issue_data.DATAB
from_address[5] => Selector11.IN7
from_address[5] => issue_data.DATAB
from_address[6] => Selector10.IN7
from_address[6] => issue_data.DATAB
from_address[7] => Selector9.IN7
from_address[7] => issue_data.DATAB
from_address[8] => Selector24.IN10
from_address[8] => issue_data.DATAB
from_address[9] => Selector23.IN9
from_address[9] => issue_data.DATAB
from_address[10] => Selector22.IN10
from_address[10] => issue_data.DATAB
from_address[11] => Selector21.IN10
from_address[11] => issue_data.DATAB
from_address[12] => Selector20.IN10
from_address[12] => issue_data.DATAB
from_address[13] => Selector19.IN10
from_address[13] => issue_data.DATAB
from_address[14] => Selector18.IN10
from_address[14] => issue_data.DATAB
from_address[15] => Selector17.IN10
from_address[15] => issue_data.DATAB
from_address[16] => Selector16.IN6
from_address[16] => issue_data.DATAB
from_address[17] => Selector15.IN6
from_address[17] => issue_data.DATAB
from_address[18] => Selector14.IN6
from_address[18] => issue_data.DATAB
from_address[19] => Selector13.IN6
from_address[19] => issue_data.DATAB
from_address[20] => Selector12.IN6
from_address[20] => issue_data.DATAB
from_address[21] => Selector11.IN6
from_address[21] => issue_data.DATAB
from_address[22] => Selector10.IN6
from_address[22] => issue_data.DATAB
from_address[23] => Selector9.IN6
from_address[23] => issue_data.DATAB
from_address[24] => Selector24.IN9
from_address[24] => issue_data.DATAB
from_address[25] => Selector23.IN8
from_address[25] => issue_data.DATAB
from_address[26] => Selector22.IN9
from_address[26] => issue_data.DATAB
from_address[27] => Selector21.IN9
from_address[27] => issue_data.DATAB
from_address[28] => Selector20.IN9
from_address[28] => issue_data.DATAB
from_address[29] => Selector19.IN9
from_address[29] => issue_data.DATAB
from_address[30] => Selector18.IN9
from_address[30] => issue_data.DATAB
from_address[31] => Selector17.IN9
from_address[31] => issue_data.DATAB
from_address[32] => Selector16.IN5
from_address[32] => issue_data.DATAB
from_address[33] => Selector15.IN5
from_address[33] => issue_data.DATAB
from_address[34] => Selector14.IN5
from_address[34] => issue_data.DATAB
from_address[35] => Selector13.IN5
from_address[35] => issue_data.DATAB
from_address[36] => Selector12.IN5
from_address[36] => issue_data.DATAB
from_address[37] => Selector11.IN5
from_address[37] => issue_data.DATAB
from_address[38] => Selector10.IN5
from_address[38] => issue_data.DATAB
from_address[39] => Selector9.IN5
from_address[39] => issue_data.DATAB
from_address[40] => Selector24.IN8
from_address[40] => issue_data.DATAA
from_address[41] => Selector23.IN7
from_address[41] => issue_data.DATAA
from_address[42] => Selector22.IN8
from_address[42] => issue_data.DATAA
from_address[43] => Selector21.IN8
from_address[43] => issue_data.DATAA
from_address[44] => Selector20.IN8
from_address[44] => issue_data.DATAA
from_address[45] => Selector19.IN8
from_address[45] => issue_data.DATAA
from_address[46] => Selector18.IN8
from_address[46] => issue_data.DATAA
from_address[47] => Selector17.IN8
from_address[47] => issue_data.DATAA
rx_bad_packet <= rx_bad_packet~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo
sclr => sclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_0jo1:auto_generated.data[0]
data[1] => dcfifo_0jo1:auto_generated.data[1]
data[2] => dcfifo_0jo1:auto_generated.data[2]
data[3] => dcfifo_0jo1:auto_generated.data[3]
data[4] => dcfifo_0jo1:auto_generated.data[4]
data[5] => dcfifo_0jo1:auto_generated.data[5]
data[6] => dcfifo_0jo1:auto_generated.data[6]
data[7] => dcfifo_0jo1:auto_generated.data[7]
data[8] => dcfifo_0jo1:auto_generated.data[8]
data[9] => dcfifo_0jo1:auto_generated.data[9]
data[10] => dcfifo_0jo1:auto_generated.data[10]
data[11] => dcfifo_0jo1:auto_generated.data[11]
data[12] => dcfifo_0jo1:auto_generated.data[12]
data[13] => dcfifo_0jo1:auto_generated.data[13]
data[14] => dcfifo_0jo1:auto_generated.data[14]
data[15] => dcfifo_0jo1:auto_generated.data[15]
q[0] <= dcfifo_0jo1:auto_generated.q[0]
q[1] <= dcfifo_0jo1:auto_generated.q[1]
q[2] <= dcfifo_0jo1:auto_generated.q[2]
q[3] <= dcfifo_0jo1:auto_generated.q[3]
q[4] <= dcfifo_0jo1:auto_generated.q[4]
q[5] <= dcfifo_0jo1:auto_generated.q[5]
q[6] <= dcfifo_0jo1:auto_generated.q[6]
q[7] <= dcfifo_0jo1:auto_generated.q[7]
q[8] <= dcfifo_0jo1:auto_generated.q[8]
q[9] <= dcfifo_0jo1:auto_generated.q[9]
q[10] <= dcfifo_0jo1:auto_generated.q[10]
q[11] <= dcfifo_0jo1:auto_generated.q[11]
q[12] <= dcfifo_0jo1:auto_generated.q[12]
q[13] <= dcfifo_0jo1:auto_generated.q[13]
q[14] <= dcfifo_0jo1:auto_generated.q[14]
q[15] <= dcfifo_0jo1:auto_generated.q[15]
rdclk => dcfifo_0jo1:auto_generated.rdclk
rdreq => dcfifo_0jo1:auto_generated.rdreq
wrclk => dcfifo_0jo1:auto_generated.wrclk
wrreq => dcfifo_0jo1:auto_generated.wrreq
aclr => dcfifo_0jo1:auto_generated.aclr
rdempty <= dcfifo_0jo1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_0jo1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_7g01:fifo_ram.data_a[0]
data[1] => altsyncram_7g01:fifo_ram.data_a[1]
data[2] => altsyncram_7g01:fifo_ram.data_a[2]
data[3] => altsyncram_7g01:fifo_ram.data_a[3]
data[4] => altsyncram_7g01:fifo_ram.data_a[4]
data[5] => altsyncram_7g01:fifo_ram.data_a[5]
data[6] => altsyncram_7g01:fifo_ram.data_a[6]
data[7] => altsyncram_7g01:fifo_ram.data_a[7]
data[8] => altsyncram_7g01:fifo_ram.data_a[8]
data[9] => altsyncram_7g01:fifo_ram.data_a[9]
data[10] => altsyncram_7g01:fifo_ram.data_a[10]
data[11] => altsyncram_7g01:fifo_ram.data_a[11]
data[12] => altsyncram_7g01:fifo_ram.data_a[12]
data[13] => altsyncram_7g01:fifo_ram.data_a[13]
data[14] => altsyncram_7g01:fifo_ram.data_a[14]
data[15] => altsyncram_7g01:fifo_ram.data_a[15]
q[0] <= altsyncram_7g01:fifo_ram.q_b[0]
q[1] <= altsyncram_7g01:fifo_ram.q_b[1]
q[2] <= altsyncram_7g01:fifo_ram.q_b[2]
q[3] <= altsyncram_7g01:fifo_ram.q_b[3]
q[4] <= altsyncram_7g01:fifo_ram.q_b[4]
q[5] <= altsyncram_7g01:fifo_ram.q_b[5]
q[6] <= altsyncram_7g01:fifo_ram.q_b[6]
q[7] <= altsyncram_7g01:fifo_ram.q_b[7]
q[8] <= altsyncram_7g01:fifo_ram.q_b[8]
q[9] <= altsyncram_7g01:fifo_ram.q_b[9]
q[10] <= altsyncram_7g01:fifo_ram.q_b[10]
q[11] <= altsyncram_7g01:fifo_ram.q_b[11]
q[12] <= altsyncram_7g01:fifo_ram.q_b[12]
q[13] <= altsyncram_7g01:fifo_ram.q_b[13]
q[14] <= altsyncram_7g01:fifo_ram.q_b[14]
q[15] <= altsyncram_7g01:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_7g01:fifo_ram.clock1
rdclk => dffpipe_ahe:rdaclr.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_7g01:fifo_ram.clock0
wrclk => dffpipe_9d9:wraclr.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|altsyncram_7g01:fifo_ram
address_a[0] => altsyncram_jcb1:altsyncram14.address_b[0]
address_a[1] => altsyncram_jcb1:altsyncram14.address_b[1]
address_a[2] => altsyncram_jcb1:altsyncram14.address_b[2]
address_a[3] => altsyncram_jcb1:altsyncram14.address_b[3]
address_a[4] => altsyncram_jcb1:altsyncram14.address_b[4]
address_a[5] => altsyncram_jcb1:altsyncram14.address_b[5]
address_a[6] => altsyncram_jcb1:altsyncram14.address_b[6]
address_a[7] => altsyncram_jcb1:altsyncram14.address_b[7]
address_a[8] => altsyncram_jcb1:altsyncram14.address_b[8]
address_b[0] => altsyncram_jcb1:altsyncram14.address_a[0]
address_b[1] => altsyncram_jcb1:altsyncram14.address_a[1]
address_b[2] => altsyncram_jcb1:altsyncram14.address_a[2]
address_b[3] => altsyncram_jcb1:altsyncram14.address_a[3]
address_b[4] => altsyncram_jcb1:altsyncram14.address_a[4]
address_b[5] => altsyncram_jcb1:altsyncram14.address_a[5]
address_b[6] => altsyncram_jcb1:altsyncram14.address_a[6]
address_b[7] => altsyncram_jcb1:altsyncram14.address_a[7]
address_b[8] => altsyncram_jcb1:altsyncram14.address_a[8]
addressstall_b => altsyncram_jcb1:altsyncram14.addressstall_a
clock0 => altsyncram_jcb1:altsyncram14.clock1
clock1 => altsyncram_jcb1:altsyncram14.clock0
data_a[0] => altsyncram_jcb1:altsyncram14.data_b[0]
data_a[1] => altsyncram_jcb1:altsyncram14.data_b[1]
data_a[2] => altsyncram_jcb1:altsyncram14.data_b[2]
data_a[3] => altsyncram_jcb1:altsyncram14.data_b[3]
data_a[4] => altsyncram_jcb1:altsyncram14.data_b[4]
data_a[5] => altsyncram_jcb1:altsyncram14.data_b[5]
data_a[6] => altsyncram_jcb1:altsyncram14.data_b[6]
data_a[7] => altsyncram_jcb1:altsyncram14.data_b[7]
data_a[8] => altsyncram_jcb1:altsyncram14.data_b[8]
data_a[9] => altsyncram_jcb1:altsyncram14.data_b[9]
data_a[10] => altsyncram_jcb1:altsyncram14.data_b[10]
data_a[11] => altsyncram_jcb1:altsyncram14.data_b[11]
data_a[12] => altsyncram_jcb1:altsyncram14.data_b[12]
data_a[13] => altsyncram_jcb1:altsyncram14.data_b[13]
data_a[14] => altsyncram_jcb1:altsyncram14.data_b[14]
data_a[15] => altsyncram_jcb1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_jcb1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_jcb1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_jcb1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_jcb1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_jcb1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_jcb1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_jcb1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_jcb1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_jcb1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_jcb1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_jcb1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_jcb1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_jcb1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_jcb1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_jcb1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_jcb1:altsyncram14.q_a[15]
wren_a => altsyncram_jcb1:altsyncram14.clocken1
wren_a => altsyncram_jcb1:altsyncram14.wren_b


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|altsyncram_7g01:fifo_ram|altsyncram_jcb1:altsyncram14
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|dffpipe_ahe:rdaclr
clock => dffe16a[0].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[0].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe18.clock
clrn => dffpipe_pe9:dffpipe18.clrn
d[0] => dffpipe_pe9:dffpipe18.d[0]
d[1] => dffpipe_pe9:dffpipe18.d[1]
d[2] => dffpipe_pe9:dffpipe18.d[2]
d[3] => dffpipe_pe9:dffpipe18.d[3]
d[4] => dffpipe_pe9:dffpipe18.d[4]
d[5] => dffpipe_pe9:dffpipe18.d[5]
d[6] => dffpipe_pe9:dffpipe18.d[6]
d[7] => dffpipe_pe9:dffpipe18.d[7]
d[8] => dffpipe_pe9:dffpipe18.d[8]
d[9] => dffpipe_pe9:dffpipe18.d[9]
q[0] <= dffpipe_pe9:dffpipe18.q[0]
q[1] <= dffpipe_pe9:dffpipe18.q[1]
q[2] <= dffpipe_pe9:dffpipe18.q[2]
q[3] <= dffpipe_pe9:dffpipe18.q[3]
q[4] <= dffpipe_pe9:dffpipe18.q[4]
q[5] <= dffpipe_pe9:dffpipe18.q[5]
q[6] <= dffpipe_pe9:dffpipe18.q[6]
q[7] <= dffpipe_pe9:dffpipe18.q[7]
q[8] <= dffpipe_pe9:dffpipe18.q[8]
q[9] <= dffpipe_pe9:dffpipe18.q[9]


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|dffpipe_9d9:wraclr
clock => dffe21a[0].CLK
clock => dffe22a[0].CLK
clrn => dffe21a[0].ACLR
clrn => dffe22a[0].ACLR
d[0] => dffe21a[0].IN0
q[0] <= dffe22a[0].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe23.clock
clrn => dffpipe_qe9:dffpipe23.clrn
d[0] => dffpipe_qe9:dffpipe23.d[0]
d[1] => dffpipe_qe9:dffpipe23.d[1]
d[2] => dffpipe_qe9:dffpipe23.d[2]
d[3] => dffpipe_qe9:dffpipe23.d[3]
d[4] => dffpipe_qe9:dffpipe23.d[4]
d[5] => dffpipe_qe9:dffpipe23.d[5]
d[6] => dffpipe_qe9:dffpipe23.d[6]
d[7] => dffpipe_qe9:dffpipe23.d[7]
d[8] => dffpipe_qe9:dffpipe23.d[8]
d[9] => dffpipe_qe9:dffpipe23.d[9]
q[0] <= dffpipe_qe9:dffpipe23.q[0]
q[1] <= dffpipe_qe9:dffpipe23.q[1]
q[2] <= dffpipe_qe9:dffpipe23.q[2]
q[3] <= dffpipe_qe9:dffpipe23.q[3]
q[4] <= dffpipe_qe9:dffpipe23.q[4]
q[5] <= dffpipe_qe9:dffpipe23.q[5]
q[6] <= dffpipe_qe9:dffpipe23.q[6]
q[7] <= dffpipe_qe9:dffpipe23.q[7]
q[8] <= dffpipe_qe9:dffpipe23.q[8]
q[9] <= dffpipe_qe9:dffpipe23.q[9]


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe23
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clock => dffe25a[9].CLK
clock => dffe25a[8].CLK
clock => dffe25a[7].CLK
clock => dffe25a[6].CLK
clock => dffe25a[5].CLK
clock => dffe25a[4].CLK
clock => dffe25a[3].CLK
clock => dffe25a[2].CLK
clock => dffe25a[1].CLK
clock => dffe25a[0].CLK
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
clrn => dffe25a[9].ACLR
clrn => dffe25a[8].ACLR
clrn => dffe25a[7].ACLR
clrn => dffe25a[6].ACLR
clrn => dffe25a[5].ACLR
clrn => dffe25a[4].ACLR
clrn => dffe25a[3].ACLR
clrn => dffe25a[2].ACLR
clrn => dffe25a[1].ACLR
clrn => dffe25a[0].ACLR
d[0] => dffe24a[0].IN0
d[1] => dffe24a[1].IN0
d[2] => dffe24a[2].IN0
d[3] => dffe24a[3].IN0
d[4] => dffe24a[4].IN0
d[5] => dffe24a[5].IN0
d[6] => dffe24a[6].IN0
d[7] => dffe24a[7].IN0
d[8] => dffe24a[8].IN0
d[9] => dffe24a[9].IN0
q[0] <= dffe25a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe25a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe25a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe25a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe25a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe25a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe25a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe25a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe25a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe25a[9].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo
sclr => sclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_ueo1:auto_generated.data[0]
data[1] => dcfifo_ueo1:auto_generated.data[1]
data[2] => dcfifo_ueo1:auto_generated.data[2]
data[3] => dcfifo_ueo1:auto_generated.data[3]
data[4] => dcfifo_ueo1:auto_generated.data[4]
data[5] => dcfifo_ueo1:auto_generated.data[5]
data[6] => dcfifo_ueo1:auto_generated.data[6]
data[7] => dcfifo_ueo1:auto_generated.data[7]
data[8] => dcfifo_ueo1:auto_generated.data[8]
data[9] => dcfifo_ueo1:auto_generated.data[9]
data[10] => dcfifo_ueo1:auto_generated.data[10]
data[11] => dcfifo_ueo1:auto_generated.data[11]
data[12] => dcfifo_ueo1:auto_generated.data[12]
data[13] => dcfifo_ueo1:auto_generated.data[13]
data[14] => dcfifo_ueo1:auto_generated.data[14]
data[15] => dcfifo_ueo1:auto_generated.data[15]
q[0] <= dcfifo_ueo1:auto_generated.q[0]
q[1] <= dcfifo_ueo1:auto_generated.q[1]
q[2] <= dcfifo_ueo1:auto_generated.q[2]
q[3] <= dcfifo_ueo1:auto_generated.q[3]
q[4] <= dcfifo_ueo1:auto_generated.q[4]
q[5] <= dcfifo_ueo1:auto_generated.q[5]
q[6] <= dcfifo_ueo1:auto_generated.q[6]
q[7] <= dcfifo_ueo1:auto_generated.q[7]
q[8] <= dcfifo_ueo1:auto_generated.q[8]
q[9] <= dcfifo_ueo1:auto_generated.q[9]
q[10] <= dcfifo_ueo1:auto_generated.q[10]
q[11] <= dcfifo_ueo1:auto_generated.q[11]
q[12] <= dcfifo_ueo1:auto_generated.q[12]
q[13] <= dcfifo_ueo1:auto_generated.q[13]
q[14] <= dcfifo_ueo1:auto_generated.q[14]
q[15] <= dcfifo_ueo1:auto_generated.q[15]
rdclk => dcfifo_ueo1:auto_generated.rdclk
rdreq => dcfifo_ueo1:auto_generated.rdreq
wrclk => dcfifo_ueo1:auto_generated.wrclk
wrreq => dcfifo_ueo1:auto_generated.wrreq
aclr => dcfifo_ueo1:auto_generated.aclr
rdempty <= dcfifo_ueo1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_ueo1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated
aclr => rdptr_g[6].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1g01:fifo_ram.data_a[0]
data[1] => altsyncram_1g01:fifo_ram.data_a[1]
data[2] => altsyncram_1g01:fifo_ram.data_a[2]
data[3] => altsyncram_1g01:fifo_ram.data_a[3]
data[4] => altsyncram_1g01:fifo_ram.data_a[4]
data[5] => altsyncram_1g01:fifo_ram.data_a[5]
data[6] => altsyncram_1g01:fifo_ram.data_a[6]
data[7] => altsyncram_1g01:fifo_ram.data_a[7]
data[8] => altsyncram_1g01:fifo_ram.data_a[8]
data[9] => altsyncram_1g01:fifo_ram.data_a[9]
data[10] => altsyncram_1g01:fifo_ram.data_a[10]
data[11] => altsyncram_1g01:fifo_ram.data_a[11]
data[12] => altsyncram_1g01:fifo_ram.data_a[12]
data[13] => altsyncram_1g01:fifo_ram.data_a[13]
data[14] => altsyncram_1g01:fifo_ram.data_a[14]
data[15] => altsyncram_1g01:fifo_ram.data_a[15]
q[0] <= altsyncram_1g01:fifo_ram.q_b[0]
q[1] <= altsyncram_1g01:fifo_ram.q_b[1]
q[2] <= altsyncram_1g01:fifo_ram.q_b[2]
q[3] <= altsyncram_1g01:fifo_ram.q_b[3]
q[4] <= altsyncram_1g01:fifo_ram.q_b[4]
q[5] <= altsyncram_1g01:fifo_ram.q_b[5]
q[6] <= altsyncram_1g01:fifo_ram.q_b[6]
q[7] <= altsyncram_1g01:fifo_ram.q_b[7]
q[8] <= altsyncram_1g01:fifo_ram.q_b[8]
q[9] <= altsyncram_1g01:fifo_ram.q_b[9]
q[10] <= altsyncram_1g01:fifo_ram.q_b[10]
q[11] <= altsyncram_1g01:fifo_ram.q_b[11]
q[12] <= altsyncram_1g01:fifo_ram.q_b[12]
q[13] <= altsyncram_1g01:fifo_ram.q_b[13]
q[14] <= altsyncram_1g01:fifo_ram.q_b[14]
q[15] <= altsyncram_1g01:fifo_ram.q_b[15]
rdclk => a_graycounter_e86:rdptr_g1p.clock
rdclk => altsyncram_1g01:fifo_ram.clock1
rdclk => dffpipe_ahe:rdaclr.clock
rdclk => alt_synch_pipe_hcb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_5fc:wrptr_g1p.clock
wrclk => a_graycounter_4fc:wrptr_gp.clock
wrclk => altsyncram_1g01:fifo_ram.clock0
wrclk => dffpipe_9d9:wraclr.clock
wrclk => alt_synch_pipe_lc8:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_5fc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_4fc:wrptr_gp
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
q_b[10] <= ram_block14a10.PORTBDATAOUT
q_b[11] <= ram_block14a11.PORTBDATAOUT
q_b[12] <= ram_block14a12.PORTBDATAOUT
q_b[13] <= ram_block14a13.PORTBDATAOUT
q_b[14] <= ram_block14a14.PORTBDATAOUT
q_b[15] <= ram_block14a15.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a8.ENA0
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a9.ENA0
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a10.ENA0
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a11.ENA0
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a12.ENA0
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a13.ENA0
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a14.ENA0
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a15.ENA0


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|dffpipe_ahe:rdaclr
clock => dffe16a[0].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[0].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp
clock => dffpipe_fd9:dffpipe15.clock
clrn => dffpipe_fd9:dffpipe15.clrn
d[0] => dffpipe_fd9:dffpipe15.d[0]
d[1] => dffpipe_fd9:dffpipe15.d[1]
d[2] => dffpipe_fd9:dffpipe15.d[2]
d[3] => dffpipe_fd9:dffpipe15.d[3]
d[4] => dffpipe_fd9:dffpipe15.d[4]
d[5] => dffpipe_fd9:dffpipe15.d[5]
d[6] => dffpipe_fd9:dffpipe15.d[6]
q[0] <= dffpipe_fd9:dffpipe15.q[0]
q[1] <= dffpipe_fd9:dffpipe15.q[1]
q[2] <= dffpipe_fd9:dffpipe15.q[2]
q[3] <= dffpipe_fd9:dffpipe15.q[3]
q[4] <= dffpipe_fd9:dffpipe15.q[4]
q[5] <= dffpipe_fd9:dffpipe15.q[5]
q[6] <= dffpipe_fd9:dffpipe15.q[6]


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_fd9:dffpipe15
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|dffpipe_9d9:wraclr
clock => dffe21a[0].CLK
clock => dffe22a[0].CLK
clrn => dffe21a[0].ACLR
clrn => dffe22a[0].ACLR
d[0] => dffe21a[0].IN0
q[0] <= dffe22a[0].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_lc8:ws_dgrp
clock => dffpipe_gd9:dffpipe18.clock
clrn => dffpipe_gd9:dffpipe18.clrn
d[0] => dffpipe_gd9:dffpipe18.d[0]
d[1] => dffpipe_gd9:dffpipe18.d[1]
d[2] => dffpipe_gd9:dffpipe18.d[2]
d[3] => dffpipe_gd9:dffpipe18.d[3]
d[4] => dffpipe_gd9:dffpipe18.d[4]
d[5] => dffpipe_gd9:dffpipe18.d[5]
d[6] => dffpipe_gd9:dffpipe18.d[6]
q[0] <= dffpipe_gd9:dffpipe18.q[0]
q[1] <= dffpipe_gd9:dffpipe18.q[1]
q[2] <= dffpipe_gd9:dffpipe18.q[2]
q[3] <= dffpipe_gd9:dffpipe18.q[3]
q[4] <= dffpipe_gd9:dffpipe18.q[4]
q[5] <= dffpipe_gd9:dffpipe18.q[5]
q[6] <= dffpipe_gd9:dffpipe18.q[6]


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_gd9:dffpipe18
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|cmpr_r16:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|gm_controller|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|cmpr_r16:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|gm_controller|rx_packet:recevie_packet
clk => next_address[0].CLK
clk => next_address[1].CLK
clk => next_address[2].CLK
clk => next_address[3].CLK
clk => next_address[4].CLK
clk => next_address[5].CLK
clk => next_address[6].CLK
clk => next_address[7].CLK
clk => next_address[8].CLK
clk => read_ether[0]~reg0.CLK
clk => read_ether[1]~reg0.CLK
clk => read_ether[2]~reg0.CLK
clk => read_ether[3]~reg0.CLK
clk => read_ether[4]~reg0.CLK
clk => read_ether[5]~reg0.CLK
clk => read_ether[6]~reg0.CLK
clk => read_ether[7]~reg0.CLK
clk => read_ether[8]~reg0.CLK
clk => read_ether[9]~reg0.CLK
clk => read_ether[10]~reg0.CLK
clk => read_ether[11]~reg0.CLK
clk => read_ether[12]~reg0.CLK
clk => read_ether[13]~reg0.CLK
clk => read_ether[14]~reg0.CLK
clk => read_ether[15]~reg0.CLK
clk => from_address[0]~reg0.CLK
clk => from_address[1]~reg0.CLK
clk => from_address[2]~reg0.CLK
clk => from_address[3]~reg0.CLK
clk => from_address[4]~reg0.CLK
clk => from_address[5]~reg0.CLK
clk => from_address[6]~reg0.CLK
clk => from_address[7]~reg0.CLK
clk => from_address[8]~reg0.CLK
clk => from_address[9]~reg0.CLK
clk => from_address[10]~reg0.CLK
clk => from_address[11]~reg0.CLK
clk => from_address[12]~reg0.CLK
clk => from_address[13]~reg0.CLK
clk => from_address[14]~reg0.CLK
clk => from_address[15]~reg0.CLK
clk => from_address[16]~reg0.CLK
clk => from_address[17]~reg0.CLK
clk => from_address[18]~reg0.CLK
clk => from_address[19]~reg0.CLK
clk => from_address[20]~reg0.CLK
clk => from_address[21]~reg0.CLK
clk => from_address[22]~reg0.CLK
clk => from_address[23]~reg0.CLK
clk => from_address[24]~reg0.CLK
clk => from_address[25]~reg0.CLK
clk => from_address[26]~reg0.CLK
clk => from_address[27]~reg0.CLK
clk => from_address[28]~reg0.CLK
clk => from_address[29]~reg0.CLK
clk => from_address[30]~reg0.CLK
clk => from_address[31]~reg0.CLK
clk => from_address[32]~reg0.CLK
clk => from_address[33]~reg0.CLK
clk => from_address[34]~reg0.CLK
clk => from_address[35]~reg0.CLK
clk => from_address[36]~reg0.CLK
clk => from_address[37]~reg0.CLK
clk => from_address[38]~reg0.CLK
clk => from_address[39]~reg0.CLK
clk => from_address[40]~reg0.CLK
clk => from_address[41]~reg0.CLK
clk => from_address[42]~reg0.CLK
clk => from_address[43]~reg0.CLK
clk => from_address[44]~reg0.CLK
clk => from_address[45]~reg0.CLK
clk => from_address[46]~reg0.CLK
clk => from_address[47]~reg0.CLK
clk => to_address[0]~reg0.CLK
clk => to_address[1]~reg0.CLK
clk => to_address[2]~reg0.CLK
clk => to_address[3]~reg0.CLK
clk => to_address[4]~reg0.CLK
clk => to_address[5]~reg0.CLK
clk => to_address[6]~reg0.CLK
clk => to_address[7]~reg0.CLK
clk => to_address[8]~reg0.CLK
clk => to_address[9]~reg0.CLK
clk => to_address[10]~reg0.CLK
clk => to_address[11]~reg0.CLK
clk => to_address[12]~reg0.CLK
clk => to_address[13]~reg0.CLK
clk => to_address[14]~reg0.CLK
clk => to_address[15]~reg0.CLK
clk => to_address[16]~reg0.CLK
clk => to_address[17]~reg0.CLK
clk => to_address[18]~reg0.CLK
clk => to_address[19]~reg0.CLK
clk => to_address[20]~reg0.CLK
clk => to_address[21]~reg0.CLK
clk => to_address[22]~reg0.CLK
clk => to_address[23]~reg0.CLK
clk => to_address[24]~reg0.CLK
clk => to_address[25]~reg0.CLK
clk => to_address[26]~reg0.CLK
clk => to_address[27]~reg0.CLK
clk => to_address[28]~reg0.CLK
clk => to_address[29]~reg0.CLK
clk => to_address[30]~reg0.CLK
clk => to_address[31]~reg0.CLK
clk => to_address[32]~reg0.CLK
clk => to_address[33]~reg0.CLK
clk => to_address[34]~reg0.CLK
clk => to_address[35]~reg0.CLK
clk => to_address[36]~reg0.CLK
clk => to_address[37]~reg0.CLK
clk => to_address[38]~reg0.CLK
clk => to_address[39]~reg0.CLK
clk => to_address[40]~reg0.CLK
clk => to_address[41]~reg0.CLK
clk => to_address[42]~reg0.CLK
clk => to_address[43]~reg0.CLK
clk => to_address[44]~reg0.CLK
clk => to_address[45]~reg0.CLK
clk => to_address[46]~reg0.CLK
clk => to_address[47]~reg0.CLK
clk => delay_spin_count[0].CLK
clk => delay_spin_count[1].CLK
clk => delay_spin_count[2].CLK
clk => delay_spin_count[3].CLK
clk => delay_spin_count[4].CLK
clk => delay_spin_count[5].CLK
clk => delay_spin_count[6].CLK
clk => delay_spin_count[7].CLK
clk => rx_waiting~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => read_counter[0]~reg0.CLK
clk => read_counter[1]~reg0.CLK
clk => read_counter[2]~reg0.CLK
clk => read_counter[3]~reg0.CLK
clk => read_counter[4]~reg0.CLK
clk => read_counter[5]~reg0.CLK
clk => read_counter[6]~reg0.CLK
clk => read_counter[7]~reg0.CLK
clk => read_counter[8]~reg0.CLK
clk => read_counter[9]~reg0.CLK
clk => read_counter[10]~reg0.CLK
clk => rx_fifo_rd_req~reg0.CLK
clk => pb_address_rx[0]~reg0.CLK
clk => pb_address_rx[1]~reg0.CLK
clk => pb_address_rx[2]~reg0.CLK
clk => pb_address_rx[3]~reg0.CLK
clk => pb_address_rx[4]~reg0.CLK
clk => pb_address_rx[5]~reg0.CLK
clk => pb_address_rx[6]~reg0.CLK
clk => pb_address_rx[7]~reg0.CLK
clk => pb_address_rx[8]~reg0.CLK
clk => pb_wren_rx~reg0.CLK
clk => pb_data_rx[0]~reg0.CLK
clk => pb_data_rx[1]~reg0.CLK
clk => pb_data_rx[2]~reg0.CLK
clk => pb_data_rx[3]~reg0.CLK
clk => pb_data_rx[4]~reg0.CLK
clk => pb_data_rx[5]~reg0.CLK
clk => pb_data_rx[6]~reg0.CLK
clk => pb_data_rx[7]~reg0.CLK
clk => pb_data_rx[8]~reg0.CLK
clk => pb_data_rx[9]~reg0.CLK
clk => pb_data_rx[10]~reg0.CLK
clk => pb_data_rx[11]~reg0.CLK
clk => pb_data_rx[12]~reg0.CLK
clk => pb_data_rx[13]~reg0.CLK
clk => pb_data_rx[14]~reg0.CLK
clk => pb_data_rx[15]~reg0.CLK
clk => e_state~1.DATAIN
rst_n => delay_spin_count[0].ACLR
rst_n => delay_spin_count[1].ACLR
rst_n => delay_spin_count[2].ACLR
rst_n => delay_spin_count[3].ACLR
rst_n => delay_spin_count[4].ACLR
rst_n => delay_spin_count[5].ACLR
rst_n => delay_spin_count[6].ACLR
rst_n => delay_spin_count[7].ACLR
rst_n => rx_waiting~reg0.PRESET
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => read_counter[0]~reg0.ACLR
rst_n => read_counter[1]~reg0.ACLR
rst_n => read_counter[2]~reg0.ACLR
rst_n => read_counter[3]~reg0.ACLR
rst_n => read_counter[4]~reg0.ACLR
rst_n => read_counter[5]~reg0.ACLR
rst_n => read_counter[6]~reg0.ACLR
rst_n => read_counter[7]~reg0.ACLR
rst_n => read_counter[8]~reg0.ACLR
rst_n => read_counter[9]~reg0.ACLR
rst_n => read_counter[10]~reg0.ACLR
rst_n => rx_fifo_rd_req~reg0.ACLR
rst_n => pb_address_rx[0]~reg0.ACLR
rst_n => pb_address_rx[1]~reg0.ACLR
rst_n => pb_address_rx[2]~reg0.ACLR
rst_n => pb_address_rx[3]~reg0.ACLR
rst_n => pb_address_rx[4]~reg0.ACLR
rst_n => pb_address_rx[5]~reg0.ACLR
rst_n => pb_address_rx[6]~reg0.ACLR
rst_n => pb_address_rx[7]~reg0.ACLR
rst_n => pb_address_rx[8]~reg0.ACLR
rst_n => pb_wren_rx~reg0.ACLR
rst_n => pb_data_rx[0]~reg0.ACLR
rst_n => pb_data_rx[1]~reg0.ACLR
rst_n => pb_data_rx[2]~reg0.ACLR
rst_n => pb_data_rx[3]~reg0.ACLR
rst_n => pb_data_rx[4]~reg0.ACLR
rst_n => pb_data_rx[5]~reg0.ACLR
rst_n => pb_data_rx[6]~reg0.ACLR
rst_n => pb_data_rx[7]~reg0.ACLR
rst_n => pb_data_rx[8]~reg0.ACLR
rst_n => pb_data_rx[9]~reg0.ACLR
rst_n => pb_data_rx[10]~reg0.ACLR
rst_n => pb_data_rx[11]~reg0.ACLR
rst_n => pb_data_rx[12]~reg0.ACLR
rst_n => pb_data_rx[13]~reg0.ACLR
rst_n => pb_data_rx[14]~reg0.ACLR
rst_n => pb_data_rx[15]~reg0.ACLR
rst_n => e_state~3.DATAIN
rst_n => next_address[0].ENA
rst_n => to_address[47]~reg0.ENA
rst_n => to_address[46]~reg0.ENA
rst_n => to_address[45]~reg0.ENA
rst_n => to_address[44]~reg0.ENA
rst_n => to_address[43]~reg0.ENA
rst_n => to_address[42]~reg0.ENA
rst_n => to_address[41]~reg0.ENA
rst_n => to_address[40]~reg0.ENA
rst_n => to_address[39]~reg0.ENA
rst_n => to_address[38]~reg0.ENA
rst_n => to_address[37]~reg0.ENA
rst_n => to_address[36]~reg0.ENA
rst_n => to_address[35]~reg0.ENA
rst_n => to_address[34]~reg0.ENA
rst_n => to_address[33]~reg0.ENA
rst_n => to_address[32]~reg0.ENA
rst_n => to_address[31]~reg0.ENA
rst_n => to_address[30]~reg0.ENA
rst_n => to_address[29]~reg0.ENA
rst_n => to_address[28]~reg0.ENA
rst_n => to_address[27]~reg0.ENA
rst_n => to_address[26]~reg0.ENA
rst_n => to_address[25]~reg0.ENA
rst_n => to_address[24]~reg0.ENA
rst_n => to_address[23]~reg0.ENA
rst_n => to_address[22]~reg0.ENA
rst_n => to_address[21]~reg0.ENA
rst_n => to_address[20]~reg0.ENA
rst_n => to_address[19]~reg0.ENA
rst_n => to_address[18]~reg0.ENA
rst_n => to_address[17]~reg0.ENA
rst_n => to_address[16]~reg0.ENA
rst_n => to_address[15]~reg0.ENA
rst_n => to_address[14]~reg0.ENA
rst_n => to_address[13]~reg0.ENA
rst_n => to_address[12]~reg0.ENA
rst_n => to_address[11]~reg0.ENA
rst_n => to_address[10]~reg0.ENA
rst_n => to_address[9]~reg0.ENA
rst_n => to_address[8]~reg0.ENA
rst_n => to_address[7]~reg0.ENA
rst_n => to_address[6]~reg0.ENA
rst_n => to_address[5]~reg0.ENA
rst_n => to_address[4]~reg0.ENA
rst_n => to_address[3]~reg0.ENA
rst_n => to_address[2]~reg0.ENA
rst_n => to_address[1]~reg0.ENA
rst_n => to_address[0]~reg0.ENA
rst_n => from_address[47]~reg0.ENA
rst_n => from_address[46]~reg0.ENA
rst_n => from_address[45]~reg0.ENA
rst_n => from_address[44]~reg0.ENA
rst_n => from_address[43]~reg0.ENA
rst_n => from_address[42]~reg0.ENA
rst_n => from_address[41]~reg0.ENA
rst_n => from_address[40]~reg0.ENA
rst_n => from_address[39]~reg0.ENA
rst_n => from_address[38]~reg0.ENA
rst_n => from_address[37]~reg0.ENA
rst_n => from_address[36]~reg0.ENA
rst_n => from_address[35]~reg0.ENA
rst_n => from_address[34]~reg0.ENA
rst_n => from_address[33]~reg0.ENA
rst_n => from_address[32]~reg0.ENA
rst_n => from_address[31]~reg0.ENA
rst_n => from_address[30]~reg0.ENA
rst_n => from_address[29]~reg0.ENA
rst_n => from_address[28]~reg0.ENA
rst_n => from_address[27]~reg0.ENA
rst_n => from_address[26]~reg0.ENA
rst_n => from_address[25]~reg0.ENA
rst_n => from_address[24]~reg0.ENA
rst_n => from_address[23]~reg0.ENA
rst_n => from_address[22]~reg0.ENA
rst_n => from_address[21]~reg0.ENA
rst_n => from_address[20]~reg0.ENA
rst_n => from_address[19]~reg0.ENA
rst_n => from_address[18]~reg0.ENA
rst_n => from_address[17]~reg0.ENA
rst_n => from_address[16]~reg0.ENA
rst_n => from_address[15]~reg0.ENA
rst_n => from_address[14]~reg0.ENA
rst_n => from_address[13]~reg0.ENA
rst_n => from_address[12]~reg0.ENA
rst_n => from_address[11]~reg0.ENA
rst_n => from_address[10]~reg0.ENA
rst_n => from_address[9]~reg0.ENA
rst_n => from_address[8]~reg0.ENA
rst_n => from_address[7]~reg0.ENA
rst_n => from_address[6]~reg0.ENA
rst_n => from_address[5]~reg0.ENA
rst_n => from_address[4]~reg0.ENA
rst_n => from_address[3]~reg0.ENA
rst_n => from_address[2]~reg0.ENA
rst_n => from_address[1]~reg0.ENA
rst_n => from_address[0]~reg0.ENA
rst_n => read_ether[15]~reg0.ENA
rst_n => read_ether[14]~reg0.ENA
rst_n => read_ether[13]~reg0.ENA
rst_n => read_ether[12]~reg0.ENA
rst_n => read_ether[11]~reg0.ENA
rst_n => read_ether[10]~reg0.ENA
rst_n => read_ether[9]~reg0.ENA
rst_n => read_ether[8]~reg0.ENA
rst_n => read_ether[7]~reg0.ENA
rst_n => read_ether[6]~reg0.ENA
rst_n => read_ether[5]~reg0.ENA
rst_n => read_ether[4]~reg0.ENA
rst_n => read_ether[3]~reg0.ENA
rst_n => read_ether[2]~reg0.ENA
rst_n => read_ether[1]~reg0.ENA
rst_n => read_ether[0]~reg0.ENA
rst_n => next_address[8].ENA
rst_n => next_address[7].ENA
rst_n => next_address[6].ENA
rst_n => next_address[5].ENA
rst_n => next_address[4].ENA
rst_n => next_address[3].ENA
rst_n => next_address[2].ENA
rst_n => next_address[1].ENA
process_packet => Selector2.IN2
process_packet => Selector1.IN1
process_packet => Selector3.IN1
rx_waiting <= rx_waiting~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[0] <= pb_data_rx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[1] <= pb_data_rx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[2] <= pb_data_rx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[3] <= pb_data_rx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[4] <= pb_data_rx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[5] <= pb_data_rx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[6] <= pb_data_rx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[7] <= pb_data_rx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[8] <= pb_data_rx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[9] <= pb_data_rx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[10] <= pb_data_rx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[11] <= pb_data_rx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[12] <= pb_data_rx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[13] <= pb_data_rx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[14] <= pb_data_rx[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[15] <= pb_data_rx[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_wren_rx <= pb_wren_rx~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_rx[0] <= pb_address_rx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_rx[1] <= pb_address_rx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_rx[2] <= pb_address_rx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_rx[3] <= pb_address_rx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_rx[4] <= pb_address_rx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_rx[5] <= pb_address_rx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_rx[6] <= pb_address_rx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_rx[7] <= pb_address_rx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_rx[8] <= pb_address_rx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_fifo_rd_req <= rx_fifo_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_fifo_rd_data[0] => to_address.DATAB
rx_fifo_rd_data[0] => to_address.DATAB
rx_fifo_rd_data[0] => to_address.DATAB
rx_fifo_rd_data[0] => from_address.DATAB
rx_fifo_rd_data[0] => from_address.DATAB
rx_fifo_rd_data[0] => from_address.DATAB
rx_fifo_rd_data[0] => read_ether.DATAB
rx_fifo_rd_data[0] => Selector19.IN5
rx_fifo_rd_data[0] => read_counter[0]~reg0.DATAIN
rx_fifo_rd_data[1] => to_address.DATAB
rx_fifo_rd_data[1] => to_address.DATAB
rx_fifo_rd_data[1] => to_address.DATAB
rx_fifo_rd_data[1] => from_address.DATAB
rx_fifo_rd_data[1] => from_address.DATAB
rx_fifo_rd_data[1] => from_address.DATAB
rx_fifo_rd_data[1] => read_ether.DATAB
rx_fifo_rd_data[1] => Selector18.IN5
rx_fifo_rd_data[1] => read_counter[1]~reg0.DATAIN
rx_fifo_rd_data[2] => to_address.DATAB
rx_fifo_rd_data[2] => to_address.DATAB
rx_fifo_rd_data[2] => to_address.DATAB
rx_fifo_rd_data[2] => from_address.DATAB
rx_fifo_rd_data[2] => from_address.DATAB
rx_fifo_rd_data[2] => from_address.DATAB
rx_fifo_rd_data[2] => read_ether.DATAB
rx_fifo_rd_data[2] => Selector17.IN5
rx_fifo_rd_data[2] => read_counter[2]~reg0.DATAIN
rx_fifo_rd_data[3] => to_address.DATAB
rx_fifo_rd_data[3] => to_address.DATAB
rx_fifo_rd_data[3] => to_address.DATAB
rx_fifo_rd_data[3] => from_address.DATAB
rx_fifo_rd_data[3] => from_address.DATAB
rx_fifo_rd_data[3] => from_address.DATAB
rx_fifo_rd_data[3] => read_ether.DATAB
rx_fifo_rd_data[3] => Selector16.IN5
rx_fifo_rd_data[3] => read_counter[3]~reg0.DATAIN
rx_fifo_rd_data[4] => to_address.DATAB
rx_fifo_rd_data[4] => to_address.DATAB
rx_fifo_rd_data[4] => to_address.DATAB
rx_fifo_rd_data[4] => from_address.DATAB
rx_fifo_rd_data[4] => from_address.DATAB
rx_fifo_rd_data[4] => from_address.DATAB
rx_fifo_rd_data[4] => read_ether.DATAB
rx_fifo_rd_data[4] => Selector15.IN5
rx_fifo_rd_data[4] => read_counter[4]~reg0.DATAIN
rx_fifo_rd_data[5] => to_address.DATAB
rx_fifo_rd_data[5] => to_address.DATAB
rx_fifo_rd_data[5] => to_address.DATAB
rx_fifo_rd_data[5] => from_address.DATAB
rx_fifo_rd_data[5] => from_address.DATAB
rx_fifo_rd_data[5] => from_address.DATAB
rx_fifo_rd_data[5] => read_ether.DATAB
rx_fifo_rd_data[5] => Selector14.IN5
rx_fifo_rd_data[5] => read_counter[5]~reg0.DATAIN
rx_fifo_rd_data[6] => to_address.DATAB
rx_fifo_rd_data[6] => to_address.DATAB
rx_fifo_rd_data[6] => to_address.DATAB
rx_fifo_rd_data[6] => from_address.DATAB
rx_fifo_rd_data[6] => from_address.DATAB
rx_fifo_rd_data[6] => from_address.DATAB
rx_fifo_rd_data[6] => read_ether.DATAB
rx_fifo_rd_data[6] => Selector13.IN5
rx_fifo_rd_data[6] => read_counter[6]~reg0.DATAIN
rx_fifo_rd_data[7] => to_address.DATAB
rx_fifo_rd_data[7] => to_address.DATAB
rx_fifo_rd_data[7] => to_address.DATAB
rx_fifo_rd_data[7] => from_address.DATAB
rx_fifo_rd_data[7] => from_address.DATAB
rx_fifo_rd_data[7] => from_address.DATAB
rx_fifo_rd_data[7] => read_ether.DATAB
rx_fifo_rd_data[7] => Selector12.IN5
rx_fifo_rd_data[7] => read_counter[7]~reg0.DATAIN
rx_fifo_rd_data[8] => to_address.DATAB
rx_fifo_rd_data[8] => to_address.DATAB
rx_fifo_rd_data[8] => to_address.DATAB
rx_fifo_rd_data[8] => from_address.DATAB
rx_fifo_rd_data[8] => from_address.DATAB
rx_fifo_rd_data[8] => from_address.DATAB
rx_fifo_rd_data[8] => read_ether.DATAB
rx_fifo_rd_data[8] => Selector11.IN5
rx_fifo_rd_data[8] => read_counter[8]~reg0.DATAIN
rx_fifo_rd_data[9] => to_address.DATAB
rx_fifo_rd_data[9] => to_address.DATAB
rx_fifo_rd_data[9] => to_address.DATAB
rx_fifo_rd_data[9] => from_address.DATAB
rx_fifo_rd_data[9] => from_address.DATAB
rx_fifo_rd_data[9] => from_address.DATAB
rx_fifo_rd_data[9] => read_ether.DATAB
rx_fifo_rd_data[9] => Selector10.IN5
rx_fifo_rd_data[9] => read_counter[9]~reg0.DATAIN
rx_fifo_rd_data[10] => to_address.DATAB
rx_fifo_rd_data[10] => to_address.DATAB
rx_fifo_rd_data[10] => to_address.DATAB
rx_fifo_rd_data[10] => from_address.DATAB
rx_fifo_rd_data[10] => from_address.DATAB
rx_fifo_rd_data[10] => from_address.DATAB
rx_fifo_rd_data[10] => read_ether.DATAB
rx_fifo_rd_data[10] => Selector9.IN5
rx_fifo_rd_data[10] => read_counter[10]~reg0.DATAIN
rx_fifo_rd_data[11] => to_address.DATAB
rx_fifo_rd_data[11] => to_address.DATAB
rx_fifo_rd_data[11] => to_address.DATAB
rx_fifo_rd_data[11] => from_address.DATAB
rx_fifo_rd_data[11] => from_address.DATAB
rx_fifo_rd_data[11] => from_address.DATAB
rx_fifo_rd_data[11] => read_ether.DATAB
rx_fifo_rd_data[11] => Selector8.IN5
rx_fifo_rd_data[12] => to_address.DATAB
rx_fifo_rd_data[12] => to_address.DATAB
rx_fifo_rd_data[12] => to_address.DATAB
rx_fifo_rd_data[12] => from_address.DATAB
rx_fifo_rd_data[12] => from_address.DATAB
rx_fifo_rd_data[12] => from_address.DATAB
rx_fifo_rd_data[12] => read_ether.DATAB
rx_fifo_rd_data[12] => Selector7.IN5
rx_fifo_rd_data[13] => to_address.DATAB
rx_fifo_rd_data[13] => to_address.DATAB
rx_fifo_rd_data[13] => to_address.DATAB
rx_fifo_rd_data[13] => from_address.DATAB
rx_fifo_rd_data[13] => from_address.DATAB
rx_fifo_rd_data[13] => from_address.DATAB
rx_fifo_rd_data[13] => read_ether.DATAB
rx_fifo_rd_data[13] => Selector6.IN5
rx_fifo_rd_data[14] => to_address.DATAB
rx_fifo_rd_data[14] => to_address.DATAB
rx_fifo_rd_data[14] => to_address.DATAB
rx_fifo_rd_data[14] => from_address.DATAB
rx_fifo_rd_data[14] => from_address.DATAB
rx_fifo_rd_data[14] => from_address.DATAB
rx_fifo_rd_data[14] => read_ether.DATAB
rx_fifo_rd_data[14] => Selector5.IN5
rx_fifo_rd_data[15] => to_address.DATAB
rx_fifo_rd_data[15] => to_address.DATAB
rx_fifo_rd_data[15] => to_address.DATAB
rx_fifo_rd_data[15] => from_address.DATAB
rx_fifo_rd_data[15] => from_address.DATAB
rx_fifo_rd_data[15] => from_address.DATAB
rx_fifo_rd_data[15] => read_ether.DATAB
rx_fifo_rd_data[15] => Selector4.IN5
read_ether[0] <= read_ether[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[1] <= read_ether[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[2] <= read_ether[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[3] <= read_ether[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[4] <= read_ether[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[5] <= read_ether[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[6] <= read_ether[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[7] <= read_ether[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[8] <= read_ether[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[9] <= read_ether[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[10] <= read_ether[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[11] <= read_ether[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[12] <= read_ether[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[13] <= read_ether[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[14] <= read_ether[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[15] <= read_ether[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[0] <= from_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[1] <= from_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[2] <= from_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[3] <= from_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[4] <= from_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[5] <= from_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[6] <= from_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[7] <= from_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[8] <= from_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[9] <= from_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[10] <= from_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[11] <= from_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[12] <= from_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[13] <= from_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[14] <= from_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[15] <= from_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[16] <= from_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[17] <= from_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[18] <= from_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[19] <= from_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[20] <= from_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[21] <= from_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[22] <= from_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[23] <= from_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[24] <= from_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[25] <= from_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[26] <= from_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[27] <= from_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[28] <= from_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[29] <= from_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[30] <= from_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[31] <= from_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[32] <= from_address[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[33] <= from_address[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[34] <= from_address[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[35] <= from_address[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[36] <= from_address[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[37] <= from_address[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[38] <= from_address[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[39] <= from_address[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[40] <= from_address[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[41] <= from_address[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[42] <= from_address[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[43] <= from_address[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[44] <= from_address[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[45] <= from_address[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[46] <= from_address[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[47] <= from_address[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[0] <= to_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[1] <= to_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[2] <= to_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[3] <= to_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[4] <= to_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[5] <= to_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[6] <= to_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[7] <= to_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[8] <= to_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[9] <= to_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[10] <= to_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[11] <= to_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[12] <= to_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[13] <= to_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[14] <= to_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[15] <= to_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[16] <= to_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[17] <= to_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[18] <= to_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[19] <= to_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[20] <= to_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[21] <= to_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[22] <= to_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[23] <= to_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[24] <= to_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[25] <= to_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[26] <= to_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[27] <= to_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[28] <= to_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[29] <= to_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[30] <= to_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[31] <= to_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[32] <= to_address[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[33] <= to_address[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[34] <= to_address[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[35] <= to_address[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[36] <= to_address[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[37] <= to_address[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[38] <= to_address[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[39] <= to_address[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[40] <= to_address[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[41] <= to_address[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[42] <= to_address[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[43] <= to_address[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[44] <= to_address[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[45] <= to_address[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[46] <= to_address[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[47] <= to_address[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
local_address[0] => ~NO_FANOUT~
local_address[1] => ~NO_FANOUT~
local_address[2] => ~NO_FANOUT~
local_address[3] => ~NO_FANOUT~
local_address[4] => ~NO_FANOUT~
local_address[5] => ~NO_FANOUT~
local_address[6] => ~NO_FANOUT~
local_address[7] => ~NO_FANOUT~
local_address[8] => ~NO_FANOUT~
local_address[9] => ~NO_FANOUT~
local_address[10] => ~NO_FANOUT~
local_address[11] => ~NO_FANOUT~
local_address[12] => ~NO_FANOUT~
local_address[13] => ~NO_FANOUT~
local_address[14] => ~NO_FANOUT~
local_address[15] => ~NO_FANOUT~
local_address[16] => ~NO_FANOUT~
local_address[17] => ~NO_FANOUT~
local_address[18] => ~NO_FANOUT~
local_address[19] => ~NO_FANOUT~
local_address[20] => ~NO_FANOUT~
local_address[21] => ~NO_FANOUT~
local_address[22] => ~NO_FANOUT~
local_address[23] => ~NO_FANOUT~
local_address[24] => ~NO_FANOUT~
local_address[25] => ~NO_FANOUT~
local_address[26] => ~NO_FANOUT~
local_address[27] => ~NO_FANOUT~
local_address[28] => ~NO_FANOUT~
local_address[29] => ~NO_FANOUT~
local_address[30] => ~NO_FANOUT~
local_address[31] => ~NO_FANOUT~
local_address[32] => ~NO_FANOUT~
local_address[33] => ~NO_FANOUT~
local_address[34] => ~NO_FANOUT~
local_address[35] => ~NO_FANOUT~
local_address[36] => ~NO_FANOUT~
local_address[37] => ~NO_FANOUT~
local_address[38] => ~NO_FANOUT~
local_address[39] => ~NO_FANOUT~
local_address[40] => ~NO_FANOUT~
local_address[41] => ~NO_FANOUT~
local_address[42] => ~NO_FANOUT~
local_address[43] => ~NO_FANOUT~
local_address[44] => ~NO_FANOUT~
local_address[45] => ~NO_FANOUT~
local_address[46] => ~NO_FANOUT~
local_address[47] => ~NO_FANOUT~
read_counter[0] <= read_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_counter[1] <= read_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_counter[2] <= read_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_counter[3] <= read_counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_counter[4] <= read_counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_counter[5] <= read_counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_counter[6] <= read_counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_counter[7] <= read_counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_counter[8] <= read_counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_counter[9] <= read_counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_counter[10] <= read_counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|gm_controller|tx_packet:send_packet
clk => spin[0].CLK
clk => spin[1].CLK
clk => spin[2].CLK
clk => spin[3].CLK
clk => spin[4].CLK
clk => spin[5].CLK
clk => spin[6].CLK
clk => spin[7].CLK
clk => tx_fifo_wr_data[0]~reg0.CLK
clk => tx_fifo_wr_data[1]~reg0.CLK
clk => tx_fifo_wr_data[2]~reg0.CLK
clk => tx_fifo_wr_data[3]~reg0.CLK
clk => tx_fifo_wr_data[4]~reg0.CLK
clk => tx_fifo_wr_data[5]~reg0.CLK
clk => tx_fifo_wr_data[6]~reg0.CLK
clk => tx_fifo_wr_data[7]~reg0.CLK
clk => tx_fifo_wr_data[8]~reg0.CLK
clk => tx_fifo_wr_data[9]~reg0.CLK
clk => tx_fifo_wr_data[10]~reg0.CLK
clk => tx_fifo_wr_data[11]~reg0.CLK
clk => tx_fifo_wr_data[12]~reg0.CLK
clk => tx_fifo_wr_data[13]~reg0.CLK
clk => tx_fifo_wr_data[14]~reg0.CLK
clk => tx_fifo_wr_data[15]~reg0.CLK
clk => tx_fifo_wr_req~reg0.CLK
clk => transfer_ready~reg0.CLK
clk => pb_wren~reg0.CLK
clk => pb_address[0]~reg0.CLK
clk => pb_address[1]~reg0.CLK
clk => pb_address[2]~reg0.CLK
clk => pb_address[3]~reg0.CLK
clk => pb_address[4]~reg0.CLK
clk => pb_address[5]~reg0.CLK
clk => pb_address[6]~reg0.CLK
clk => pb_address[7]~reg0.CLK
clk => pb_address[8]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => e_state~1.DATAIN
rst_n => transfer_ready~reg0.PRESET
rst_n => pb_wren~reg0.ACLR
rst_n => pb_address[0]~reg0.ACLR
rst_n => pb_address[1]~reg0.ACLR
rst_n => pb_address[2]~reg0.ACLR
rst_n => pb_address[3]~reg0.ACLR
rst_n => pb_address[4]~reg0.ACLR
rst_n => pb_address[5]~reg0.ACLR
rst_n => pb_address[6]~reg0.ACLR
rst_n => pb_address[7]~reg0.ACLR
rst_n => pb_address[8]~reg0.ACLR
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => e_state~3.DATAIN
rst_n => spin[0].ENA
rst_n => tx_fifo_wr_req~reg0.ENA
rst_n => tx_fifo_wr_data[15]~reg0.ENA
rst_n => tx_fifo_wr_data[14]~reg0.ENA
rst_n => tx_fifo_wr_data[13]~reg0.ENA
rst_n => tx_fifo_wr_data[12]~reg0.ENA
rst_n => tx_fifo_wr_data[11]~reg0.ENA
rst_n => tx_fifo_wr_data[10]~reg0.ENA
rst_n => tx_fifo_wr_data[9]~reg0.ENA
rst_n => tx_fifo_wr_data[8]~reg0.ENA
rst_n => tx_fifo_wr_data[7]~reg0.ENA
rst_n => tx_fifo_wr_data[6]~reg0.ENA
rst_n => tx_fifo_wr_data[5]~reg0.ENA
rst_n => tx_fifo_wr_data[4]~reg0.ENA
rst_n => tx_fifo_wr_data[3]~reg0.ENA
rst_n => tx_fifo_wr_data[2]~reg0.ENA
rst_n => tx_fifo_wr_data[1]~reg0.ENA
rst_n => tx_fifo_wr_data[0]~reg0.ENA
rst_n => spin[7].ENA
rst_n => spin[6].ENA
rst_n => spin[5].ENA
rst_n => spin[4].ENA
rst_n => spin[3].ENA
rst_n => spin[2].ENA
rst_n => spin[1].ENA
send_packet => Selector9.IN2
send_packet => Selector0.IN1
send_packet => Selector8.IN1
transfer_ready <= transfer_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
destination_address[0] => Selector27.IN9
destination_address[1] => Selector26.IN10
destination_address[2] => Selector25.IN9
destination_address[3] => Selector24.IN10
destination_address[4] => Selector23.IN9
destination_address[5] => Selector22.IN9
destination_address[6] => Selector21.IN9
destination_address[7] => Selector20.IN9
destination_address[8] => Selector19.IN9
destination_address[9] => Selector18.IN10
destination_address[10] => Selector17.IN9
destination_address[11] => Selector16.IN9
destination_address[12] => Selector15.IN8
destination_address[13] => Selector14.IN8
destination_address[14] => Selector13.IN8
destination_address[15] => Selector12.IN8
destination_address[16] => Selector27.IN8
destination_address[17] => Selector26.IN9
destination_address[18] => Selector25.IN8
destination_address[19] => Selector24.IN9
destination_address[20] => Selector23.IN8
destination_address[21] => Selector22.IN8
destination_address[22] => Selector21.IN8
destination_address[23] => Selector20.IN8
destination_address[24] => Selector19.IN8
destination_address[25] => Selector18.IN9
destination_address[26] => Selector17.IN8
destination_address[27] => Selector16.IN8
destination_address[28] => Selector15.IN7
destination_address[29] => Selector14.IN7
destination_address[30] => Selector13.IN7
destination_address[31] => Selector12.IN7
destination_address[32] => Selector27.IN7
destination_address[33] => Selector26.IN8
destination_address[34] => Selector25.IN7
destination_address[35] => Selector24.IN8
destination_address[36] => Selector23.IN7
destination_address[37] => Selector22.IN7
destination_address[38] => Selector21.IN7
destination_address[39] => Selector20.IN7
destination_address[40] => Selector19.IN7
destination_address[41] => Selector18.IN8
destination_address[42] => Selector17.IN7
destination_address[43] => Selector16.IN7
destination_address[44] => Selector15.IN6
destination_address[45] => Selector14.IN6
destination_address[46] => Selector13.IN6
destination_address[47] => Selector12.IN6
pb_address_start[0] => Selector45.IN2
pb_address_start[1] => Selector44.IN2
pb_address_start[2] => Selector43.IN2
pb_address_start[3] => Selector42.IN2
pb_address_start[4] => Selector41.IN2
pb_address_start[5] => Selector40.IN2
pb_address_start[6] => Selector39.IN2
pb_address_start[7] => Selector38.IN2
pb_address_start[8] => Selector37.IN2
num_words_16[0] => Equal0.IN10
num_words_16[0] => Selector27.IN4
num_words_16[1] => Add0.IN20
num_words_16[1] => Selector26.IN5
num_words_16[2] => Add0.IN19
num_words_16[2] => Selector25.IN4
num_words_16[3] => Add0.IN18
num_words_16[3] => Selector24.IN5
num_words_16[4] => Add0.IN17
num_words_16[4] => Selector23.IN4
num_words_16[5] => Add0.IN16
num_words_16[5] => Selector22.IN4
num_words_16[6] => Add0.IN15
num_words_16[6] => Selector21.IN4
num_words_16[7] => Add0.IN14
num_words_16[7] => Selector20.IN4
num_words_16[8] => Add0.IN13
num_words_16[8] => Selector19.IN4
num_words_16[9] => Add0.IN12
num_words_16[9] => Selector18.IN5
num_words_16[10] => Add0.IN11
num_words_16[10] => Selector17.IN4
pb_q[0] => Selector27.IN5
pb_q[1] => Selector26.IN6
pb_q[2] => Selector25.IN5
pb_q[3] => Selector24.IN6
pb_q[4] => Selector23.IN5
pb_q[5] => Selector22.IN5
pb_q[6] => Selector21.IN5
pb_q[7] => Selector20.IN5
pb_q[8] => Selector19.IN5
pb_q[9] => Selector18.IN6
pb_q[10] => Selector17.IN5
pb_q[11] => Selector16.IN5
pb_q[12] => Selector15.IN4
pb_q[13] => Selector14.IN4
pb_q[14] => Selector13.IN4
pb_q[15] => Selector12.IN4
pb_wren <= pb_wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address[0] <= pb_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address[1] <= pb_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address[2] <= pb_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address[3] <= pb_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address[4] <= pb_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address[5] <= pb_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address[6] <= pb_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address[7] <= pb_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address[8] <= pb_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_req <= tx_fifo_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[0] <= tx_fifo_wr_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[1] <= tx_fifo_wr_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[2] <= tx_fifo_wr_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[3] <= tx_fifo_wr_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[4] <= tx_fifo_wr_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[5] <= tx_fifo_wr_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[6] <= tx_fifo_wr_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[7] <= tx_fifo_wr_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[8] <= tx_fifo_wr_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[9] <= tx_fifo_wr_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[10] <= tx_fifo_wr_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[11] <= tx_fifo_wr_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[12] <= tx_fifo_wr_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[13] <= tx_fifo_wr_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[14] <= tx_fifo_wr_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[15] <= tx_fifo_wr_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_full => Selector0.IN3
tx_fifo_full => Selector1.IN3
tx_fifo_full => Selector2.IN3
tx_fifo_full => Selector3.IN3
tx_fifo_full => Selector4.IN3
tx_fifo_full => Selector5.IN4
tx_fifo_full => Selector6.IN3
tx_fifo_full => Selector11.IN1
tx_fifo_full => Selector11.IN2
tx_fifo_full => Selector11.IN3
tx_fifo_full => Selector11.IN4
tx_fifo_full => Selector11.IN5
tx_fifo_full => Selector11.IN6
tx_fifo_full => e_state.IN1
tx_fifo_full => Selector1.IN1
tx_fifo_full => Selector2.IN1
tx_fifo_full => Selector3.IN1
tx_fifo_full => Selector4.IN1
tx_fifo_full => Selector5.IN1
tx_fifo_full => e_state.IN1
tx_fifo_full => Selector6.IN1
tx_fifo_full => Selector7.IN1
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT


