ARM GAS  /tmp/cc7qZ6KF.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"i2c.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_I2C1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_I2C1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_I2C1_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/i2c.c"
   1:Core/Src/i2c.c **** /**
   2:Core/Src/i2c.c ****   ******************************************************************************
   3:Core/Src/i2c.c ****   * @file    i2c.c
   4:Core/Src/i2c.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/i2c.c ****   *          of the I2C instances.
   6:Core/Src/i2c.c ****   ******************************************************************************
   7:Core/Src/i2c.c ****   * @attention
   8:Core/Src/i2c.c ****   *
   9:Core/Src/i2c.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/i2c.c ****   * All rights reserved.</center></h2>
  11:Core/Src/i2c.c ****   *
  12:Core/Src/i2c.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/i2c.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/i2c.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/i2c.c ****   *                             www.st.com/SLA0044
  16:Core/Src/i2c.c ****   *
  17:Core/Src/i2c.c ****   ******************************************************************************
  18:Core/Src/i2c.c ****   */
  19:Core/Src/i2c.c **** 
  20:Core/Src/i2c.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/i2c.c **** #include "i2c.h"
  22:Core/Src/i2c.c **** 
  23:Core/Src/i2c.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/i2c.c **** 
  25:Core/Src/i2c.c **** /* USER CODE END 0 */
  26:Core/Src/i2c.c **** 
  27:Core/Src/i2c.c **** I2C_HandleTypeDef hi2c1;
  28:Core/Src/i2c.c **** DMA_HandleTypeDef hdma_i2c1_rx;
  29:Core/Src/i2c.c **** DMA_HandleTypeDef hdma_i2c1_tx;
  30:Core/Src/i2c.c **** 
ARM GAS  /tmp/cc7qZ6KF.s 			page 2


  31:Core/Src/i2c.c **** /* I2C1 init function */
  32:Core/Src/i2c.c **** void MX_I2C1_Init(void)
  33:Core/Src/i2c.c **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  34:Core/Src/i2c.c **** 
  35:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_Init 0 */
  36:Core/Src/i2c.c **** 
  37:Core/Src/i2c.c ****   /* USER CODE END I2C1_Init 0 */
  38:Core/Src/i2c.c **** 
  39:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_Init 1 */
  40:Core/Src/i2c.c **** 
  41:Core/Src/i2c.c ****   /* USER CODE END I2C1_Init 1 */
  42:Core/Src/i2c.c ****   hi2c1.Instance = I2C1;
  38              		.loc 1 42 3 view .LVU1
  39              		.loc 1 42 18 is_stmt 0 view .LVU2
  40 0002 0B48     		ldr	r0, .L5
  41 0004 0B4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  43:Core/Src/i2c.c ****   hi2c1.Init.ClockSpeed = 400000;
  43              		.loc 1 43 3 is_stmt 1 view .LVU3
  44              		.loc 1 43 25 is_stmt 0 view .LVU4
  45 0008 0B4B     		ldr	r3, .L5+8
  46 000a 4360     		str	r3, [r0, #4]
  44:Core/Src/i2c.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  47              		.loc 1 44 3 is_stmt 1 view .LVU5
  48              		.loc 1 44 24 is_stmt 0 view .LVU6
  49 000c 0023     		movs	r3, #0
  50 000e 8360     		str	r3, [r0, #8]
  45:Core/Src/i2c.c ****   hi2c1.Init.OwnAddress1 = 0;
  51              		.loc 1 45 3 is_stmt 1 view .LVU7
  52              		.loc 1 45 26 is_stmt 0 view .LVU8
  53 0010 C360     		str	r3, [r0, #12]
  46:Core/Src/i2c.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
  54              		.loc 1 46 3 is_stmt 1 view .LVU9
  55              		.loc 1 46 29 is_stmt 0 view .LVU10
  56 0012 4FF48042 		mov	r2, #16384
  57 0016 0261     		str	r2, [r0, #16]
  47:Core/Src/i2c.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  58              		.loc 1 47 3 is_stmt 1 view .LVU11
  59              		.loc 1 47 30 is_stmt 0 view .LVU12
  60 0018 4361     		str	r3, [r0, #20]
  48:Core/Src/i2c.c ****   hi2c1.Init.OwnAddress2 = 0;
  61              		.loc 1 48 3 is_stmt 1 view .LVU13
  62              		.loc 1 48 26 is_stmt 0 view .LVU14
  63 001a 8361     		str	r3, [r0, #24]
  49:Core/Src/i2c.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  64              		.loc 1 49 3 is_stmt 1 view .LVU15
  65              		.loc 1 49 30 is_stmt 0 view .LVU16
  66 001c C361     		str	r3, [r0, #28]
ARM GAS  /tmp/cc7qZ6KF.s 			page 3


  50:Core/Src/i2c.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  67              		.loc 1 50 3 is_stmt 1 view .LVU17
  68              		.loc 1 50 28 is_stmt 0 view .LVU18
  69 001e 0362     		str	r3, [r0, #32]
  51:Core/Src/i2c.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
  70              		.loc 1 51 3 is_stmt 1 view .LVU19
  71              		.loc 1 51 7 is_stmt 0 view .LVU20
  72 0020 FFF7FEFF 		bl	HAL_I2C_Init
  73              	.LVL0:
  74              		.loc 1 51 6 view .LVU21
  75 0024 00B9     		cbnz	r0, .L4
  76              	.L1:
  52:Core/Src/i2c.c ****   {
  53:Core/Src/i2c.c ****     Error_Handler();
  54:Core/Src/i2c.c ****   }
  55:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_Init 2 */
  56:Core/Src/i2c.c **** 
  57:Core/Src/i2c.c ****   /* USER CODE END I2C1_Init 2 */
  58:Core/Src/i2c.c **** 
  59:Core/Src/i2c.c **** }
  77              		.loc 1 59 1 view .LVU22
  78 0026 08BD     		pop	{r3, pc}
  79              	.L4:
  53:Core/Src/i2c.c ****   }
  80              		.loc 1 53 5 is_stmt 1 view .LVU23
  81 0028 FFF7FEFF 		bl	Error_Handler
  82              	.LVL1:
  83              		.loc 1 59 1 is_stmt 0 view .LVU24
  84 002c FBE7     		b	.L1
  85              	.L6:
  86 002e 00BF     		.align	2
  87              	.L5:
  88 0030 00000000 		.word	hi2c1
  89 0034 00540040 		.word	1073763328
  90 0038 801A0600 		.word	400000
  91              		.cfi_endproc
  92              	.LFE130:
  94              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  95              		.align	1
  96              		.global	HAL_I2C_MspInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 100              		.fpu fpv4-sp-d16
 102              	HAL_I2C_MspInit:
 103              	.LVL2:
 104              	.LFB131:
  60:Core/Src/i2c.c **** 
  61:Core/Src/i2c.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
  62:Core/Src/i2c.c **** {
 105              		.loc 1 62 1 is_stmt 1 view -0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 32
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109              		.loc 1 62 1 is_stmt 0 view .LVU26
 110 0000 70B5     		push	{r4, r5, r6, lr}
 111              	.LCFI1:
ARM GAS  /tmp/cc7qZ6KF.s 			page 4


 112              		.cfi_def_cfa_offset 16
 113              		.cfi_offset 4, -16
 114              		.cfi_offset 5, -12
 115              		.cfi_offset 6, -8
 116              		.cfi_offset 14, -4
 117 0002 88B0     		sub	sp, sp, #32
 118              	.LCFI2:
 119              		.cfi_def_cfa_offset 48
  63:Core/Src/i2c.c **** 
  64:Core/Src/i2c.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 120              		.loc 1 64 3 is_stmt 1 view .LVU27
 121              		.loc 1 64 20 is_stmt 0 view .LVU28
 122 0004 0023     		movs	r3, #0
 123 0006 0393     		str	r3, [sp, #12]
 124 0008 0493     		str	r3, [sp, #16]
 125 000a 0593     		str	r3, [sp, #20]
 126 000c 0693     		str	r3, [sp, #24]
 127 000e 0793     		str	r3, [sp, #28]
  65:Core/Src/i2c.c ****   if(i2cHandle->Instance==I2C1)
 128              		.loc 1 65 3 is_stmt 1 view .LVU29
 129              		.loc 1 65 15 is_stmt 0 view .LVU30
 130 0010 0268     		ldr	r2, [r0]
 131              		.loc 1 65 5 view .LVU31
 132 0012 374B     		ldr	r3, .L15
 133 0014 9A42     		cmp	r2, r3
 134 0016 01D0     		beq	.L12
 135              	.LVL3:
 136              	.L7:
  66:Core/Src/i2c.c ****   {
  67:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  68:Core/Src/i2c.c **** 
  69:Core/Src/i2c.c ****   /* USER CODE END I2C1_MspInit 0 */
  70:Core/Src/i2c.c **** 
  71:Core/Src/i2c.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  72:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
  73:Core/Src/i2c.c ****     PB6     ------> I2C1_SCL
  74:Core/Src/i2c.c ****     PB7     ------> I2C1_SDA
  75:Core/Src/i2c.c ****     */
  76:Core/Src/i2c.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
  77:Core/Src/i2c.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
  78:Core/Src/i2c.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
  79:Core/Src/i2c.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  80:Core/Src/i2c.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
  81:Core/Src/i2c.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  82:Core/Src/i2c.c **** 
  83:Core/Src/i2c.c ****     /* I2C1 clock enable */
  84:Core/Src/i2c.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
  85:Core/Src/i2c.c **** 
  86:Core/Src/i2c.c ****     /* I2C1 DMA Init */
  87:Core/Src/i2c.c ****     /* I2C1_RX Init */
  88:Core/Src/i2c.c ****     hdma_i2c1_rx.Instance = DMA1_Stream0;
  89:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
  90:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
  91:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
  92:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
  93:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
  94:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
ARM GAS  /tmp/cc7qZ6KF.s 			page 5


  95:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
  96:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
  97:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
  98:Core/Src/i2c.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
  99:Core/Src/i2c.c ****     {
 100:Core/Src/i2c.c ****       Error_Handler();
 101:Core/Src/i2c.c ****     }
 102:Core/Src/i2c.c **** 
 103:Core/Src/i2c.c ****     __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 104:Core/Src/i2c.c **** 
 105:Core/Src/i2c.c ****     /* I2C1_TX Init */
 106:Core/Src/i2c.c ****     hdma_i2c1_tx.Instance = DMA1_Stream6;
 107:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 108:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 109:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 110:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 111:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 112:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 113:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 114:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 115:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 116:Core/Src/i2c.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 117:Core/Src/i2c.c ****     {
 118:Core/Src/i2c.c ****       Error_Handler();
 119:Core/Src/i2c.c ****     }
 120:Core/Src/i2c.c **** 
 121:Core/Src/i2c.c ****     __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 122:Core/Src/i2c.c **** 
 123:Core/Src/i2c.c ****     /* I2C1 interrupt Init */
 124:Core/Src/i2c.c ****     HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 125:Core/Src/i2c.c ****     HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 126:Core/Src/i2c.c ****     HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 127:Core/Src/i2c.c ****     HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 128:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 129:Core/Src/i2c.c **** 
 130:Core/Src/i2c.c ****   /* USER CODE END I2C1_MspInit 1 */
 131:Core/Src/i2c.c ****   }
 132:Core/Src/i2c.c **** }
 137              		.loc 1 132 1 view .LVU32
 138 0018 08B0     		add	sp, sp, #32
 139              	.LCFI3:
 140              		.cfi_remember_state
 141              		.cfi_def_cfa_offset 16
 142              		@ sp needed
 143 001a 70BD     		pop	{r4, r5, r6, pc}
 144              	.LVL4:
 145              	.L12:
 146              	.LCFI4:
 147              		.cfi_restore_state
 148              		.loc 1 132 1 view .LVU33
 149 001c 0446     		mov	r4, r0
  71:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 150              		.loc 1 71 5 is_stmt 1 view .LVU34
 151              	.LBB2:
  71:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 152              		.loc 1 71 5 view .LVU35
 153 001e 0025     		movs	r5, #0
ARM GAS  /tmp/cc7qZ6KF.s 			page 6


 154 0020 0195     		str	r5, [sp, #4]
  71:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 155              		.loc 1 71 5 view .LVU36
 156 0022 344E     		ldr	r6, .L15+4
 157 0024 336B     		ldr	r3, [r6, #48]
 158 0026 43F00203 		orr	r3, r3, #2
 159 002a 3363     		str	r3, [r6, #48]
  71:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 160              		.loc 1 71 5 view .LVU37
 161 002c 336B     		ldr	r3, [r6, #48]
 162 002e 03F00203 		and	r3, r3, #2
 163 0032 0193     		str	r3, [sp, #4]
  71:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 164              		.loc 1 71 5 view .LVU38
 165 0034 019B     		ldr	r3, [sp, #4]
 166              	.LBE2:
  71:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 167              		.loc 1 71 5 view .LVU39
  76:Core/Src/i2c.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 168              		.loc 1 76 5 view .LVU40
  76:Core/Src/i2c.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 169              		.loc 1 76 25 is_stmt 0 view .LVU41
 170 0036 C023     		movs	r3, #192
 171 0038 0393     		str	r3, [sp, #12]
  77:Core/Src/i2c.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 172              		.loc 1 77 5 is_stmt 1 view .LVU42
  77:Core/Src/i2c.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 173              		.loc 1 77 26 is_stmt 0 view .LVU43
 174 003a 1223     		movs	r3, #18
 175 003c 0493     		str	r3, [sp, #16]
  78:Core/Src/i2c.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 176              		.loc 1 78 5 is_stmt 1 view .LVU44
  78:Core/Src/i2c.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 177              		.loc 1 78 26 is_stmt 0 view .LVU45
 178 003e 0123     		movs	r3, #1
 179 0040 0593     		str	r3, [sp, #20]
  79:Core/Src/i2c.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 180              		.loc 1 79 5 is_stmt 1 view .LVU46
  79:Core/Src/i2c.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 181              		.loc 1 79 27 is_stmt 0 view .LVU47
 182 0042 0323     		movs	r3, #3
 183 0044 0693     		str	r3, [sp, #24]
  80:Core/Src/i2c.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 184              		.loc 1 80 5 is_stmt 1 view .LVU48
  80:Core/Src/i2c.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 185              		.loc 1 80 31 is_stmt 0 view .LVU49
 186 0046 0423     		movs	r3, #4
 187 0048 0793     		str	r3, [sp, #28]
  81:Core/Src/i2c.c **** 
 188              		.loc 1 81 5 is_stmt 1 view .LVU50
 189 004a 03A9     		add	r1, sp, #12
 190 004c 2A48     		ldr	r0, .L15+8
 191              	.LVL5:
  81:Core/Src/i2c.c **** 
 192              		.loc 1 81 5 is_stmt 0 view .LVU51
 193 004e FFF7FEFF 		bl	HAL_GPIO_Init
 194              	.LVL6:
ARM GAS  /tmp/cc7qZ6KF.s 			page 7


  84:Core/Src/i2c.c **** 
 195              		.loc 1 84 5 is_stmt 1 view .LVU52
 196              	.LBB3:
  84:Core/Src/i2c.c **** 
 197              		.loc 1 84 5 view .LVU53
 198 0052 0295     		str	r5, [sp, #8]
  84:Core/Src/i2c.c **** 
 199              		.loc 1 84 5 view .LVU54
 200 0054 336C     		ldr	r3, [r6, #64]
 201 0056 43F40013 		orr	r3, r3, #2097152
 202 005a 3364     		str	r3, [r6, #64]
  84:Core/Src/i2c.c **** 
 203              		.loc 1 84 5 view .LVU55
 204 005c 336C     		ldr	r3, [r6, #64]
 205 005e 03F40013 		and	r3, r3, #2097152
 206 0062 0293     		str	r3, [sp, #8]
  84:Core/Src/i2c.c **** 
 207              		.loc 1 84 5 view .LVU56
 208 0064 029B     		ldr	r3, [sp, #8]
 209              	.LBE3:
  84:Core/Src/i2c.c **** 
 210              		.loc 1 84 5 view .LVU57
  88:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 211              		.loc 1 88 5 view .LVU58
  88:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 212              		.loc 1 88 27 is_stmt 0 view .LVU59
 213 0066 2548     		ldr	r0, .L15+12
 214 0068 254B     		ldr	r3, .L15+16
 215 006a 0360     		str	r3, [r0]
  89:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 216              		.loc 1 89 5 is_stmt 1 view .LVU60
  89:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 217              		.loc 1 89 31 is_stmt 0 view .LVU61
 218 006c 4FF00073 		mov	r3, #33554432
 219 0070 4360     		str	r3, [r0, #4]
  90:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 220              		.loc 1 90 5 is_stmt 1 view .LVU62
  90:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 221              		.loc 1 90 33 is_stmt 0 view .LVU63
 222 0072 8560     		str	r5, [r0, #8]
  91:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 223              		.loc 1 91 5 is_stmt 1 view .LVU64
  91:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 224              		.loc 1 91 33 is_stmt 0 view .LVU65
 225 0074 C560     		str	r5, [r0, #12]
  92:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 226              		.loc 1 92 5 is_stmt 1 view .LVU66
  92:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 227              		.loc 1 92 30 is_stmt 0 view .LVU67
 228 0076 4FF48063 		mov	r3, #1024
 229 007a 0361     		str	r3, [r0, #16]
  93:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 230              		.loc 1 93 5 is_stmt 1 view .LVU68
  93:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 231              		.loc 1 93 43 is_stmt 0 view .LVU69
 232 007c 4561     		str	r5, [r0, #20]
  94:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
ARM GAS  /tmp/cc7qZ6KF.s 			page 8


 233              		.loc 1 94 5 is_stmt 1 view .LVU70
  94:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 234              		.loc 1 94 40 is_stmt 0 view .LVU71
 235 007e 8561     		str	r5, [r0, #24]
  95:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 236              		.loc 1 95 5 is_stmt 1 view .LVU72
  95:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 237              		.loc 1 95 28 is_stmt 0 view .LVU73
 238 0080 C561     		str	r5, [r0, #28]
  96:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 239              		.loc 1 96 5 is_stmt 1 view .LVU74
  96:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 240              		.loc 1 96 32 is_stmt 0 view .LVU75
 241 0082 0562     		str	r5, [r0, #32]
  97:Core/Src/i2c.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 242              		.loc 1 97 5 is_stmt 1 view .LVU76
  97:Core/Src/i2c.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 243              		.loc 1 97 32 is_stmt 0 view .LVU77
 244 0084 4562     		str	r5, [r0, #36]
  98:Core/Src/i2c.c ****     {
 245              		.loc 1 98 5 is_stmt 1 view .LVU78
  98:Core/Src/i2c.c ****     {
 246              		.loc 1 98 9 is_stmt 0 view .LVU79
 247 0086 FFF7FEFF 		bl	HAL_DMA_Init
 248              	.LVL7:
  98:Core/Src/i2c.c ****     {
 249              		.loc 1 98 8 view .LVU80
 250 008a 58BB     		cbnz	r0, .L13
 251              	.L9:
 103:Core/Src/i2c.c **** 
 252              		.loc 1 103 5 is_stmt 1 view .LVU81
 103:Core/Src/i2c.c **** 
 253              		.loc 1 103 5 view .LVU82
 254 008c 1B4B     		ldr	r3, .L15+12
 255 008e A363     		str	r3, [r4, #56]
 103:Core/Src/i2c.c **** 
 256              		.loc 1 103 5 view .LVU83
 257 0090 9C63     		str	r4, [r3, #56]
 103:Core/Src/i2c.c **** 
 258              		.loc 1 103 5 view .LVU84
 106:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 259              		.loc 1 106 5 view .LVU85
 106:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 260              		.loc 1 106 27 is_stmt 0 view .LVU86
 261 0092 1C48     		ldr	r0, .L15+20
 262 0094 1C4B     		ldr	r3, .L15+24
 263 0096 0360     		str	r3, [r0]
 107:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 264              		.loc 1 107 5 is_stmt 1 view .LVU87
 107:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 265              		.loc 1 107 31 is_stmt 0 view .LVU88
 266 0098 4FF00073 		mov	r3, #33554432
 267 009c 4360     		str	r3, [r0, #4]
 108:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 268              		.loc 1 108 5 is_stmt 1 view .LVU89
 108:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 269              		.loc 1 108 33 is_stmt 0 view .LVU90
ARM GAS  /tmp/cc7qZ6KF.s 			page 9


 270 009e 4023     		movs	r3, #64
 271 00a0 8360     		str	r3, [r0, #8]
 109:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 272              		.loc 1 109 5 is_stmt 1 view .LVU91
 109:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 273              		.loc 1 109 33 is_stmt 0 view .LVU92
 274 00a2 0023     		movs	r3, #0
 275 00a4 C360     		str	r3, [r0, #12]
 110:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 276              		.loc 1 110 5 is_stmt 1 view .LVU93
 110:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 277              		.loc 1 110 30 is_stmt 0 view .LVU94
 278 00a6 4FF48062 		mov	r2, #1024
 279 00aa 0261     		str	r2, [r0, #16]
 111:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 280              		.loc 1 111 5 is_stmt 1 view .LVU95
 111:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 281              		.loc 1 111 43 is_stmt 0 view .LVU96
 282 00ac 4361     		str	r3, [r0, #20]
 112:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 283              		.loc 1 112 5 is_stmt 1 view .LVU97
 112:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 284              		.loc 1 112 40 is_stmt 0 view .LVU98
 285 00ae 8361     		str	r3, [r0, #24]
 113:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 286              		.loc 1 113 5 is_stmt 1 view .LVU99
 113:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 287              		.loc 1 113 28 is_stmt 0 view .LVU100
 288 00b0 C361     		str	r3, [r0, #28]
 114:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 289              		.loc 1 114 5 is_stmt 1 view .LVU101
 114:Core/Src/i2c.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 290              		.loc 1 114 32 is_stmt 0 view .LVU102
 291 00b2 0362     		str	r3, [r0, #32]
 115:Core/Src/i2c.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 292              		.loc 1 115 5 is_stmt 1 view .LVU103
 115:Core/Src/i2c.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 293              		.loc 1 115 32 is_stmt 0 view .LVU104
 294 00b4 4362     		str	r3, [r0, #36]
 116:Core/Src/i2c.c ****     {
 295              		.loc 1 116 5 is_stmt 1 view .LVU105
 116:Core/Src/i2c.c ****     {
 296              		.loc 1 116 9 is_stmt 0 view .LVU106
 297 00b6 FFF7FEFF 		bl	HAL_DMA_Init
 298              	.LVL8:
 116:Core/Src/i2c.c ****     {
 299              		.loc 1 116 8 view .LVU107
 300 00ba B0B9     		cbnz	r0, .L14
 301              	.L10:
 121:Core/Src/i2c.c **** 
 302              		.loc 1 121 5 is_stmt 1 view .LVU108
 121:Core/Src/i2c.c **** 
 303              		.loc 1 121 5 view .LVU109
 304 00bc 114B     		ldr	r3, .L15+20
 305 00be 6363     		str	r3, [r4, #52]
 121:Core/Src/i2c.c **** 
 306              		.loc 1 121 5 view .LVU110
ARM GAS  /tmp/cc7qZ6KF.s 			page 10


 307 00c0 9C63     		str	r4, [r3, #56]
 121:Core/Src/i2c.c **** 
 308              		.loc 1 121 5 view .LVU111
 124:Core/Src/i2c.c ****     HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 309              		.loc 1 124 5 view .LVU112
 310 00c2 0022     		movs	r2, #0
 311 00c4 0521     		movs	r1, #5
 312 00c6 1F20     		movs	r0, #31
 313 00c8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 314              	.LVL9:
 125:Core/Src/i2c.c ****     HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 315              		.loc 1 125 5 view .LVU113
 316 00cc 1F20     		movs	r0, #31
 317 00ce FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 318              	.LVL10:
 126:Core/Src/i2c.c ****     HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 319              		.loc 1 126 5 view .LVU114
 320 00d2 0022     		movs	r2, #0
 321 00d4 0521     		movs	r1, #5
 322 00d6 2020     		movs	r0, #32
 323 00d8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 324              	.LVL11:
 127:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 325              		.loc 1 127 5 view .LVU115
 326 00dc 2020     		movs	r0, #32
 327 00de FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 328              	.LVL12:
 329              		.loc 1 132 1 is_stmt 0 view .LVU116
 330 00e2 99E7     		b	.L7
 331              	.L13:
 100:Core/Src/i2c.c ****     }
 332              		.loc 1 100 7 is_stmt 1 view .LVU117
 333 00e4 FFF7FEFF 		bl	Error_Handler
 334              	.LVL13:
 335 00e8 D0E7     		b	.L9
 336              	.L14:
 118:Core/Src/i2c.c ****     }
 337              		.loc 1 118 7 view .LVU118
 338 00ea FFF7FEFF 		bl	Error_Handler
 339              	.LVL14:
 340 00ee E5E7     		b	.L10
 341              	.L16:
 342              		.align	2
 343              	.L15:
 344 00f0 00540040 		.word	1073763328
 345 00f4 00380240 		.word	1073887232
 346 00f8 00040240 		.word	1073873920
 347 00fc 00000000 		.word	hdma_i2c1_rx
 348 0100 10600240 		.word	1073897488
 349 0104 00000000 		.word	hdma_i2c1_tx
 350 0108 A0600240 		.word	1073897632
 351              		.cfi_endproc
 352              	.LFE131:
 354              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 355              		.align	1
 356              		.global	HAL_I2C_MspDeInit
 357              		.syntax unified
ARM GAS  /tmp/cc7qZ6KF.s 			page 11


 358              		.thumb
 359              		.thumb_func
 360              		.fpu fpv4-sp-d16
 362              	HAL_I2C_MspDeInit:
 363              	.LVL15:
 364              	.LFB132:
 133:Core/Src/i2c.c **** 
 134:Core/Src/i2c.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
 135:Core/Src/i2c.c **** {
 365              		.loc 1 135 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 0
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369              		.loc 1 135 1 is_stmt 0 view .LVU120
 370 0000 38B5     		push	{r3, r4, r5, lr}
 371              	.LCFI5:
 372              		.cfi_def_cfa_offset 16
 373              		.cfi_offset 3, -16
 374              		.cfi_offset 4, -12
 375              		.cfi_offset 5, -8
 376              		.cfi_offset 14, -4
 136:Core/Src/i2c.c **** 
 137:Core/Src/i2c.c ****   if(i2cHandle->Instance==I2C1)
 377              		.loc 1 137 3 is_stmt 1 view .LVU121
 378              		.loc 1 137 15 is_stmt 0 view .LVU122
 379 0002 0268     		ldr	r2, [r0]
 380              		.loc 1 137 5 view .LVU123
 381 0004 0F4B     		ldr	r3, .L21
 382 0006 9A42     		cmp	r2, r3
 383 0008 00D0     		beq	.L20
 384              	.LVL16:
 385              	.L17:
 138:Core/Src/i2c.c ****   {
 139:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 140:Core/Src/i2c.c **** 
 141:Core/Src/i2c.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 142:Core/Src/i2c.c ****     /* Peripheral clock disable */
 143:Core/Src/i2c.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 144:Core/Src/i2c.c **** 
 145:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 146:Core/Src/i2c.c ****     PB6     ------> I2C1_SCL
 147:Core/Src/i2c.c ****     PB7     ------> I2C1_SDA
 148:Core/Src/i2c.c ****     */
 149:Core/Src/i2c.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 150:Core/Src/i2c.c **** 
 151:Core/Src/i2c.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 152:Core/Src/i2c.c **** 
 153:Core/Src/i2c.c ****     /* I2C1 DMA DeInit */
 154:Core/Src/i2c.c ****     HAL_DMA_DeInit(i2cHandle->hdmarx);
 155:Core/Src/i2c.c ****     HAL_DMA_DeInit(i2cHandle->hdmatx);
 156:Core/Src/i2c.c **** 
 157:Core/Src/i2c.c ****     /* I2C1 interrupt Deinit */
 158:Core/Src/i2c.c ****     HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 159:Core/Src/i2c.c ****     HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 160:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 161:Core/Src/i2c.c **** 
 162:Core/Src/i2c.c ****   /* USER CODE END I2C1_MspDeInit 1 */
ARM GAS  /tmp/cc7qZ6KF.s 			page 12


 163:Core/Src/i2c.c ****   }
 164:Core/Src/i2c.c **** }
 386              		.loc 1 164 1 view .LVU124
 387 000a 38BD     		pop	{r3, r4, r5, pc}
 388              	.LVL17:
 389              	.L20:
 390              		.loc 1 164 1 view .LVU125
 391 000c 0446     		mov	r4, r0
 143:Core/Src/i2c.c **** 
 392              		.loc 1 143 5 is_stmt 1 view .LVU126
 393 000e 0E4A     		ldr	r2, .L21+4
 394 0010 136C     		ldr	r3, [r2, #64]
 395 0012 23F40013 		bic	r3, r3, #2097152
 396 0016 1364     		str	r3, [r2, #64]
 149:Core/Src/i2c.c **** 
 397              		.loc 1 149 5 view .LVU127
 398 0018 0C4D     		ldr	r5, .L21+8
 399 001a 4021     		movs	r1, #64
 400 001c 2846     		mov	r0, r5
 401              	.LVL18:
 149:Core/Src/i2c.c **** 
 402              		.loc 1 149 5 is_stmt 0 view .LVU128
 403 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 404              	.LVL19:
 151:Core/Src/i2c.c **** 
 405              		.loc 1 151 5 is_stmt 1 view .LVU129
 406 0022 8021     		movs	r1, #128
 407 0024 2846     		mov	r0, r5
 408 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 409              	.LVL20:
 154:Core/Src/i2c.c ****     HAL_DMA_DeInit(i2cHandle->hdmatx);
 410              		.loc 1 154 5 view .LVU130
 411 002a A06B     		ldr	r0, [r4, #56]
 412 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 413              	.LVL21:
 155:Core/Src/i2c.c **** 
 414              		.loc 1 155 5 view .LVU131
 415 0030 606B     		ldr	r0, [r4, #52]
 416 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 417              	.LVL22:
 158:Core/Src/i2c.c ****     HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 418              		.loc 1 158 5 view .LVU132
 419 0036 1F20     		movs	r0, #31
 420 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 421              	.LVL23:
 159:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 422              		.loc 1 159 5 view .LVU133
 423 003c 2020     		movs	r0, #32
 424 003e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 425              	.LVL24:
 426              		.loc 1 164 1 is_stmt 0 view .LVU134
 427 0042 E2E7     		b	.L17
 428              	.L22:
 429              		.align	2
 430              	.L21:
 431 0044 00540040 		.word	1073763328
 432 0048 00380240 		.word	1073887232
ARM GAS  /tmp/cc7qZ6KF.s 			page 13


 433 004c 00040240 		.word	1073873920
 434              		.cfi_endproc
 435              	.LFE132:
 437              		.comm	hdma_i2c1_tx,96,4
 438              		.comm	hdma_i2c1_rx,96,4
 439              		.comm	hi2c1,84,4
 440              		.text
 441              	.Letext0:
 442              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 443              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 444              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 445              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 446              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 447              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 448              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 449              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 450              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 451              		.file 11 "Core/Inc/i2c.h"
 452              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 453              		.file 13 "Core/Inc/main.h"
ARM GAS  /tmp/cc7qZ6KF.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 i2c.c
     /tmp/cc7qZ6KF.s:18     .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/cc7qZ6KF.s:26     .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/cc7qZ6KF.s:88     .text.MX_I2C1_Init:0000000000000030 $d
                            *COM*:0000000000000054 hi2c1
     /tmp/cc7qZ6KF.s:95     .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/cc7qZ6KF.s:102    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/cc7qZ6KF.s:344    .text.HAL_I2C_MspInit:00000000000000f0 $d
                            *COM*:0000000000000060 hdma_i2c1_rx
                            *COM*:0000000000000060 hdma_i2c1_tx
     /tmp/cc7qZ6KF.s:355    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/cc7qZ6KF.s:362    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/cc7qZ6KF.s:431    .text.HAL_I2C_MspDeInit:0000000000000044 $d

UNDEFINED SYMBOLS
HAL_I2C_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
