// Seed: 2028881865
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input supply1 id_2
    , id_14,
    output uwire id_3,
    output wire id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output tri1 id_8,
    input supply0 id_9,
    output tri0 id_10,
    output uwire id_11,
    input wor id_12
);
  assign id_11 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input wire id_3,
    input wand id_4,
    output supply0 id_5,
    input supply1 id_6,
    input uwire id_7,
    input supply0 id_8,
    input wor id_9,
    input tri0 id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8,
      id_5,
      id_5,
      id_5,
      id_4,
      id_7,
      id_5,
      id_0,
      id_5,
      id_5,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
