<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P4CPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="alu.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="controller.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="controller.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="controller.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="controllertest2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controllertest2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="controllertest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controllertest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="datapath.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="datapath.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="datapath.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dm.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dm.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="dm.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dm.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ext.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ext.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ext.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ext.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="grf.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="grf.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="grf.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="grf.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="im.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="im.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="im.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="im.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="imtest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="imtest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mips.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mips.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_ALUSrc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux_ALUSrc.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="mux_ALUSrc.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux_ALUSrc.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_Branch1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux_Branch1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux_Branch1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_MemtoReg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux_MemtoReg.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="mux_MemtoReg.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux_MemtoReg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_Regdst.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="mux_Regdst.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux_Regdst.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux_Regdst.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="mux_Regdst.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux_Regdst.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_Sign.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux_Sign.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="mux_Sign.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux_Sign.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pc.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pc.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="pc.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pc.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pccal.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pccal.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="pccal.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pccal.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pctest1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pctest1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1513101023" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1513101023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513219992" xil_pn:in_ck="5481487628158912810" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1513219992">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="controllertest2.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="grf.v"/>
      <outfile xil_pn:name="im.v"/>
      <outfile xil_pn:name="imtest.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mux.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="pccal.v"/>
      <outfile xil_pn:name="pctest1.v"/>
      <outfile xil_pn:name="test1.v"/>
    </transform>
    <transform xil_pn:end_ts="1513101023" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3200935682419546408" xil_pn:start_ts="1513101023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513101023" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4769815758750415310" xil_pn:start_ts="1513101023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513101023" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6825801120149235046" xil_pn:start_ts="1513101023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513219997" xil_pn:in_ck="5481487628158912810" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1513219997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="controllertest2.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="dm.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="grf.v"/>
      <outfile xil_pn:name="im.v"/>
      <outfile xil_pn:name="imtest.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mux.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="pccal.v"/>
      <outfile xil_pn:name="pctest1.v"/>
      <outfile xil_pn:name="test1.v"/>
    </transform>
    <transform xil_pn:end_ts="1513220010" xil_pn:in_ck="5481487628158912810" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3636168673351598157" xil_pn:start_ts="1513219997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test1_beh.prj"/>
      <outfile xil_pn:name="test1_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1513224244" xil_pn:in_ck="4754751892084472176" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4492132408281996112" xil_pn:start_ts="1513224244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test1_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1513011476" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1513011476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513011476" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7098935455041611030" xil_pn:start_ts="1513011476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513011476" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6825801120149235046" xil_pn:start_ts="1513011476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513011476" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1513011476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513011476" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-108373080525765968" xil_pn:start_ts="1513011476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513011476" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5586979983773051280" xil_pn:start_ts="1513011476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513011476" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6019760216988849820" xil_pn:start_ts="1513011476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1513100003" xil_pn:in_ck="-8968426445854884455" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-1005024594606734649" xil_pn:start_ts="1513099992">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mips.lso"/>
      <outfile xil_pn:name="mips.ngc"/>
      <outfile xil_pn:name="mips.ngr"/>
      <outfile xil_pn:name="mips.prj"/>
      <outfile xil_pn:name="mips.syr"/>
      <outfile xil_pn:name="mips.xst"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
