// Seed: 99578727
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_3 - 1;
  module_2();
endmodule
module module_1 (
    output wor  id_0,
    output wor  id_1,
    output wire id_2,
    input  tri1 id_3,
    output tri0 id_4
    , id_6
);
  genvar id_7;
  wire id_8;
  module_0(
      id_8, id_6, id_6, id_6, id_7, id_7
  );
endmodule
module module_2;
  assign id_1 = id_1;
endmodule
