
04_SPI_SD_Card.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c78  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000064c  08008e28  08008e28  00018e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009474  08009474  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08009474  08009474  00019474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800947c  0800947c  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800947c  0800947c  0001947c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009480  08009480  00019480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08009484  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000027e0  20000088  0800950c  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002868  0800950c  00022868  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001168e  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000267c  00000000  00000000  00031746  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef0  00000000  00000000  00033dc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000dd8  00000000  00000000  00034cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ac8c  00000000  00000000  00035a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000143ae  00000000  00000000  0006071c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fc58c  00000000  00000000  00074aca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00171056  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000419c  00000000  00000000  001710a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000088 	.word	0x20000088
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008e10 	.word	0x08008e10

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000008c 	.word	0x2000008c
 80001ec:	08008e10 	.word	0x08008e10

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_dmul>:
 80002a0:	b570      	push	{r4, r5, r6, lr}
 80002a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80002a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80002aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ae:	bf1d      	ittte	ne
 80002b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002b4:	ea94 0f0c 	teqne	r4, ip
 80002b8:	ea95 0f0c 	teqne	r5, ip
 80002bc:	f000 f8de 	bleq	800047c <__aeabi_dmul+0x1dc>
 80002c0:	442c      	add	r4, r5
 80002c2:	ea81 0603 	eor.w	r6, r1, r3
 80002c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002d2:	bf18      	it	ne
 80002d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002e0:	d038      	beq.n	8000354 <__aeabi_dmul+0xb4>
 80002e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002e6:	f04f 0500 	mov.w	r5, #0
 80002ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002f6:	f04f 0600 	mov.w	r6, #0
 80002fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002fe:	f09c 0f00 	teq	ip, #0
 8000302:	bf18      	it	ne
 8000304:	f04e 0e01 	orrne.w	lr, lr, #1
 8000308:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800030c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000310:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000314:	d204      	bcs.n	8000320 <__aeabi_dmul+0x80>
 8000316:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800031a:	416d      	adcs	r5, r5
 800031c:	eb46 0606 	adc.w	r6, r6, r6
 8000320:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000324:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000328:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800032c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000330:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000334:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000338:	bf88      	it	hi
 800033a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800033e:	d81e      	bhi.n	800037e <__aeabi_dmul+0xde>
 8000340:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	bd70      	pop	{r4, r5, r6, pc}
 8000354:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000358:	ea46 0101 	orr.w	r1, r6, r1
 800035c:	ea40 0002 	orr.w	r0, r0, r2
 8000360:	ea81 0103 	eor.w	r1, r1, r3
 8000364:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000368:	bfc2      	ittt	gt
 800036a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800036e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000372:	bd70      	popgt	{r4, r5, r6, pc}
 8000374:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000378:	f04f 0e00 	mov.w	lr, #0
 800037c:	3c01      	subs	r4, #1
 800037e:	f300 80ab 	bgt.w	80004d8 <__aeabi_dmul+0x238>
 8000382:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000386:	bfde      	ittt	le
 8000388:	2000      	movle	r0, #0
 800038a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800038e:	bd70      	pople	{r4, r5, r6, pc}
 8000390:	f1c4 0400 	rsb	r4, r4, #0
 8000394:	3c20      	subs	r4, #32
 8000396:	da35      	bge.n	8000404 <__aeabi_dmul+0x164>
 8000398:	340c      	adds	r4, #12
 800039a:	dc1b      	bgt.n	80003d4 <__aeabi_dmul+0x134>
 800039c:	f104 0414 	add.w	r4, r4, #20
 80003a0:	f1c4 0520 	rsb	r5, r4, #32
 80003a4:	fa00 f305 	lsl.w	r3, r0, r5
 80003a8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ac:	fa01 f205 	lsl.w	r2, r1, r5
 80003b0:	ea40 0002 	orr.w	r0, r0, r2
 80003b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c0:	fa21 f604 	lsr.w	r6, r1, r4
 80003c4:	eb42 0106 	adc.w	r1, r2, r6
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 040c 	rsb	r4, r4, #12
 80003d8:	f1c4 0520 	rsb	r5, r4, #32
 80003dc:	fa00 f304 	lsl.w	r3, r0, r4
 80003e0:	fa20 f005 	lsr.w	r0, r0, r5
 80003e4:	fa01 f204 	lsl.w	r2, r1, r4
 80003e8:	ea40 0002 	orr.w	r0, r0, r2
 80003ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003f4:	f141 0100 	adc.w	r1, r1, #0
 80003f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003fc:	bf08      	it	eq
 80003fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000402:	bd70      	pop	{r4, r5, r6, pc}
 8000404:	f1c4 0520 	rsb	r5, r4, #32
 8000408:	fa00 f205 	lsl.w	r2, r0, r5
 800040c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000410:	fa20 f304 	lsr.w	r3, r0, r4
 8000414:	fa01 f205 	lsl.w	r2, r1, r5
 8000418:	ea43 0302 	orr.w	r3, r3, r2
 800041c:	fa21 f004 	lsr.w	r0, r1, r4
 8000420:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000424:	fa21 f204 	lsr.w	r2, r1, r4
 8000428:	ea20 0002 	bic.w	r0, r0, r2
 800042c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000430:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000434:	bf08      	it	eq
 8000436:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800043a:	bd70      	pop	{r4, r5, r6, pc}
 800043c:	f094 0f00 	teq	r4, #0
 8000440:	d10f      	bne.n	8000462 <__aeabi_dmul+0x1c2>
 8000442:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000446:	0040      	lsls	r0, r0, #1
 8000448:	eb41 0101 	adc.w	r1, r1, r1
 800044c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3c01      	subeq	r4, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1a6>
 8000456:	ea41 0106 	orr.w	r1, r1, r6
 800045a:	f095 0f00 	teq	r5, #0
 800045e:	bf18      	it	ne
 8000460:	4770      	bxne	lr
 8000462:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000466:	0052      	lsls	r2, r2, #1
 8000468:	eb43 0303 	adc.w	r3, r3, r3
 800046c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000470:	bf08      	it	eq
 8000472:	3d01      	subeq	r5, #1
 8000474:	d0f7      	beq.n	8000466 <__aeabi_dmul+0x1c6>
 8000476:	ea43 0306 	orr.w	r3, r3, r6
 800047a:	4770      	bx	lr
 800047c:	ea94 0f0c 	teq	r4, ip
 8000480:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000484:	bf18      	it	ne
 8000486:	ea95 0f0c 	teqne	r5, ip
 800048a:	d00c      	beq.n	80004a6 <__aeabi_dmul+0x206>
 800048c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000490:	bf18      	it	ne
 8000492:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000496:	d1d1      	bne.n	800043c <__aeabi_dmul+0x19c>
 8000498:	ea81 0103 	eor.w	r1, r1, r3
 800049c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004a0:	f04f 0000 	mov.w	r0, #0
 80004a4:	bd70      	pop	{r4, r5, r6, pc}
 80004a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004aa:	bf06      	itte	eq
 80004ac:	4610      	moveq	r0, r2
 80004ae:	4619      	moveq	r1, r3
 80004b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004b4:	d019      	beq.n	80004ea <__aeabi_dmul+0x24a>
 80004b6:	ea94 0f0c 	teq	r4, ip
 80004ba:	d102      	bne.n	80004c2 <__aeabi_dmul+0x222>
 80004bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004c0:	d113      	bne.n	80004ea <__aeabi_dmul+0x24a>
 80004c2:	ea95 0f0c 	teq	r5, ip
 80004c6:	d105      	bne.n	80004d4 <__aeabi_dmul+0x234>
 80004c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004cc:	bf1c      	itt	ne
 80004ce:	4610      	movne	r0, r2
 80004d0:	4619      	movne	r1, r3
 80004d2:	d10a      	bne.n	80004ea <__aeabi_dmul+0x24a>
 80004d4:	ea81 0103 	eor.w	r1, r1, r3
 80004d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd70      	pop	{r4, r5, r6, pc}
 80004ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004f2:	bd70      	pop	{r4, r5, r6, pc}

080004f4 <__aeabi_drsub>:
 80004f4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e002      	b.n	8000500 <__adddf3>
 80004fa:	bf00      	nop

080004fc <__aeabi_dsub>:
 80004fc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000500 <__adddf3>:
 8000500:	b530      	push	{r4, r5, lr}
 8000502:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000506:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800050a:	ea94 0f05 	teq	r4, r5
 800050e:	bf08      	it	eq
 8000510:	ea90 0f02 	teqeq	r0, r2
 8000514:	bf1f      	itttt	ne
 8000516:	ea54 0c00 	orrsne.w	ip, r4, r0
 800051a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800051e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000522:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000526:	f000 80e2 	beq.w	80006ee <__adddf3+0x1ee>
 800052a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800052e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000532:	bfb8      	it	lt
 8000534:	426d      	neglt	r5, r5
 8000536:	dd0c      	ble.n	8000552 <__adddf3+0x52>
 8000538:	442c      	add	r4, r5
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	ea82 0000 	eor.w	r0, r2, r0
 8000546:	ea83 0101 	eor.w	r1, r3, r1
 800054a:	ea80 0202 	eor.w	r2, r0, r2
 800054e:	ea81 0303 	eor.w	r3, r1, r3
 8000552:	2d36      	cmp	r5, #54	; 0x36
 8000554:	bf88      	it	hi
 8000556:	bd30      	pophi	{r4, r5, pc}
 8000558:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800055c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000560:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000564:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000568:	d002      	beq.n	8000570 <__adddf3+0x70>
 800056a:	4240      	negs	r0, r0
 800056c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000570:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000574:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000578:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800057c:	d002      	beq.n	8000584 <__adddf3+0x84>
 800057e:	4252      	negs	r2, r2
 8000580:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000584:	ea94 0f05 	teq	r4, r5
 8000588:	f000 80a7 	beq.w	80006da <__adddf3+0x1da>
 800058c:	f1a4 0401 	sub.w	r4, r4, #1
 8000590:	f1d5 0e20 	rsbs	lr, r5, #32
 8000594:	db0d      	blt.n	80005b2 <__adddf3+0xb2>
 8000596:	fa02 fc0e 	lsl.w	ip, r2, lr
 800059a:	fa22 f205 	lsr.w	r2, r2, r5
 800059e:	1880      	adds	r0, r0, r2
 80005a0:	f141 0100 	adc.w	r1, r1, #0
 80005a4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005a8:	1880      	adds	r0, r0, r2
 80005aa:	fa43 f305 	asr.w	r3, r3, r5
 80005ae:	4159      	adcs	r1, r3
 80005b0:	e00e      	b.n	80005d0 <__adddf3+0xd0>
 80005b2:	f1a5 0520 	sub.w	r5, r5, #32
 80005b6:	f10e 0e20 	add.w	lr, lr, #32
 80005ba:	2a01      	cmp	r2, #1
 80005bc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005c0:	bf28      	it	cs
 80005c2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005c6:	fa43 f305 	asr.w	r3, r3, r5
 80005ca:	18c0      	adds	r0, r0, r3
 80005cc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	d507      	bpl.n	80005e6 <__adddf3+0xe6>
 80005d6:	f04f 0e00 	mov.w	lr, #0
 80005da:	f1dc 0c00 	rsbs	ip, ip, #0
 80005de:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005e2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005e6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ea:	d31b      	bcc.n	8000624 <__adddf3+0x124>
 80005ec:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005f0:	d30c      	bcc.n	800060c <__adddf3+0x10c>
 80005f2:	0849      	lsrs	r1, r1, #1
 80005f4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005f8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005fc:	f104 0401 	add.w	r4, r4, #1
 8000600:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000604:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000608:	f080 809a 	bcs.w	8000740 <__adddf3+0x240>
 800060c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000610:	bf08      	it	eq
 8000612:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000616:	f150 0000 	adcs.w	r0, r0, #0
 800061a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061e:	ea41 0105 	orr.w	r1, r1, r5
 8000622:	bd30      	pop	{r4, r5, pc}
 8000624:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000628:	4140      	adcs	r0, r0
 800062a:	eb41 0101 	adc.w	r1, r1, r1
 800062e:	3c01      	subs	r4, #1
 8000630:	bf28      	it	cs
 8000632:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000636:	d2e9      	bcs.n	800060c <__adddf3+0x10c>
 8000638:	f091 0f00 	teq	r1, #0
 800063c:	bf04      	itt	eq
 800063e:	4601      	moveq	r1, r0
 8000640:	2000      	moveq	r0, #0
 8000642:	fab1 f381 	clz	r3, r1
 8000646:	bf08      	it	eq
 8000648:	3320      	addeq	r3, #32
 800064a:	f1a3 030b 	sub.w	r3, r3, #11
 800064e:	f1b3 0220 	subs.w	r2, r3, #32
 8000652:	da0c      	bge.n	800066e <__adddf3+0x16e>
 8000654:	320c      	adds	r2, #12
 8000656:	dd08      	ble.n	800066a <__adddf3+0x16a>
 8000658:	f102 0c14 	add.w	ip, r2, #20
 800065c:	f1c2 020c 	rsb	r2, r2, #12
 8000660:	fa01 f00c 	lsl.w	r0, r1, ip
 8000664:	fa21 f102 	lsr.w	r1, r1, r2
 8000668:	e00c      	b.n	8000684 <__adddf3+0x184>
 800066a:	f102 0214 	add.w	r2, r2, #20
 800066e:	bfd8      	it	le
 8000670:	f1c2 0c20 	rsble	ip, r2, #32
 8000674:	fa01 f102 	lsl.w	r1, r1, r2
 8000678:	fa20 fc0c 	lsr.w	ip, r0, ip
 800067c:	bfdc      	itt	le
 800067e:	ea41 010c 	orrle.w	r1, r1, ip
 8000682:	4090      	lslle	r0, r2
 8000684:	1ae4      	subs	r4, r4, r3
 8000686:	bfa2      	ittt	ge
 8000688:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800068c:	4329      	orrge	r1, r5
 800068e:	bd30      	popge	{r4, r5, pc}
 8000690:	ea6f 0404 	mvn.w	r4, r4
 8000694:	3c1f      	subs	r4, #31
 8000696:	da1c      	bge.n	80006d2 <__adddf3+0x1d2>
 8000698:	340c      	adds	r4, #12
 800069a:	dc0e      	bgt.n	80006ba <__adddf3+0x1ba>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0220 	rsb	r2, r4, #32
 80006a4:	fa20 f004 	lsr.w	r0, r0, r4
 80006a8:	fa01 f302 	lsl.w	r3, r1, r2
 80006ac:	ea40 0003 	orr.w	r0, r0, r3
 80006b0:	fa21 f304 	lsr.w	r3, r1, r4
 80006b4:	ea45 0103 	orr.w	r1, r5, r3
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f1c4 040c 	rsb	r4, r4, #12
 80006be:	f1c4 0220 	rsb	r2, r4, #32
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ca:	ea40 0003 	orr.w	r0, r0, r3
 80006ce:	4629      	mov	r1, r5
 80006d0:	bd30      	pop	{r4, r5, pc}
 80006d2:	fa21 f004 	lsr.w	r0, r1, r4
 80006d6:	4629      	mov	r1, r5
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	f094 0f00 	teq	r4, #0
 80006de:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006e2:	bf06      	itte	eq
 80006e4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006e8:	3401      	addeq	r4, #1
 80006ea:	3d01      	subne	r5, #1
 80006ec:	e74e      	b.n	800058c <__adddf3+0x8c>
 80006ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006f2:	bf18      	it	ne
 80006f4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006f8:	d029      	beq.n	800074e <__adddf3+0x24e>
 80006fa:	ea94 0f05 	teq	r4, r5
 80006fe:	bf08      	it	eq
 8000700:	ea90 0f02 	teqeq	r0, r2
 8000704:	d005      	beq.n	8000712 <__adddf3+0x212>
 8000706:	ea54 0c00 	orrs.w	ip, r4, r0
 800070a:	bf04      	itt	eq
 800070c:	4619      	moveq	r1, r3
 800070e:	4610      	moveq	r0, r2
 8000710:	bd30      	pop	{r4, r5, pc}
 8000712:	ea91 0f03 	teq	r1, r3
 8000716:	bf1e      	ittt	ne
 8000718:	2100      	movne	r1, #0
 800071a:	2000      	movne	r0, #0
 800071c:	bd30      	popne	{r4, r5, pc}
 800071e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000722:	d105      	bne.n	8000730 <__adddf3+0x230>
 8000724:	0040      	lsls	r0, r0, #1
 8000726:	4149      	adcs	r1, r1
 8000728:	bf28      	it	cs
 800072a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800072e:	bd30      	pop	{r4, r5, pc}
 8000730:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000734:	bf3c      	itt	cc
 8000736:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800073a:	bd30      	popcc	{r4, r5, pc}
 800073c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000740:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000744:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd30      	pop	{r4, r5, pc}
 800074e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000752:	bf1a      	itte	ne
 8000754:	4619      	movne	r1, r3
 8000756:	4610      	movne	r0, r2
 8000758:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800075c:	bf1c      	itt	ne
 800075e:	460b      	movne	r3, r1
 8000760:	4602      	movne	r2, r0
 8000762:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000766:	bf06      	itte	eq
 8000768:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800076c:	ea91 0f03 	teqeq	r1, r3
 8000770:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000774:	bd30      	pop	{r4, r5, pc}
 8000776:	bf00      	nop

08000778 <__aeabi_ui2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f04f 0500 	mov.w	r5, #0
 8000790:	f04f 0100 	mov.w	r1, #0
 8000794:	e750      	b.n	8000638 <__adddf3+0x138>
 8000796:	bf00      	nop

08000798 <__aeabi_i2d>:
 8000798:	f090 0f00 	teq	r0, #0
 800079c:	bf04      	itt	eq
 800079e:	2100      	moveq	r1, #0
 80007a0:	4770      	bxeq	lr
 80007a2:	b530      	push	{r4, r5, lr}
 80007a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007ac:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007b0:	bf48      	it	mi
 80007b2:	4240      	negmi	r0, r0
 80007b4:	f04f 0100 	mov.w	r1, #0
 80007b8:	e73e      	b.n	8000638 <__adddf3+0x138>
 80007ba:	bf00      	nop

080007bc <__aeabi_f2d>:
 80007bc:	0042      	lsls	r2, r0, #1
 80007be:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007c2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007c6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ca:	bf1f      	itttt	ne
 80007cc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007d0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007d4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007d8:	4770      	bxne	lr
 80007da:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007de:	bf08      	it	eq
 80007e0:	4770      	bxeq	lr
 80007e2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007e6:	bf04      	itt	eq
 80007e8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007ec:	4770      	bxeq	lr
 80007ee:	b530      	push	{r4, r5, lr}
 80007f0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007fc:	e71c      	b.n	8000638 <__adddf3+0x138>
 80007fe:	bf00      	nop

08000800 <__aeabi_ul2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f04f 0500 	mov.w	r5, #0
 800080e:	e00a      	b.n	8000826 <__aeabi_l2d+0x16>

08000810 <__aeabi_l2d>:
 8000810:	ea50 0201 	orrs.w	r2, r0, r1
 8000814:	bf08      	it	eq
 8000816:	4770      	bxeq	lr
 8000818:	b530      	push	{r4, r5, lr}
 800081a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800081e:	d502      	bpl.n	8000826 <__aeabi_l2d+0x16>
 8000820:	4240      	negs	r0, r0
 8000822:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000826:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800082a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800082e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000832:	f43f aed8 	beq.w	80005e6 <__adddf3+0xe6>
 8000836:	f04f 0203 	mov.w	r2, #3
 800083a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800083e:	bf18      	it	ne
 8000840:	3203      	addne	r2, #3
 8000842:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000846:	bf18      	it	ne
 8000848:	3203      	addne	r2, #3
 800084a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800084e:	f1c2 0320 	rsb	r3, r2, #32
 8000852:	fa00 fc03 	lsl.w	ip, r0, r3
 8000856:	fa20 f002 	lsr.w	r0, r0, r2
 800085a:	fa01 fe03 	lsl.w	lr, r1, r3
 800085e:	ea40 000e 	orr.w	r0, r0, lr
 8000862:	fa21 f102 	lsr.w	r1, r1, r2
 8000866:	4414      	add	r4, r2
 8000868:	e6bd      	b.n	80005e6 <__adddf3+0xe6>
 800086a:	bf00      	nop

0800086c <__aeabi_d2uiz>:
 800086c:	004a      	lsls	r2, r1, #1
 800086e:	d211      	bcs.n	8000894 <__aeabi_d2uiz+0x28>
 8000870:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000874:	d211      	bcs.n	800089a <__aeabi_d2uiz+0x2e>
 8000876:	d50d      	bpl.n	8000894 <__aeabi_d2uiz+0x28>
 8000878:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800087c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000880:	d40e      	bmi.n	80008a0 <__aeabi_d2uiz+0x34>
 8000882:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000886:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800088a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800088e:	fa23 f002 	lsr.w	r0, r3, r2
 8000892:	4770      	bx	lr
 8000894:	f04f 0000 	mov.w	r0, #0
 8000898:	4770      	bx	lr
 800089a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800089e:	d102      	bne.n	80008a6 <__aeabi_d2uiz+0x3a>
 80008a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80008a4:	4770      	bx	lr
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	4770      	bx	lr

080008ac <__aeabi_uldivmod>:
 80008ac:	b953      	cbnz	r3, 80008c4 <__aeabi_uldivmod+0x18>
 80008ae:	b94a      	cbnz	r2, 80008c4 <__aeabi_uldivmod+0x18>
 80008b0:	2900      	cmp	r1, #0
 80008b2:	bf08      	it	eq
 80008b4:	2800      	cmpeq	r0, #0
 80008b6:	bf1c      	itt	ne
 80008b8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80008bc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80008c0:	f000 b974 	b.w	8000bac <__aeabi_idiv0>
 80008c4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008c8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008cc:	f000 f806 	bl	80008dc <__udivmoddi4>
 80008d0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008d8:	b004      	add	sp, #16
 80008da:	4770      	bx	lr

080008dc <__udivmoddi4>:
 80008dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008e0:	9d08      	ldr	r5, [sp, #32]
 80008e2:	4604      	mov	r4, r0
 80008e4:	468e      	mov	lr, r1
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d14d      	bne.n	8000986 <__udivmoddi4+0xaa>
 80008ea:	428a      	cmp	r2, r1
 80008ec:	4694      	mov	ip, r2
 80008ee:	d969      	bls.n	80009c4 <__udivmoddi4+0xe8>
 80008f0:	fab2 f282 	clz	r2, r2
 80008f4:	b152      	cbz	r2, 800090c <__udivmoddi4+0x30>
 80008f6:	fa01 f302 	lsl.w	r3, r1, r2
 80008fa:	f1c2 0120 	rsb	r1, r2, #32
 80008fe:	fa20 f101 	lsr.w	r1, r0, r1
 8000902:	fa0c fc02 	lsl.w	ip, ip, r2
 8000906:	ea41 0e03 	orr.w	lr, r1, r3
 800090a:	4094      	lsls	r4, r2
 800090c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000910:	0c21      	lsrs	r1, r4, #16
 8000912:	fbbe f6f8 	udiv	r6, lr, r8
 8000916:	fa1f f78c 	uxth.w	r7, ip
 800091a:	fb08 e316 	mls	r3, r8, r6, lr
 800091e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000922:	fb06 f107 	mul.w	r1, r6, r7
 8000926:	4299      	cmp	r1, r3
 8000928:	d90a      	bls.n	8000940 <__udivmoddi4+0x64>
 800092a:	eb1c 0303 	adds.w	r3, ip, r3
 800092e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000932:	f080 811f 	bcs.w	8000b74 <__udivmoddi4+0x298>
 8000936:	4299      	cmp	r1, r3
 8000938:	f240 811c 	bls.w	8000b74 <__udivmoddi4+0x298>
 800093c:	3e02      	subs	r6, #2
 800093e:	4463      	add	r3, ip
 8000940:	1a5b      	subs	r3, r3, r1
 8000942:	b2a4      	uxth	r4, r4
 8000944:	fbb3 f0f8 	udiv	r0, r3, r8
 8000948:	fb08 3310 	mls	r3, r8, r0, r3
 800094c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000950:	fb00 f707 	mul.w	r7, r0, r7
 8000954:	42a7      	cmp	r7, r4
 8000956:	d90a      	bls.n	800096e <__udivmoddi4+0x92>
 8000958:	eb1c 0404 	adds.w	r4, ip, r4
 800095c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000960:	f080 810a 	bcs.w	8000b78 <__udivmoddi4+0x29c>
 8000964:	42a7      	cmp	r7, r4
 8000966:	f240 8107 	bls.w	8000b78 <__udivmoddi4+0x29c>
 800096a:	4464      	add	r4, ip
 800096c:	3802      	subs	r0, #2
 800096e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000972:	1be4      	subs	r4, r4, r7
 8000974:	2600      	movs	r6, #0
 8000976:	b11d      	cbz	r5, 8000980 <__udivmoddi4+0xa4>
 8000978:	40d4      	lsrs	r4, r2
 800097a:	2300      	movs	r3, #0
 800097c:	e9c5 4300 	strd	r4, r3, [r5]
 8000980:	4631      	mov	r1, r6
 8000982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000986:	428b      	cmp	r3, r1
 8000988:	d909      	bls.n	800099e <__udivmoddi4+0xc2>
 800098a:	2d00      	cmp	r5, #0
 800098c:	f000 80ef 	beq.w	8000b6e <__udivmoddi4+0x292>
 8000990:	2600      	movs	r6, #0
 8000992:	e9c5 0100 	strd	r0, r1, [r5]
 8000996:	4630      	mov	r0, r6
 8000998:	4631      	mov	r1, r6
 800099a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800099e:	fab3 f683 	clz	r6, r3
 80009a2:	2e00      	cmp	r6, #0
 80009a4:	d14a      	bne.n	8000a3c <__udivmoddi4+0x160>
 80009a6:	428b      	cmp	r3, r1
 80009a8:	d302      	bcc.n	80009b0 <__udivmoddi4+0xd4>
 80009aa:	4282      	cmp	r2, r0
 80009ac:	f200 80f9 	bhi.w	8000ba2 <__udivmoddi4+0x2c6>
 80009b0:	1a84      	subs	r4, r0, r2
 80009b2:	eb61 0303 	sbc.w	r3, r1, r3
 80009b6:	2001      	movs	r0, #1
 80009b8:	469e      	mov	lr, r3
 80009ba:	2d00      	cmp	r5, #0
 80009bc:	d0e0      	beq.n	8000980 <__udivmoddi4+0xa4>
 80009be:	e9c5 4e00 	strd	r4, lr, [r5]
 80009c2:	e7dd      	b.n	8000980 <__udivmoddi4+0xa4>
 80009c4:	b902      	cbnz	r2, 80009c8 <__udivmoddi4+0xec>
 80009c6:	deff      	udf	#255	; 0xff
 80009c8:	fab2 f282 	clz	r2, r2
 80009cc:	2a00      	cmp	r2, #0
 80009ce:	f040 8092 	bne.w	8000af6 <__udivmoddi4+0x21a>
 80009d2:	eba1 010c 	sub.w	r1, r1, ip
 80009d6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009da:	fa1f fe8c 	uxth.w	lr, ip
 80009de:	2601      	movs	r6, #1
 80009e0:	0c20      	lsrs	r0, r4, #16
 80009e2:	fbb1 f3f7 	udiv	r3, r1, r7
 80009e6:	fb07 1113 	mls	r1, r7, r3, r1
 80009ea:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80009ee:	fb0e f003 	mul.w	r0, lr, r3
 80009f2:	4288      	cmp	r0, r1
 80009f4:	d908      	bls.n	8000a08 <__udivmoddi4+0x12c>
 80009f6:	eb1c 0101 	adds.w	r1, ip, r1
 80009fa:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80009fe:	d202      	bcs.n	8000a06 <__udivmoddi4+0x12a>
 8000a00:	4288      	cmp	r0, r1
 8000a02:	f200 80cb 	bhi.w	8000b9c <__udivmoddi4+0x2c0>
 8000a06:	4643      	mov	r3, r8
 8000a08:	1a09      	subs	r1, r1, r0
 8000a0a:	b2a4      	uxth	r4, r4
 8000a0c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a10:	fb07 1110 	mls	r1, r7, r0, r1
 8000a14:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a18:	fb0e fe00 	mul.w	lr, lr, r0
 8000a1c:	45a6      	cmp	lr, r4
 8000a1e:	d908      	bls.n	8000a32 <__udivmoddi4+0x156>
 8000a20:	eb1c 0404 	adds.w	r4, ip, r4
 8000a24:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000a28:	d202      	bcs.n	8000a30 <__udivmoddi4+0x154>
 8000a2a:	45a6      	cmp	lr, r4
 8000a2c:	f200 80bb 	bhi.w	8000ba6 <__udivmoddi4+0x2ca>
 8000a30:	4608      	mov	r0, r1
 8000a32:	eba4 040e 	sub.w	r4, r4, lr
 8000a36:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a3a:	e79c      	b.n	8000976 <__udivmoddi4+0x9a>
 8000a3c:	f1c6 0720 	rsb	r7, r6, #32
 8000a40:	40b3      	lsls	r3, r6
 8000a42:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a46:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a4a:	fa20 f407 	lsr.w	r4, r0, r7
 8000a4e:	fa01 f306 	lsl.w	r3, r1, r6
 8000a52:	431c      	orrs	r4, r3
 8000a54:	40f9      	lsrs	r1, r7
 8000a56:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a5a:	fa00 f306 	lsl.w	r3, r0, r6
 8000a5e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000a62:	0c20      	lsrs	r0, r4, #16
 8000a64:	fa1f fe8c 	uxth.w	lr, ip
 8000a68:	fb09 1118 	mls	r1, r9, r8, r1
 8000a6c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a70:	fb08 f00e 	mul.w	r0, r8, lr
 8000a74:	4288      	cmp	r0, r1
 8000a76:	fa02 f206 	lsl.w	r2, r2, r6
 8000a7a:	d90b      	bls.n	8000a94 <__udivmoddi4+0x1b8>
 8000a7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000a80:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000a84:	f080 8088 	bcs.w	8000b98 <__udivmoddi4+0x2bc>
 8000a88:	4288      	cmp	r0, r1
 8000a8a:	f240 8085 	bls.w	8000b98 <__udivmoddi4+0x2bc>
 8000a8e:	f1a8 0802 	sub.w	r8, r8, #2
 8000a92:	4461      	add	r1, ip
 8000a94:	1a09      	subs	r1, r1, r0
 8000a96:	b2a4      	uxth	r4, r4
 8000a98:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a9c:	fb09 1110 	mls	r1, r9, r0, r1
 8000aa0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000aa4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000aa8:	458e      	cmp	lr, r1
 8000aaa:	d908      	bls.n	8000abe <__udivmoddi4+0x1e2>
 8000aac:	eb1c 0101 	adds.w	r1, ip, r1
 8000ab0:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000ab4:	d26c      	bcs.n	8000b90 <__udivmoddi4+0x2b4>
 8000ab6:	458e      	cmp	lr, r1
 8000ab8:	d96a      	bls.n	8000b90 <__udivmoddi4+0x2b4>
 8000aba:	3802      	subs	r0, #2
 8000abc:	4461      	add	r1, ip
 8000abe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ac2:	fba0 9402 	umull	r9, r4, r0, r2
 8000ac6:	eba1 010e 	sub.w	r1, r1, lr
 8000aca:	42a1      	cmp	r1, r4
 8000acc:	46c8      	mov	r8, r9
 8000ace:	46a6      	mov	lr, r4
 8000ad0:	d356      	bcc.n	8000b80 <__udivmoddi4+0x2a4>
 8000ad2:	d053      	beq.n	8000b7c <__udivmoddi4+0x2a0>
 8000ad4:	b15d      	cbz	r5, 8000aee <__udivmoddi4+0x212>
 8000ad6:	ebb3 0208 	subs.w	r2, r3, r8
 8000ada:	eb61 010e 	sbc.w	r1, r1, lr
 8000ade:	fa01 f707 	lsl.w	r7, r1, r7
 8000ae2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ae6:	40f1      	lsrs	r1, r6
 8000ae8:	431f      	orrs	r7, r3
 8000aea:	e9c5 7100 	strd	r7, r1, [r5]
 8000aee:	2600      	movs	r6, #0
 8000af0:	4631      	mov	r1, r6
 8000af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000af6:	f1c2 0320 	rsb	r3, r2, #32
 8000afa:	40d8      	lsrs	r0, r3
 8000afc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b00:	fa21 f303 	lsr.w	r3, r1, r3
 8000b04:	4091      	lsls	r1, r2
 8000b06:	4301      	orrs	r1, r0
 8000b08:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b0c:	fa1f fe8c 	uxth.w	lr, ip
 8000b10:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b14:	fb07 3610 	mls	r6, r7, r0, r3
 8000b18:	0c0b      	lsrs	r3, r1, #16
 8000b1a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b1e:	fb00 f60e 	mul.w	r6, r0, lr
 8000b22:	429e      	cmp	r6, r3
 8000b24:	fa04 f402 	lsl.w	r4, r4, r2
 8000b28:	d908      	bls.n	8000b3c <__udivmoddi4+0x260>
 8000b2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b2e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000b32:	d22f      	bcs.n	8000b94 <__udivmoddi4+0x2b8>
 8000b34:	429e      	cmp	r6, r3
 8000b36:	d92d      	bls.n	8000b94 <__udivmoddi4+0x2b8>
 8000b38:	3802      	subs	r0, #2
 8000b3a:	4463      	add	r3, ip
 8000b3c:	1b9b      	subs	r3, r3, r6
 8000b3e:	b289      	uxth	r1, r1
 8000b40:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b44:	fb07 3316 	mls	r3, r7, r6, r3
 8000b48:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b4c:	fb06 f30e 	mul.w	r3, r6, lr
 8000b50:	428b      	cmp	r3, r1
 8000b52:	d908      	bls.n	8000b66 <__udivmoddi4+0x28a>
 8000b54:	eb1c 0101 	adds.w	r1, ip, r1
 8000b58:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000b5c:	d216      	bcs.n	8000b8c <__udivmoddi4+0x2b0>
 8000b5e:	428b      	cmp	r3, r1
 8000b60:	d914      	bls.n	8000b8c <__udivmoddi4+0x2b0>
 8000b62:	3e02      	subs	r6, #2
 8000b64:	4461      	add	r1, ip
 8000b66:	1ac9      	subs	r1, r1, r3
 8000b68:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000b6c:	e738      	b.n	80009e0 <__udivmoddi4+0x104>
 8000b6e:	462e      	mov	r6, r5
 8000b70:	4628      	mov	r0, r5
 8000b72:	e705      	b.n	8000980 <__udivmoddi4+0xa4>
 8000b74:	4606      	mov	r6, r0
 8000b76:	e6e3      	b.n	8000940 <__udivmoddi4+0x64>
 8000b78:	4618      	mov	r0, r3
 8000b7a:	e6f8      	b.n	800096e <__udivmoddi4+0x92>
 8000b7c:	454b      	cmp	r3, r9
 8000b7e:	d2a9      	bcs.n	8000ad4 <__udivmoddi4+0x1f8>
 8000b80:	ebb9 0802 	subs.w	r8, r9, r2
 8000b84:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b88:	3801      	subs	r0, #1
 8000b8a:	e7a3      	b.n	8000ad4 <__udivmoddi4+0x1f8>
 8000b8c:	4646      	mov	r6, r8
 8000b8e:	e7ea      	b.n	8000b66 <__udivmoddi4+0x28a>
 8000b90:	4620      	mov	r0, r4
 8000b92:	e794      	b.n	8000abe <__udivmoddi4+0x1e2>
 8000b94:	4640      	mov	r0, r8
 8000b96:	e7d1      	b.n	8000b3c <__udivmoddi4+0x260>
 8000b98:	46d0      	mov	r8, sl
 8000b9a:	e77b      	b.n	8000a94 <__udivmoddi4+0x1b8>
 8000b9c:	3b02      	subs	r3, #2
 8000b9e:	4461      	add	r1, ip
 8000ba0:	e732      	b.n	8000a08 <__udivmoddi4+0x12c>
 8000ba2:	4630      	mov	r0, r6
 8000ba4:	e709      	b.n	80009ba <__udivmoddi4+0xde>
 8000ba6:	4464      	add	r4, ip
 8000ba8:	3802      	subs	r0, #2
 8000baa:	e742      	b.n	8000a32 <__udivmoddi4+0x156>

08000bac <__aeabi_idiv0>:
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bb4:	f001 f870 	bl	8001c98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bb8:	f000 f8cc 	bl	8000d54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bbc:	f000 f97a 	bl	8000eb4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000bc0:	f000 f90e 	bl	8000de0 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8000bc4:	f000 f938 	bl	8000e38 <MX_SPI1_Init>
  MX_FATFS_Init();
 8000bc8:	f004 f9dc 	bl	8004f84 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

	/* Mount SD card */
	fresult = f_mount(&fs, "", 0);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	494e      	ldr	r1, [pc, #312]	; (8000d08 <main+0x158>)
 8000bd0:	484e      	ldr	r0, [pc, #312]	; (8000d0c <main+0x15c>)
 8000bd2:	f006 fc21 	bl	8007418 <f_mount>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	461a      	mov	r2, r3
 8000bda:	4b4d      	ldr	r3, [pc, #308]	; (8000d10 <main+0x160>)
 8000bdc:	701a      	strb	r2, [r3, #0]
	if (fresult != FR_OK)
 8000bde:	4b4c      	ldr	r3, [pc, #304]	; (8000d10 <main+0x160>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d003      	beq.n	8000bee <main+0x3e>
		send_uart("ERROR!!! in mounting SD CARD...\n\n");
 8000be6:	484b      	ldr	r0, [pc, #300]	; (8000d14 <main+0x164>)
 8000be8:	f000 f9b0 	bl	8000f4c <send_uart>
 8000bec:	e002      	b.n	8000bf4 <main+0x44>
	else
		send_uart("SD CARD mounted successfully...\n\n");
 8000bee:	484a      	ldr	r0, [pc, #296]	; (8000d18 <main+0x168>)
 8000bf0:	f000 f9ac 	bl	8000f4c <send_uart>

  	/*************** Card capacity details ********************/

  	/* Check free space */
  	f_getfree("", &fre_clust, &pfs);
 8000bf4:	4a49      	ldr	r2, [pc, #292]	; (8000d1c <main+0x16c>)
 8000bf6:	494a      	ldr	r1, [pc, #296]	; (8000d20 <main+0x170>)
 8000bf8:	4843      	ldr	r0, [pc, #268]	; (8000d08 <main+0x158>)
 8000bfa:	f007 f9ba 	bl	8007f72 <f_getfree>

  	total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 8000bfe:	4b47      	ldr	r3, [pc, #284]	; (8000d1c <main+0x16c>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	69db      	ldr	r3, [r3, #28]
 8000c04:	3b02      	subs	r3, #2
 8000c06:	4a45      	ldr	r2, [pc, #276]	; (8000d1c <main+0x16c>)
 8000c08:	6812      	ldr	r2, [r2, #0]
 8000c0a:	8952      	ldrh	r2, [r2, #10]
 8000c0c:	fb02 f303 	mul.w	r3, r2, r3
 8000c10:	4618      	mov	r0, r3
 8000c12:	f7ff fdb1 	bl	8000778 <__aeabi_ui2d>
 8000c16:	f04f 0200 	mov.w	r2, #0
 8000c1a:	4b42      	ldr	r3, [pc, #264]	; (8000d24 <main+0x174>)
 8000c1c:	f7ff fb40 	bl	80002a0 <__aeabi_dmul>
 8000c20:	4602      	mov	r2, r0
 8000c22:	460b      	mov	r3, r1
 8000c24:	4610      	mov	r0, r2
 8000c26:	4619      	mov	r1, r3
 8000c28:	f7ff fe20 	bl	800086c <__aeabi_d2uiz>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	4a3e      	ldr	r2, [pc, #248]	; (8000d28 <main+0x178>)
 8000c30:	6013      	str	r3, [r2, #0]
  	sprintf (buffer, "SD CARD Total Size: \t%lu\n",total);
 8000c32:	4b3d      	ldr	r3, [pc, #244]	; (8000d28 <main+0x178>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	461a      	mov	r2, r3
 8000c38:	493c      	ldr	r1, [pc, #240]	; (8000d2c <main+0x17c>)
 8000c3a:	483d      	ldr	r0, [pc, #244]	; (8000d30 <main+0x180>)
 8000c3c:	f007 fc7a 	bl	8008534 <siprintf>
  	send_uart(buffer);
 8000c40:	483b      	ldr	r0, [pc, #236]	; (8000d30 <main+0x180>)
 8000c42:	f000 f983 	bl	8000f4c <send_uart>
  	clear_buffer();
 8000c46:	f000 f999 	bl	8000f7c <clear_buffer>
  	free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 8000c4a:	4b34      	ldr	r3, [pc, #208]	; (8000d1c <main+0x16c>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	895b      	ldrh	r3, [r3, #10]
 8000c50:	461a      	mov	r2, r3
 8000c52:	4b33      	ldr	r3, [pc, #204]	; (8000d20 <main+0x170>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	fb02 f303 	mul.w	r3, r2, r3
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f7ff fd8c 	bl	8000778 <__aeabi_ui2d>
 8000c60:	f04f 0200 	mov.w	r2, #0
 8000c64:	4b2f      	ldr	r3, [pc, #188]	; (8000d24 <main+0x174>)
 8000c66:	f7ff fb1b 	bl	80002a0 <__aeabi_dmul>
 8000c6a:	4602      	mov	r2, r0
 8000c6c:	460b      	mov	r3, r1
 8000c6e:	4610      	mov	r0, r2
 8000c70:	4619      	mov	r1, r3
 8000c72:	f7ff fdfb 	bl	800086c <__aeabi_d2uiz>
 8000c76:	4603      	mov	r3, r0
 8000c78:	4a2e      	ldr	r2, [pc, #184]	; (8000d34 <main+0x184>)
 8000c7a:	6013      	str	r3, [r2, #0]
  	sprintf (buffer, "SD CARD Free Space: \t%lu\n\n",free_space);
 8000c7c:	4b2d      	ldr	r3, [pc, #180]	; (8000d34 <main+0x184>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	461a      	mov	r2, r3
 8000c82:	492d      	ldr	r1, [pc, #180]	; (8000d38 <main+0x188>)
 8000c84:	482a      	ldr	r0, [pc, #168]	; (8000d30 <main+0x180>)
 8000c86:	f007 fc55 	bl	8008534 <siprintf>
  	send_uart(buffer);
 8000c8a:	4829      	ldr	r0, [pc, #164]	; (8000d30 <main+0x180>)
 8000c8c:	f000 f95e 	bl	8000f4c <send_uart>
  	clear_buffer();
 8000c90:	f000 f974 	bl	8000f7c <clear_buffer>

	/************* The following operation is using PUTS and GETS *********************/

	/* Open file to write/ create a file if it doesn't exist */
	fresult = f_open(&fil, "file1.txt", FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8000c94:	2213      	movs	r2, #19
 8000c96:	4929      	ldr	r1, [pc, #164]	; (8000d3c <main+0x18c>)
 8000c98:	4829      	ldr	r0, [pc, #164]	; (8000d40 <main+0x190>)
 8000c9a:	f006 fc03 	bl	80074a4 <f_open>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	4b1b      	ldr	r3, [pc, #108]	; (8000d10 <main+0x160>)
 8000ca4:	701a      	strb	r2, [r3, #0]

	/* Writing text */
	f_puts("This data is from the FILE1.txt. And it was written using ...f_puts... ", &fil);
 8000ca6:	4926      	ldr	r1, [pc, #152]	; (8000d40 <main+0x190>)
 8000ca8:	4826      	ldr	r0, [pc, #152]	; (8000d44 <main+0x194>)
 8000caa:	f007 facb 	bl	8008244 <f_puts>

	/* Close file */
	fresult = f_close(&fil);
 8000cae:	4824      	ldr	r0, [pc, #144]	; (8000d40 <main+0x190>)
 8000cb0:	f007 f935 	bl	8007f1e <f_close>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <main+0x160>)
 8000cba:	701a      	strb	r2, [r3, #0]

	if (fresult == FR_OK)
 8000cbc:	4b14      	ldr	r3, [pc, #80]	; (8000d10 <main+0x160>)
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d102      	bne.n	8000cca <main+0x11a>
		send_uart("File1.txt created and the data is written \n");
 8000cc4:	4820      	ldr	r0, [pc, #128]	; (8000d48 <main+0x198>)
 8000cc6:	f000 f941 	bl	8000f4c <send_uart>

	/* Open file to read */
	fresult = f_open(&fil, "file1.txt", FA_READ);
 8000cca:	2201      	movs	r2, #1
 8000ccc:	491b      	ldr	r1, [pc, #108]	; (8000d3c <main+0x18c>)
 8000cce:	481c      	ldr	r0, [pc, #112]	; (8000d40 <main+0x190>)
 8000cd0:	f006 fbe8 	bl	80074a4 <f_open>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	4b0d      	ldr	r3, [pc, #52]	; (8000d10 <main+0x160>)
 8000cda:	701a      	strb	r2, [r3, #0]

	/* Read string from the file */
	f_gets(buffer, f_size(&fil), &fil);
 8000cdc:	4b18      	ldr	r3, [pc, #96]	; (8000d40 <main+0x190>)
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	4a17      	ldr	r2, [pc, #92]	; (8000d40 <main+0x190>)
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4812      	ldr	r0, [pc, #72]	; (8000d30 <main+0x180>)
 8000ce6:	f007 f9f9 	bl	80080dc <f_gets>

	send_uart("File1.txt is opened and it contains the data as shown below\n");
 8000cea:	4818      	ldr	r0, [pc, #96]	; (8000d4c <main+0x19c>)
 8000cec:	f000 f92e 	bl	8000f4c <send_uart>
	send_uart(buffer);
 8000cf0:	480f      	ldr	r0, [pc, #60]	; (8000d30 <main+0x180>)
 8000cf2:	f000 f92b 	bl	8000f4c <send_uart>
	send_uart("\n\n");
 8000cf6:	4816      	ldr	r0, [pc, #88]	; (8000d50 <main+0x1a0>)
 8000cf8:	f000 f928 	bl	8000f4c <send_uart>

	/* Close file */
	f_close(&fil);
 8000cfc:	4810      	ldr	r0, [pc, #64]	; (8000d40 <main+0x190>)
 8000cfe:	f007 f90e 	bl	8007f1e <f_close>

	clear_buffer();
 8000d02:	f000 f93b 	bl	8000f7c <clear_buffer>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d06:	e7fe      	b.n	8000d06 <main+0x156>
 8000d08:	08008e28 	.word	0x08008e28
 8000d0c:	2000018c 	.word	0x2000018c
 8000d10:	200021f4 	.word	0x200021f4
 8000d14:	08008e2c 	.word	0x08008e2c
 8000d18:	08008e50 	.word	0x08008e50
 8000d1c:	200025f8 	.word	0x200025f8
 8000d20:	200025fc 	.word	0x200025fc
 8000d24:	3fe00000 	.word	0x3fe00000
 8000d28:	20002600 	.word	0x20002600
 8000d2c:	08008e74 	.word	0x08008e74
 8000d30:	200021f8 	.word	0x200021f8
 8000d34:	20002604 	.word	0x20002604
 8000d38:	08008e90 	.word	0x08008e90
 8000d3c:	08008eac 	.word	0x08008eac
 8000d40:	200011c4 	.word	0x200011c4
 8000d44:	08008eb8 	.word	0x08008eb8
 8000d48:	08008f00 	.word	0x08008f00
 8000d4c:	08008f2c 	.word	0x08008f2c
 8000d50:	08008f6c 	.word	0x08008f6c

08000d54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b096      	sub	sp, #88	; 0x58
 8000d58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d5a:	f107 0314 	add.w	r3, r7, #20
 8000d5e:	2244      	movs	r2, #68	; 0x44
 8000d60:	2100      	movs	r1, #0
 8000d62:	4618      	mov	r0, r3
 8000d64:	f007 fbde 	bl	8008524 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d68:	463b      	mov	r3, r7
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	605a      	str	r2, [r3, #4]
 8000d70:	609a      	str	r2, [r3, #8]
 8000d72:	60da      	str	r2, [r3, #12]
 8000d74:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000d76:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000d7a:	f001 fac3 	bl	8002304 <HAL_PWREx_ControlVoltageScaling>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000d84:	f000 f916 	bl	8000fb4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000d88:	2310      	movs	r3, #16
 8000d8a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000d90:	2300      	movs	r3, #0
 8000d92:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000d94:	23b0      	movs	r3, #176	; 0xb0
 8000d96:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d9c:	f107 0314 	add.w	r3, r7, #20
 8000da0:	4618      	mov	r0, r3
 8000da2:	f001 fb15 	bl	80023d0 <HAL_RCC_OscConfig>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000dac:	f000 f902 	bl	8000fb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000db0:	230f      	movs	r3, #15
 8000db2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000db4:	2300      	movs	r3, #0
 8000db6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000db8:	2300      	movs	r3, #0
 8000dba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000dc4:	463b      	mov	r3, r7
 8000dc6:	2102      	movs	r1, #2
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f001 ff1b 	bl	8002c04 <HAL_RCC_ClockConfig>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000dd4:	f000 f8ee 	bl	8000fb4 <Error_Handler>
  }
}
 8000dd8:	bf00      	nop
 8000dda:	3758      	adds	r7, #88	; 0x58
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}

08000de0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000de4:	4b12      	ldr	r3, [pc, #72]	; (8000e30 <MX_LPUART1_UART_Init+0x50>)
 8000de6:	4a13      	ldr	r2, [pc, #76]	; (8000e34 <MX_LPUART1_UART_Init+0x54>)
 8000de8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000dea:	4b11      	ldr	r3, [pc, #68]	; (8000e30 <MX_LPUART1_UART_Init+0x50>)
 8000dec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000df0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000df2:	4b0f      	ldr	r3, [pc, #60]	; (8000e30 <MX_LPUART1_UART_Init+0x50>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000df8:	4b0d      	ldr	r3, [pc, #52]	; (8000e30 <MX_LPUART1_UART_Init+0x50>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000dfe:	4b0c      	ldr	r3, [pc, #48]	; (8000e30 <MX_LPUART1_UART_Init+0x50>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000e04:	4b0a      	ldr	r3, [pc, #40]	; (8000e30 <MX_LPUART1_UART_Init+0x50>)
 8000e06:	220c      	movs	r2, #12
 8000e08:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e0a:	4b09      	ldr	r3, [pc, #36]	; (8000e30 <MX_LPUART1_UART_Init+0x50>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e10:	4b07      	ldr	r3, [pc, #28]	; (8000e30 <MX_LPUART1_UART_Init+0x50>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e16:	4b06      	ldr	r3, [pc, #24]	; (8000e30 <MX_LPUART1_UART_Init+0x50>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000e1c:	4804      	ldr	r0, [pc, #16]	; (8000e30 <MX_LPUART1_UART_Init+0x50>)
 8000e1e:	f003 fb67 	bl	80044f0 <HAL_UART_Init>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000e28:	f000 f8c4 	bl	8000fb4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000e2c:	bf00      	nop
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	200000a4 	.word	0x200000a4
 8000e34:	40008000 	.word	0x40008000

08000e38 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000e3c:	4b1b      	ldr	r3, [pc, #108]	; (8000eac <MX_SPI1_Init+0x74>)
 8000e3e:	4a1c      	ldr	r2, [pc, #112]	; (8000eb0 <MX_SPI1_Init+0x78>)
 8000e40:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e42:	4b1a      	ldr	r3, [pc, #104]	; (8000eac <MX_SPI1_Init+0x74>)
 8000e44:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000e48:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e4a:	4b18      	ldr	r3, [pc, #96]	; (8000eac <MX_SPI1_Init+0x74>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000e50:	4b16      	ldr	r3, [pc, #88]	; (8000eac <MX_SPI1_Init+0x74>)
 8000e52:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000e56:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e58:	4b14      	ldr	r3, [pc, #80]	; (8000eac <MX_SPI1_Init+0x74>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e5e:	4b13      	ldr	r3, [pc, #76]	; (8000eac <MX_SPI1_Init+0x74>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e64:	4b11      	ldr	r3, [pc, #68]	; (8000eac <MX_SPI1_Init+0x74>)
 8000e66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e6a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000e6c:	4b0f      	ldr	r3, [pc, #60]	; (8000eac <MX_SPI1_Init+0x74>)
 8000e6e:	2218      	movs	r2, #24
 8000e70:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e72:	4b0e      	ldr	r3, [pc, #56]	; (8000eac <MX_SPI1_Init+0x74>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e78:	4b0c      	ldr	r3, [pc, #48]	; (8000eac <MX_SPI1_Init+0x74>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e7e:	4b0b      	ldr	r3, [pc, #44]	; (8000eac <MX_SPI1_Init+0x74>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000e84:	4b09      	ldr	r3, [pc, #36]	; (8000eac <MX_SPI1_Init+0x74>)
 8000e86:	2207      	movs	r2, #7
 8000e88:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e8a:	4b08      	ldr	r3, [pc, #32]	; (8000eac <MX_SPI1_Init+0x74>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <MX_SPI1_Init+0x74>)
 8000e92:	2208      	movs	r2, #8
 8000e94:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e96:	4805      	ldr	r0, [pc, #20]	; (8000eac <MX_SPI1_Init+0x74>)
 8000e98:	f002 fda2 	bl	80039e0 <HAL_SPI_Init>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000ea2:	f000 f887 	bl	8000fb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	20000128 	.word	0x20000128
 8000eb0:	40013000 	.word	0x40013000

08000eb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b088      	sub	sp, #32
 8000eb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eba:	f107 030c 	add.w	r3, r7, #12
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	601a      	str	r2, [r3, #0]
 8000ec2:	605a      	str	r2, [r3, #4]
 8000ec4:	609a      	str	r2, [r3, #8]
 8000ec6:	60da      	str	r2, [r3, #12]
 8000ec8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eca:	4b1e      	ldr	r3, [pc, #120]	; (8000f44 <MX_GPIO_Init+0x90>)
 8000ecc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ece:	4a1d      	ldr	r2, [pc, #116]	; (8000f44 <MX_GPIO_Init+0x90>)
 8000ed0:	f043 0301 	orr.w	r3, r3, #1
 8000ed4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ed6:	4b1b      	ldr	r3, [pc, #108]	; (8000f44 <MX_GPIO_Init+0x90>)
 8000ed8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eda:	f003 0301 	and.w	r3, r3, #1
 8000ede:	60bb      	str	r3, [r7, #8]
 8000ee0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee2:	4b18      	ldr	r3, [pc, #96]	; (8000f44 <MX_GPIO_Init+0x90>)
 8000ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ee6:	4a17      	ldr	r2, [pc, #92]	; (8000f44 <MX_GPIO_Init+0x90>)
 8000ee8:	f043 0302 	orr.w	r3, r3, #2
 8000eec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eee:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <MX_GPIO_Init+0x90>)
 8000ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ef2:	f003 0302 	and.w	r3, r3, #2
 8000ef6:	607b      	str	r3, [r7, #4]
 8000ef8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000efa:	4b12      	ldr	r3, [pc, #72]	; (8000f44 <MX_GPIO_Init+0x90>)
 8000efc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000efe:	4a11      	ldr	r2, [pc, #68]	; (8000f44 <MX_GPIO_Init+0x90>)
 8000f00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f06:	4b0f      	ldr	r3, [pc, #60]	; (8000f44 <MX_GPIO_Init+0x90>)
 8000f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f0e:	603b      	str	r3, [r7, #0]
 8000f10:	683b      	ldr	r3, [r7, #0]
  HAL_PWREx_EnableVddIO2();
 8000f12:	f001 fa4d 	bl	80023b0 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2101      	movs	r1, #1
 8000f1a:	480b      	ldr	r0, [pc, #44]	; (8000f48 <MX_GPIO_Init+0x94>)
 8000f1c:	f001 f9cc 	bl	80022b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f20:	2301      	movs	r3, #1
 8000f22:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f24:	2301      	movs	r3, #1
 8000f26:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f30:	f107 030c 	add.w	r3, r7, #12
 8000f34:	4619      	mov	r1, r3
 8000f36:	4804      	ldr	r0, [pc, #16]	; (8000f48 <MX_GPIO_Init+0x94>)
 8000f38:	f001 f82c 	bl	8001f94 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f3c:	bf00      	nop
 8000f3e:	3720      	adds	r7, #32
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40021000 	.word	0x40021000
 8000f48:	48000400 	.word	0x48000400

08000f4c <send_uart>:

/* USER CODE BEGIN 4 */

void send_uart(char *string)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
	uint8_t len = strlen(string);
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f7ff f94b 	bl	80001f0 <strlen>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	73fb      	strb	r3, [r7, #15]
	/* Transmit in blocking mode */
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)string, len, HAL_MAX_DELAY);
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	b29a      	uxth	r2, r3
 8000f62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f66:	6879      	ldr	r1, [r7, #4]
 8000f68:	4803      	ldr	r0, [pc, #12]	; (8000f78 <send_uart+0x2c>)
 8000f6a:	f003 fb0f 	bl	800458c <HAL_UART_Transmit>
}
 8000f6e:	bf00      	nop
 8000f70:	3710      	adds	r7, #16
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	200000a4 	.word	0x200000a4

08000f7c <clear_buffer>:

	return i;
}

void clear_buffer(void)		//clear buffer
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
	for(int i = 0; i<1024;i++)
 8000f82:	2300      	movs	r3, #0
 8000f84:	607b      	str	r3, [r7, #4]
 8000f86:	e007      	b.n	8000f98 <clear_buffer+0x1c>
	{
		buffer[i] = '\0';
 8000f88:	4a09      	ldr	r2, [pc, #36]	; (8000fb0 <clear_buffer+0x34>)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	2200      	movs	r2, #0
 8000f90:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i<1024;i++)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	3301      	adds	r3, #1
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f9e:	dbf3      	blt.n	8000f88 <clear_buffer+0xc>
	}
}
 8000fa0:	bf00      	nop
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	200021f8 	.word	0x200021f8

08000fb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fb8:	b672      	cpsid	i
}
 8000fba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fbc:	e7fe      	b.n	8000fbc <Error_Handler+0x8>
	...

08000fc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc6:	4b0f      	ldr	r3, [pc, #60]	; (8001004 <HAL_MspInit+0x44>)
 8000fc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fca:	4a0e      	ldr	r2, [pc, #56]	; (8001004 <HAL_MspInit+0x44>)
 8000fcc:	f043 0301 	orr.w	r3, r3, #1
 8000fd0:	6613      	str	r3, [r2, #96]	; 0x60
 8000fd2:	4b0c      	ldr	r3, [pc, #48]	; (8001004 <HAL_MspInit+0x44>)
 8000fd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fd6:	f003 0301 	and.w	r3, r3, #1
 8000fda:	607b      	str	r3, [r7, #4]
 8000fdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fde:	4b09      	ldr	r3, [pc, #36]	; (8001004 <HAL_MspInit+0x44>)
 8000fe0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fe2:	4a08      	ldr	r2, [pc, #32]	; (8001004 <HAL_MspInit+0x44>)
 8000fe4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fe8:	6593      	str	r3, [r2, #88]	; 0x58
 8000fea:	4b06      	ldr	r3, [pc, #24]	; (8001004 <HAL_MspInit+0x44>)
 8000fec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff2:	603b      	str	r3, [r7, #0]
 8000ff4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	40021000 	.word	0x40021000

08001008 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b0ac      	sub	sp, #176	; 0xb0
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001010:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]
 800101e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001020:	f107 0310 	add.w	r3, r7, #16
 8001024:	228c      	movs	r2, #140	; 0x8c
 8001026:	2100      	movs	r1, #0
 8001028:	4618      	mov	r0, r3
 800102a:	f007 fa7b 	bl	8008524 <memset>
  if(huart->Instance==LPUART1)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a22      	ldr	r2, [pc, #136]	; (80010bc <HAL_UART_MspInit+0xb4>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d13d      	bne.n	80010b4 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001038:	2320      	movs	r3, #32
 800103a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800103c:	2300      	movs	r3, #0
 800103e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001040:	f107 0310 	add.w	r3, r7, #16
 8001044:	4618      	mov	r0, r3
 8001046:	f002 f801 	bl	800304c <HAL_RCCEx_PeriphCLKConfig>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001050:	f7ff ffb0 	bl	8000fb4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001054:	4b1a      	ldr	r3, [pc, #104]	; (80010c0 <HAL_UART_MspInit+0xb8>)
 8001056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001058:	4a19      	ldr	r2, [pc, #100]	; (80010c0 <HAL_UART_MspInit+0xb8>)
 800105a:	f043 0301 	orr.w	r3, r3, #1
 800105e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001060:	4b17      	ldr	r3, [pc, #92]	; (80010c0 <HAL_UART_MspInit+0xb8>)
 8001062:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001064:	f003 0301 	and.w	r3, r3, #1
 8001068:	60fb      	str	r3, [r7, #12]
 800106a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800106c:	4b14      	ldr	r3, [pc, #80]	; (80010c0 <HAL_UART_MspInit+0xb8>)
 800106e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001070:	4a13      	ldr	r2, [pc, #76]	; (80010c0 <HAL_UART_MspInit+0xb8>)
 8001072:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001076:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001078:	4b11      	ldr	r3, [pc, #68]	; (80010c0 <HAL_UART_MspInit+0xb8>)
 800107a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800107c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001080:	60bb      	str	r3, [r7, #8]
 8001082:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001084:	f001 f994 	bl	80023b0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = BSP_DEBUG_UART_TX_Pin|BSP_DEBUG_UART_RX_Pin;
 8001088:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800108c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001090:	2302      	movs	r3, #2
 8001092:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001096:	2300      	movs	r3, #0
 8001098:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800109c:	2303      	movs	r3, #3
 800109e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80010a2:	2308      	movs	r3, #8
 80010a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010a8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010ac:	4619      	mov	r1, r3
 80010ae:	4805      	ldr	r0, [pc, #20]	; (80010c4 <HAL_UART_MspInit+0xbc>)
 80010b0:	f000 ff70 	bl	8001f94 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80010b4:	bf00      	nop
 80010b6:	37b0      	adds	r7, #176	; 0xb0
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	40008000 	.word	0x40008000
 80010c0:	40021000 	.word	0x40021000
 80010c4:	48001800 	.word	0x48001800

080010c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b08a      	sub	sp, #40	; 0x28
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d0:	f107 0314 	add.w	r3, r7, #20
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]
 80010de:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a17      	ldr	r2, [pc, #92]	; (8001144 <HAL_SPI_MspInit+0x7c>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d128      	bne.n	800113c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80010ea:	4b17      	ldr	r3, [pc, #92]	; (8001148 <HAL_SPI_MspInit+0x80>)
 80010ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010ee:	4a16      	ldr	r2, [pc, #88]	; (8001148 <HAL_SPI_MspInit+0x80>)
 80010f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80010f4:	6613      	str	r3, [r2, #96]	; 0x60
 80010f6:	4b14      	ldr	r3, [pc, #80]	; (8001148 <HAL_SPI_MspInit+0x80>)
 80010f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010fe:	613b      	str	r3, [r7, #16]
 8001100:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001102:	4b11      	ldr	r3, [pc, #68]	; (8001148 <HAL_SPI_MspInit+0x80>)
 8001104:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001106:	4a10      	ldr	r2, [pc, #64]	; (8001148 <HAL_SPI_MspInit+0x80>)
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800110e:	4b0e      	ldr	r3, [pc, #56]	; (8001148 <HAL_SPI_MspInit+0x80>)
 8001110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	60fb      	str	r3, [r7, #12]
 8001118:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800111a:	23e0      	movs	r3, #224	; 0xe0
 800111c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800111e:	2302      	movs	r3, #2
 8001120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001126:	2303      	movs	r3, #3
 8001128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800112a:	2305      	movs	r3, #5
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	4619      	mov	r1, r3
 8001134:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001138:	f000 ff2c 	bl	8001f94 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800113c:	bf00      	nop
 800113e:	3728      	adds	r7, #40	; 0x28
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40013000 	.word	0x40013000
 8001148:	40021000 	.word	0x40021000

0800114c <SDTimer_Handler>:

volatile uint8_t FatFsCnt = 0;
volatile uint16_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8001150:	4b0e      	ldr	r3, [pc, #56]	; (800118c <SDTimer_Handler+0x40>)
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	b29b      	uxth	r3, r3
 8001156:	2b00      	cmp	r3, #0
 8001158:	d006      	beq.n	8001168 <SDTimer_Handler+0x1c>
    Timer1--;
 800115a:	4b0c      	ldr	r3, [pc, #48]	; (800118c <SDTimer_Handler+0x40>)
 800115c:	881b      	ldrh	r3, [r3, #0]
 800115e:	b29b      	uxth	r3, r3
 8001160:	3b01      	subs	r3, #1
 8001162:	b29a      	uxth	r2, r3
 8001164:	4b09      	ldr	r3, [pc, #36]	; (800118c <SDTimer_Handler+0x40>)
 8001166:	801a      	strh	r2, [r3, #0]

  if(Timer2 > 0)
 8001168:	4b09      	ldr	r3, [pc, #36]	; (8001190 <SDTimer_Handler+0x44>)
 800116a:	881b      	ldrh	r3, [r3, #0]
 800116c:	b29b      	uxth	r3, r3
 800116e:	2b00      	cmp	r3, #0
 8001170:	d006      	beq.n	8001180 <SDTimer_Handler+0x34>
    Timer2--;
 8001172:	4b07      	ldr	r3, [pc, #28]	; (8001190 <SDTimer_Handler+0x44>)
 8001174:	881b      	ldrh	r3, [r3, #0]
 8001176:	b29b      	uxth	r3, r3
 8001178:	3b01      	subs	r3, #1
 800117a:	b29a      	uxth	r2, r3
 800117c:	4b04      	ldr	r3, [pc, #16]	; (8001190 <SDTimer_Handler+0x44>)
 800117e:	801a      	strh	r2, [r3, #0]
}
 8001180:	bf00      	nop
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	2000260a 	.word	0x2000260a
 8001190:	2000260c 	.word	0x2000260c

08001194 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001198:	e7fe      	b.n	8001198 <NMI_Handler+0x4>

0800119a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800119a:	b480      	push	{r7}
 800119c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800119e:	e7fe      	b.n	800119e <HardFault_Handler+0x4>

080011a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011a4:	e7fe      	b.n	80011a4 <MemManage_Handler+0x4>

080011a6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011a6:	b480      	push	{r7}
 80011a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011aa:	e7fe      	b.n	80011aa <BusFault_Handler+0x4>

080011ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011b0:	e7fe      	b.n	80011b0 <UsageFault_Handler+0x4>

080011b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011b2:	b480      	push	{r7}
 80011b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011b6:	bf00      	nop
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011c4:	bf00      	nop
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr

080011ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011ce:	b480      	push	{r7}
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011d2:	bf00      	nop
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr

080011dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

	FatFsCnt++;
 80011e0:	4b0a      	ldr	r3, [pc, #40]	; (800120c <SysTick_Handler+0x30>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	3301      	adds	r3, #1
 80011e8:	b2da      	uxtb	r2, r3
 80011ea:	4b08      	ldr	r3, [pc, #32]	; (800120c <SysTick_Handler+0x30>)
 80011ec:	701a      	strb	r2, [r3, #0]
	if (FatFsCnt >= 10)
 80011ee:	4b07      	ldr	r3, [pc, #28]	; (800120c <SysTick_Handler+0x30>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	2b09      	cmp	r3, #9
 80011f6:	d904      	bls.n	8001202 <SysTick_Handler+0x26>
	{
		FatFsCnt = 0;
 80011f8:	4b04      	ldr	r3, [pc, #16]	; (800120c <SysTick_Handler+0x30>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 80011fe:	f7ff ffa5 	bl	800114c <SDTimer_Handler>
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001202:	f000 fd9d 	bl	8001d40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	20002608 	.word	0x20002608

08001210 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b086      	sub	sp, #24
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001218:	4a14      	ldr	r2, [pc, #80]	; (800126c <_sbrk+0x5c>)
 800121a:	4b15      	ldr	r3, [pc, #84]	; (8001270 <_sbrk+0x60>)
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001224:	4b13      	ldr	r3, [pc, #76]	; (8001274 <_sbrk+0x64>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d102      	bne.n	8001232 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800122c:	4b11      	ldr	r3, [pc, #68]	; (8001274 <_sbrk+0x64>)
 800122e:	4a12      	ldr	r2, [pc, #72]	; (8001278 <_sbrk+0x68>)
 8001230:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001232:	4b10      	ldr	r3, [pc, #64]	; (8001274 <_sbrk+0x64>)
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4413      	add	r3, r2
 800123a:	693a      	ldr	r2, [r7, #16]
 800123c:	429a      	cmp	r2, r3
 800123e:	d207      	bcs.n	8001250 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001240:	f007 f946 	bl	80084d0 <__errno>
 8001244:	4603      	mov	r3, r0
 8001246:	220c      	movs	r2, #12
 8001248:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800124a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800124e:	e009      	b.n	8001264 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001250:	4b08      	ldr	r3, [pc, #32]	; (8001274 <_sbrk+0x64>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001256:	4b07      	ldr	r3, [pc, #28]	; (8001274 <_sbrk+0x64>)
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4413      	add	r3, r2
 800125e:	4a05      	ldr	r2, [pc, #20]	; (8001274 <_sbrk+0x64>)
 8001260:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001262:	68fb      	ldr	r3, [r7, #12]
}
 8001264:	4618      	mov	r0, r3
 8001266:	3718      	adds	r7, #24
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20050000 	.word	0x20050000
 8001270:	00000400 	.word	0x00000400
 8001274:	20002610 	.word	0x20002610
 8001278:	20002868 	.word	0x20002868

0800127c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001280:	4b06      	ldr	r3, [pc, #24]	; (800129c <SystemInit+0x20>)
 8001282:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001286:	4a05      	ldr	r2, [pc, #20]	; (800129c <SystemInit+0x20>)
 8001288:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800128c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001290:	bf00      	nop
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	e000ed00 	.word	0xe000ed00

080012a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80012a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012d8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012a4:	f7ff ffea 	bl	800127c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012a8:	480c      	ldr	r0, [pc, #48]	; (80012dc <LoopForever+0x6>)
  ldr r1, =_edata
 80012aa:	490d      	ldr	r1, [pc, #52]	; (80012e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012ac:	4a0d      	ldr	r2, [pc, #52]	; (80012e4 <LoopForever+0xe>)
  movs r3, #0
 80012ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012b0:	e002      	b.n	80012b8 <LoopCopyDataInit>

080012b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012b6:	3304      	adds	r3, #4

080012b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012bc:	d3f9      	bcc.n	80012b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012be:	4a0a      	ldr	r2, [pc, #40]	; (80012e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80012c0:	4c0a      	ldr	r4, [pc, #40]	; (80012ec <LoopForever+0x16>)
  movs r3, #0
 80012c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012c4:	e001      	b.n	80012ca <LoopFillZerobss>

080012c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012c8:	3204      	adds	r2, #4

080012ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012cc:	d3fb      	bcc.n	80012c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012ce:	f007 f905 	bl	80084dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012d2:	f7ff fc6d 	bl	8000bb0 <main>

080012d6 <LoopForever>:

LoopForever:
    b LoopForever
 80012d6:	e7fe      	b.n	80012d6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80012d8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80012dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012e0:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80012e4:	08009484 	.word	0x08009484
  ldr r2, =_sbss
 80012e8:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80012ec:	20002868 	.word	0x20002868

080012f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012f0:	e7fe      	b.n	80012f0 <ADC1_2_IRQHandler>
	...

080012f4 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 80012f8:	2200      	movs	r2, #0
 80012fa:	2101      	movs	r1, #1
 80012fc:	4803      	ldr	r0, [pc, #12]	; (800130c <SELECT+0x18>)
 80012fe:	f000 ffdb 	bl	80022b8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001302:	2001      	movs	r0, #1
 8001304:	f000 fd3c 	bl	8001d80 <HAL_Delay>
}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	48000400 	.word	0x48000400

08001310 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8001314:	2201      	movs	r2, #1
 8001316:	2101      	movs	r1, #1
 8001318:	4803      	ldr	r0, [pc, #12]	; (8001328 <DESELECT+0x18>)
 800131a:	f000 ffcd 	bl	80022b8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800131e:	2001      	movs	r0, #1
 8001320:	f000 fd2e 	bl	8001d80 <HAL_Delay>
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	48000400 	.word	0x48000400

0800132c <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001336:	bf00      	nop
 8001338:	4b08      	ldr	r3, [pc, #32]	; (800135c <SPI_TxByte+0x30>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	f003 0302 	and.w	r3, r3, #2
 8001342:	2b02      	cmp	r3, #2
 8001344:	d1f8      	bne.n	8001338 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8001346:	1df9      	adds	r1, r7, #7
 8001348:	2364      	movs	r3, #100	; 0x64
 800134a:	2201      	movs	r2, #1
 800134c:	4803      	ldr	r0, [pc, #12]	; (800135c <SPI_TxByte+0x30>)
 800134e:	f002 fbea 	bl	8003b26 <HAL_SPI_Transmit>
}
 8001352:	bf00      	nop
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	20000128 	.word	0x20000128

08001360 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	460b      	mov	r3, r1
 800136a:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800136c:	bf00      	nop
 800136e:	4b08      	ldr	r3, [pc, #32]	; (8001390 <SPI_TxBuffer+0x30>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	f003 0302 	and.w	r3, r3, #2
 8001378:	2b02      	cmp	r3, #2
 800137a:	d1f8      	bne.n	800136e <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 800137c:	887a      	ldrh	r2, [r7, #2]
 800137e:	2364      	movs	r3, #100	; 0x64
 8001380:	6879      	ldr	r1, [r7, #4]
 8001382:	4803      	ldr	r0, [pc, #12]	; (8001390 <SPI_TxBuffer+0x30>)
 8001384:	f002 fbcf 	bl	8003b26 <HAL_SPI_Transmit>
}
 8001388:	bf00      	nop
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20000128 	.word	0x20000128

08001394 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800139a:	23ff      	movs	r3, #255	; 0xff
 800139c:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800139e:	bf00      	nop
 80013a0:	4b09      	ldr	r3, [pc, #36]	; (80013c8 <SPI_RxByte+0x34>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	d1f8      	bne.n	80013a0 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 80013ae:	1dba      	adds	r2, r7, #6
 80013b0:	1df9      	adds	r1, r7, #7
 80013b2:	2364      	movs	r3, #100	; 0x64
 80013b4:	9300      	str	r3, [sp, #0]
 80013b6:	2301      	movs	r3, #1
 80013b8:	4803      	ldr	r0, [pc, #12]	; (80013c8 <SPI_RxByte+0x34>)
 80013ba:	f002 fd22 	bl	8003e02 <HAL_SPI_TransmitReceive>

	return data;
 80013be:	79bb      	ldrb	r3, [r7, #6]
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3708      	adds	r7, #8
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20000128 	.word	0x20000128

080013cc <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 80013d4:	f7ff ffde 	bl	8001394 <SPI_RxByte>
 80013d8:	4603      	mov	r3, r0
 80013da:	461a      	mov	r2, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	701a      	strb	r2, [r3, #0]
}
 80013e0:	bf00      	nop
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 80013ee:	4b0a      	ldr	r3, [pc, #40]	; (8001418 <SD_ReadyWait+0x30>)
 80013f0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80013f4:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 80013f6:	f7ff ffcd 	bl	8001394 <SPI_RxByte>
 80013fa:	4603      	mov	r3, r0
 80013fc:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 80013fe:	79fb      	ldrb	r3, [r7, #7]
 8001400:	2bff      	cmp	r3, #255	; 0xff
 8001402:	d004      	beq.n	800140e <SD_ReadyWait+0x26>
 8001404:	4b04      	ldr	r3, [pc, #16]	; (8001418 <SD_ReadyWait+0x30>)
 8001406:	881b      	ldrh	r3, [r3, #0]
 8001408:	b29b      	uxth	r3, r3
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1f3      	bne.n	80013f6 <SD_ReadyWait+0xe>

	return res;
 800140e:	79fb      	ldrb	r3, [r7, #7]
}
 8001410:	4618      	mov	r0, r3
 8001412:	3708      	adds	r7, #8
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	2000260c 	.word	0x2000260c

0800141c <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8001422:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8001426:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8001428:	f7ff ff72 	bl	8001310 <DESELECT>
	for(int i = 0; i < 10; i++)
 800142c:	2300      	movs	r3, #0
 800142e:	60bb      	str	r3, [r7, #8]
 8001430:	e005      	b.n	800143e <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8001432:	20ff      	movs	r0, #255	; 0xff
 8001434:	f7ff ff7a 	bl	800132c <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	3301      	adds	r3, #1
 800143c:	60bb      	str	r3, [r7, #8]
 800143e:	68bb      	ldr	r3, [r7, #8]
 8001440:	2b09      	cmp	r3, #9
 8001442:	ddf6      	ble.n	8001432 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8001444:	f7ff ff56 	bl	80012f4 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8001448:	2340      	movs	r3, #64	; 0x40
 800144a:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 800144c:	2300      	movs	r3, #0
 800144e:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8001450:	2300      	movs	r3, #0
 8001452:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8001454:	2300      	movs	r3, #0
 8001456:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8001458:	2300      	movs	r3, #0
 800145a:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 800145c:	2395      	movs	r3, #149	; 0x95
 800145e:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8001460:	463b      	mov	r3, r7
 8001462:	2106      	movs	r1, #6
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff ff7b 	bl	8001360 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800146a:	e002      	b.n	8001472 <SD_PowerOn+0x56>
	{
		cnt--;
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	3b01      	subs	r3, #1
 8001470:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8001472:	f7ff ff8f 	bl	8001394 <SPI_RxByte>
 8001476:	4603      	mov	r3, r0
 8001478:	2b01      	cmp	r3, #1
 800147a:	d002      	beq.n	8001482 <SD_PowerOn+0x66>
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d1f4      	bne.n	800146c <SD_PowerOn+0x50>
	}

	DESELECT();
 8001482:	f7ff ff45 	bl	8001310 <DESELECT>
	SPI_TxByte(0XFF);
 8001486:	20ff      	movs	r0, #255	; 0xff
 8001488:	f7ff ff50 	bl	800132c <SPI_TxByte>

	PowerFlag = 1;
 800148c:	4b03      	ldr	r3, [pc, #12]	; (800149c <SD_PowerOn+0x80>)
 800148e:	2201      	movs	r2, #1
 8001490:	701a      	strb	r2, [r3, #0]
}
 8001492:	bf00      	nop
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20002615 	.word	0x20002615

080014a0 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 80014a4:	4b03      	ldr	r3, [pc, #12]	; (80014b4 <SD_PowerOff+0x14>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	701a      	strb	r2, [r3, #0]
}
 80014aa:	bf00      	nop
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	20002615 	.word	0x20002615

080014b8 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
	return PowerFlag;
 80014bc:	4b03      	ldr	r3, [pc, #12]	; (80014cc <SD_CheckPower+0x14>)
 80014be:	781b      	ldrb	r3, [r3, #0]
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	20002615 	.word	0x20002615

080014d0 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 80014da:	4b14      	ldr	r3, [pc, #80]	; (800152c <SD_RxDataBlock+0x5c>)
 80014dc:	22c8      	movs	r2, #200	; 0xc8
 80014de:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 80014e0:	f7ff ff58 	bl	8001394 <SPI_RxByte>
 80014e4:	4603      	mov	r3, r0
 80014e6:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 80014e8:	7bfb      	ldrb	r3, [r7, #15]
 80014ea:	2bff      	cmp	r3, #255	; 0xff
 80014ec:	d104      	bne.n	80014f8 <SD_RxDataBlock+0x28>
 80014ee:	4b0f      	ldr	r3, [pc, #60]	; (800152c <SD_RxDataBlock+0x5c>)
 80014f0:	881b      	ldrh	r3, [r3, #0]
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d1f3      	bne.n	80014e0 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 80014f8:	7bfb      	ldrb	r3, [r7, #15]
 80014fa:	2bfe      	cmp	r3, #254	; 0xfe
 80014fc:	d001      	beq.n	8001502 <SD_RxDataBlock+0x32>
 80014fe:	2300      	movs	r3, #0
 8001500:	e00f      	b.n	8001522 <SD_RxDataBlock+0x52>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	1c5a      	adds	r2, r3, #1
 8001506:	607a      	str	r2, [r7, #4]
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff ff5f 	bl	80013cc <SPI_RxBytePtr>
	} while(len--);
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	1e5a      	subs	r2, r3, #1
 8001512:	603a      	str	r2, [r7, #0]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d1f4      	bne.n	8001502 <SD_RxDataBlock+0x32>

	/* discard CRC */
	SPI_RxByte();
 8001518:	f7ff ff3c 	bl	8001394 <SPI_RxByte>
	SPI_RxByte();
 800151c:	f7ff ff3a 	bl	8001394 <SPI_RxByte>

	return TRUE;
 8001520:	2301      	movs	r3, #1
}
 8001522:	4618      	mov	r0, r3
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	2000260a 	.word	0x2000260a

08001530 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	460b      	mov	r3, r1
 800153a:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 8001540:	f7ff ff52 	bl	80013e8 <SD_ReadyWait>
 8001544:	4603      	mov	r3, r0
 8001546:	2bff      	cmp	r3, #255	; 0xff
 8001548:	d001      	beq.n	800154e <SD_TxDataBlock+0x1e>
 800154a:	2300      	movs	r3, #0
 800154c:	e02f      	b.n	80015ae <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 800154e:	78fb      	ldrb	r3, [r7, #3]
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff feeb 	bl	800132c <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8001556:	78fb      	ldrb	r3, [r7, #3]
 8001558:	2bfd      	cmp	r3, #253	; 0xfd
 800155a:	d020      	beq.n	800159e <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 800155c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f7ff fefd 	bl	8001360 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8001566:	f7ff ff15 	bl	8001394 <SPI_RxByte>
		SPI_RxByte();
 800156a:	f7ff ff13 	bl	8001394 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800156e:	e00b      	b.n	8001588 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 8001570:	f7ff ff10 	bl	8001394 <SPI_RxByte>
 8001574:	4603      	mov	r3, r0
 8001576:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8001578:	7bfb      	ldrb	r3, [r7, #15]
 800157a:	f003 031f 	and.w	r3, r3, #31
 800157e:	2b05      	cmp	r3, #5
 8001580:	d006      	beq.n	8001590 <SD_TxDataBlock+0x60>
			i++;
 8001582:	7bbb      	ldrb	r3, [r7, #14]
 8001584:	3301      	adds	r3, #1
 8001586:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8001588:	7bbb      	ldrb	r3, [r7, #14]
 800158a:	2b40      	cmp	r3, #64	; 0x40
 800158c:	d9f0      	bls.n	8001570 <SD_TxDataBlock+0x40>
 800158e:	e000      	b.n	8001592 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8001590:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8001592:	bf00      	nop
 8001594:	f7ff fefe 	bl	8001394 <SPI_RxByte>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d0fa      	beq.n	8001594 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 800159e:	7bfb      	ldrb	r3, [r7, #15]
 80015a0:	f003 031f 	and.w	r3, r3, #31
 80015a4:	2b05      	cmp	r3, #5
 80015a6:	d101      	bne.n	80015ac <SD_TxDataBlock+0x7c>
 80015a8:	2301      	movs	r3, #1
 80015aa:	e000      	b.n	80015ae <SD_TxDataBlock+0x7e>

	return FALSE;
 80015ac:	2300      	movs	r3, #0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b084      	sub	sp, #16
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	4603      	mov	r3, r0
 80015be:	6039      	str	r1, [r7, #0]
 80015c0:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 80015c2:	f7ff ff11 	bl	80013e8 <SD_ReadyWait>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2bff      	cmp	r3, #255	; 0xff
 80015ca:	d001      	beq.n	80015d0 <SD_SendCmd+0x1a>
 80015cc:	23ff      	movs	r3, #255	; 0xff
 80015ce:	e042      	b.n	8001656 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7ff feaa 	bl	800132c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	0e1b      	lsrs	r3, r3, #24
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff fea4 	bl	800132c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	0c1b      	lsrs	r3, r3, #16
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7ff fe9e 	bl	800132c <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	0a1b      	lsrs	r3, r3, #8
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff fe98 	bl	800132c <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff fe93 	bl	800132c <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 8001606:	79fb      	ldrb	r3, [r7, #7]
 8001608:	2b40      	cmp	r3, #64	; 0x40
 800160a:	d102      	bne.n	8001612 <SD_SendCmd+0x5c>
 800160c:	2395      	movs	r3, #149	; 0x95
 800160e:	73fb      	strb	r3, [r7, #15]
 8001610:	e007      	b.n	8001622 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8001612:	79fb      	ldrb	r3, [r7, #7]
 8001614:	2b48      	cmp	r3, #72	; 0x48
 8001616:	d102      	bne.n	800161e <SD_SendCmd+0x68>
 8001618:	2387      	movs	r3, #135	; 0x87
 800161a:	73fb      	strb	r3, [r7, #15]
 800161c:	e001      	b.n	8001622 <SD_SendCmd+0x6c>
	else crc = 1;
 800161e:	2301      	movs	r3, #1
 8001620:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 8001622:	7bfb      	ldrb	r3, [r7, #15]
 8001624:	4618      	mov	r0, r3
 8001626:	f7ff fe81 	bl	800132c <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	2b4c      	cmp	r3, #76	; 0x4c
 800162e:	d101      	bne.n	8001634 <SD_SendCmd+0x7e>
 8001630:	f7ff feb0 	bl	8001394 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 8001634:	230a      	movs	r3, #10
 8001636:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 8001638:	f7ff feac 	bl	8001394 <SPI_RxByte>
 800163c:	4603      	mov	r3, r0
 800163e:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 8001640:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001644:	2b00      	cmp	r3, #0
 8001646:	da05      	bge.n	8001654 <SD_SendCmd+0x9e>
 8001648:	7bbb      	ldrb	r3, [r7, #14]
 800164a:	3b01      	subs	r3, #1
 800164c:	73bb      	strb	r3, [r7, #14]
 800164e:	7bbb      	ldrb	r3, [r7, #14]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d1f1      	bne.n	8001638 <SD_SendCmd+0x82>

	return res;
 8001654:	7b7b      	ldrb	r3, [r7, #13]
}
 8001656:	4618      	mov	r0, r3
 8001658:	3710      	adds	r7, #16
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
	...

08001660 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8001660:	b590      	push	{r4, r7, lr}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 800166a:	79fb      	ldrb	r3, [r7, #7]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <SD_disk_initialize+0x14>
 8001670:	2301      	movs	r3, #1
 8001672:	e0d6      	b.n	8001822 <SD_disk_initialize+0x1c2>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8001674:	4b6d      	ldr	r3, [pc, #436]	; (800182c <SD_disk_initialize+0x1cc>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	b2db      	uxtb	r3, r3
 800167a:	f003 0302 	and.w	r3, r3, #2
 800167e:	2b00      	cmp	r3, #0
 8001680:	d003      	beq.n	800168a <SD_disk_initialize+0x2a>
 8001682:	4b6a      	ldr	r3, [pc, #424]	; (800182c <SD_disk_initialize+0x1cc>)
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	b2db      	uxtb	r3, r3
 8001688:	e0cb      	b.n	8001822 <SD_disk_initialize+0x1c2>

	/* power on */
	SD_PowerOn();
 800168a:	f7ff fec7 	bl	800141c <SD_PowerOn>

	/* slave select */
	SELECT();
 800168e:	f7ff fe31 	bl	80012f4 <SELECT>

	/* check disk type */
	type = 0;
 8001692:	2300      	movs	r3, #0
 8001694:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8001696:	2100      	movs	r1, #0
 8001698:	2040      	movs	r0, #64	; 0x40
 800169a:	f7ff ff8c 	bl	80015b6 <SD_SendCmd>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	f040 80a6 	bne.w	80017f2 <SD_disk_initialize+0x192>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 80016a6:	4b62      	ldr	r3, [pc, #392]	; (8001830 <SD_disk_initialize+0x1d0>)
 80016a8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80016ac:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 80016ae:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80016b2:	2048      	movs	r0, #72	; 0x48
 80016b4:	f7ff ff7f 	bl	80015b6 <SD_SendCmd>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d158      	bne.n	8001770 <SD_disk_initialize+0x110>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 80016be:	2300      	movs	r3, #0
 80016c0:	73fb      	strb	r3, [r7, #15]
 80016c2:	e00c      	b.n	80016de <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 80016c4:	7bfc      	ldrb	r4, [r7, #15]
 80016c6:	f7ff fe65 	bl	8001394 <SPI_RxByte>
 80016ca:	4603      	mov	r3, r0
 80016cc:	461a      	mov	r2, r3
 80016ce:	f104 0310 	add.w	r3, r4, #16
 80016d2:	443b      	add	r3, r7
 80016d4:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 80016d8:	7bfb      	ldrb	r3, [r7, #15]
 80016da:	3301      	adds	r3, #1
 80016dc:	73fb      	strb	r3, [r7, #15]
 80016de:	7bfb      	ldrb	r3, [r7, #15]
 80016e0:	2b03      	cmp	r3, #3
 80016e2:	d9ef      	bls.n	80016c4 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 80016e4:	7abb      	ldrb	r3, [r7, #10]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	f040 8083 	bne.w	80017f2 <SD_disk_initialize+0x192>
 80016ec:	7afb      	ldrb	r3, [r7, #11]
 80016ee:	2baa      	cmp	r3, #170	; 0xaa
 80016f0:	d17f      	bne.n	80017f2 <SD_disk_initialize+0x192>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80016f2:	2100      	movs	r1, #0
 80016f4:	2077      	movs	r0, #119	; 0x77
 80016f6:	f7ff ff5e 	bl	80015b6 <SD_SendCmd>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d807      	bhi.n	8001710 <SD_disk_initialize+0xb0>
 8001700:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001704:	2069      	movs	r0, #105	; 0x69
 8001706:	f7ff ff56 	bl	80015b6 <SD_SendCmd>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d005      	beq.n	800171c <SD_disk_initialize+0xbc>
				} while (Timer1);
 8001710:	4b47      	ldr	r3, [pc, #284]	; (8001830 <SD_disk_initialize+0x1d0>)
 8001712:	881b      	ldrh	r3, [r3, #0]
 8001714:	b29b      	uxth	r3, r3
 8001716:	2b00      	cmp	r3, #0
 8001718:	d1eb      	bne.n	80016f2 <SD_disk_initialize+0x92>
 800171a:	e000      	b.n	800171e <SD_disk_initialize+0xbe>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800171c:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 800171e:	4b44      	ldr	r3, [pc, #272]	; (8001830 <SD_disk_initialize+0x1d0>)
 8001720:	881b      	ldrh	r3, [r3, #0]
 8001722:	b29b      	uxth	r3, r3
 8001724:	2b00      	cmp	r3, #0
 8001726:	d064      	beq.n	80017f2 <SD_disk_initialize+0x192>
 8001728:	2100      	movs	r1, #0
 800172a:	207a      	movs	r0, #122	; 0x7a
 800172c:	f7ff ff43 	bl	80015b6 <SD_SendCmd>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d15d      	bne.n	80017f2 <SD_disk_initialize+0x192>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 8001736:	2300      	movs	r3, #0
 8001738:	73fb      	strb	r3, [r7, #15]
 800173a:	e00c      	b.n	8001756 <SD_disk_initialize+0xf6>
					{
						ocr[n] = SPI_RxByte();
 800173c:	7bfc      	ldrb	r4, [r7, #15]
 800173e:	f7ff fe29 	bl	8001394 <SPI_RxByte>
 8001742:	4603      	mov	r3, r0
 8001744:	461a      	mov	r2, r3
 8001746:	f104 0310 	add.w	r3, r4, #16
 800174a:	443b      	add	r3, r7
 800174c:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 8001750:	7bfb      	ldrb	r3, [r7, #15]
 8001752:	3301      	adds	r3, #1
 8001754:	73fb      	strb	r3, [r7, #15]
 8001756:	7bfb      	ldrb	r3, [r7, #15]
 8001758:	2b03      	cmp	r3, #3
 800175a:	d9ef      	bls.n	800173c <SD_disk_initialize+0xdc>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 800175c:	7a3b      	ldrb	r3, [r7, #8]
 800175e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <SD_disk_initialize+0x10a>
 8001766:	230c      	movs	r3, #12
 8001768:	e000      	b.n	800176c <SD_disk_initialize+0x10c>
 800176a:	2304      	movs	r3, #4
 800176c:	73bb      	strb	r3, [r7, #14]
 800176e:	e040      	b.n	80017f2 <SD_disk_initialize+0x192>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8001770:	2100      	movs	r1, #0
 8001772:	2077      	movs	r0, #119	; 0x77
 8001774:	f7ff ff1f 	bl	80015b6 <SD_SendCmd>
 8001778:	4603      	mov	r3, r0
 800177a:	2b01      	cmp	r3, #1
 800177c:	d808      	bhi.n	8001790 <SD_disk_initialize+0x130>
 800177e:	2100      	movs	r1, #0
 8001780:	2069      	movs	r0, #105	; 0x69
 8001782:	f7ff ff18 	bl	80015b6 <SD_SendCmd>
 8001786:	4603      	mov	r3, r0
 8001788:	2b01      	cmp	r3, #1
 800178a:	d801      	bhi.n	8001790 <SD_disk_initialize+0x130>
 800178c:	2302      	movs	r3, #2
 800178e:	e000      	b.n	8001792 <SD_disk_initialize+0x132>
 8001790:	2301      	movs	r3, #1
 8001792:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8001794:	7bbb      	ldrb	r3, [r7, #14]
 8001796:	2b02      	cmp	r3, #2
 8001798:	d10e      	bne.n	80017b8 <SD_disk_initialize+0x158>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 800179a:	2100      	movs	r1, #0
 800179c:	2077      	movs	r0, #119	; 0x77
 800179e:	f7ff ff0a 	bl	80015b6 <SD_SendCmd>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d80e      	bhi.n	80017c6 <SD_disk_initialize+0x166>
 80017a8:	2100      	movs	r1, #0
 80017aa:	2069      	movs	r0, #105	; 0x69
 80017ac:	f7ff ff03 	bl	80015b6 <SD_SendCmd>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d107      	bne.n	80017c6 <SD_disk_initialize+0x166>
 80017b6:	e00d      	b.n	80017d4 <SD_disk_initialize+0x174>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80017b8:	2100      	movs	r1, #0
 80017ba:	2041      	movs	r0, #65	; 0x41
 80017bc:	f7ff fefb 	bl	80015b6 <SD_SendCmd>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d005      	beq.n	80017d2 <SD_disk_initialize+0x172>
				}

			} while (Timer1);
 80017c6:	4b1a      	ldr	r3, [pc, #104]	; (8001830 <SD_disk_initialize+0x1d0>)
 80017c8:	881b      	ldrh	r3, [r3, #0]
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d1e1      	bne.n	8001794 <SD_disk_initialize+0x134>
 80017d0:	e000      	b.n	80017d4 <SD_disk_initialize+0x174>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 80017d2:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 80017d4:	4b16      	ldr	r3, [pc, #88]	; (8001830 <SD_disk_initialize+0x1d0>)
 80017d6:	881b      	ldrh	r3, [r3, #0]
 80017d8:	b29b      	uxth	r3, r3
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d007      	beq.n	80017ee <SD_disk_initialize+0x18e>
 80017de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017e2:	2050      	movs	r0, #80	; 0x50
 80017e4:	f7ff fee7 	bl	80015b6 <SD_SendCmd>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <SD_disk_initialize+0x192>
 80017ee:	2300      	movs	r3, #0
 80017f0:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 80017f2:	4a10      	ldr	r2, [pc, #64]	; (8001834 <SD_disk_initialize+0x1d4>)
 80017f4:	7bbb      	ldrb	r3, [r7, #14]
 80017f6:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 80017f8:	f7ff fd8a 	bl	8001310 <DESELECT>
	SPI_RxByte();
 80017fc:	f7ff fdca 	bl	8001394 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 8001800:	7bbb      	ldrb	r3, [r7, #14]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d008      	beq.n	8001818 <SD_disk_initialize+0x1b8>
	{
		Stat &= ~STA_NOINIT;
 8001806:	4b09      	ldr	r3, [pc, #36]	; (800182c <SD_disk_initialize+0x1cc>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	b2db      	uxtb	r3, r3
 800180c:	f023 0301 	bic.w	r3, r3, #1
 8001810:	b2da      	uxtb	r2, r3
 8001812:	4b06      	ldr	r3, [pc, #24]	; (800182c <SD_disk_initialize+0x1cc>)
 8001814:	701a      	strb	r2, [r3, #0]
 8001816:	e001      	b.n	800181c <SD_disk_initialize+0x1bc>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8001818:	f7ff fe42 	bl	80014a0 <SD_PowerOff>
	}

	return Stat;
 800181c:	4b03      	ldr	r3, [pc, #12]	; (800182c <SD_disk_initialize+0x1cc>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	b2db      	uxtb	r3, r3
}
 8001822:	4618      	mov	r0, r3
 8001824:	3714      	adds	r7, #20
 8001826:	46bd      	mov	sp, r7
 8001828:	bd90      	pop	{r4, r7, pc}
 800182a:	bf00      	nop
 800182c:	20000004 	.word	0x20000004
 8001830:	2000260a 	.word	0x2000260a
 8001834:	20002614 	.word	0x20002614

08001838 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <SD_disk_status+0x14>
 8001848:	2301      	movs	r3, #1
 800184a:	e002      	b.n	8001852 <SD_disk_status+0x1a>
	return Stat;
 800184c:	4b04      	ldr	r3, [pc, #16]	; (8001860 <SD_disk_status+0x28>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	b2db      	uxtb	r3, r3
}
 8001852:	4618      	mov	r0, r3
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	20000004 	.word	0x20000004

08001864 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	60b9      	str	r1, [r7, #8]
 800186c:	607a      	str	r2, [r7, #4]
 800186e:	603b      	str	r3, [r7, #0]
 8001870:	4603      	mov	r3, r0
 8001872:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8001874:	7bfb      	ldrb	r3, [r7, #15]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d102      	bne.n	8001880 <SD_disk_read+0x1c>
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d101      	bne.n	8001884 <SD_disk_read+0x20>
 8001880:	2304      	movs	r3, #4
 8001882:	e051      	b.n	8001928 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001884:	4b2a      	ldr	r3, [pc, #168]	; (8001930 <SD_disk_read+0xcc>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	b2db      	uxtb	r3, r3
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <SD_disk_read+0x32>
 8001892:	2303      	movs	r3, #3
 8001894:	e048      	b.n	8001928 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8001896:	4b27      	ldr	r3, [pc, #156]	; (8001934 <SD_disk_read+0xd0>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	f003 0304 	and.w	r3, r3, #4
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d102      	bne.n	80018a8 <SD_disk_read+0x44>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	025b      	lsls	r3, r3, #9
 80018a6:	607b      	str	r3, [r7, #4]

	SELECT();
 80018a8:	f7ff fd24 	bl	80012f4 <SELECT>

	if (count == 1)
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d111      	bne.n	80018d6 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 80018b2:	6879      	ldr	r1, [r7, #4]
 80018b4:	2051      	movs	r0, #81	; 0x51
 80018b6:	f7ff fe7e 	bl	80015b6 <SD_SendCmd>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d129      	bne.n	8001914 <SD_disk_read+0xb0>
 80018c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018c4:	68b8      	ldr	r0, [r7, #8]
 80018c6:	f7ff fe03 	bl	80014d0 <SD_RxDataBlock>
 80018ca:	4603      	mov	r3, r0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d021      	beq.n	8001914 <SD_disk_read+0xb0>
 80018d0:	2300      	movs	r3, #0
 80018d2:	603b      	str	r3, [r7, #0]
 80018d4:	e01e      	b.n	8001914 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 80018d6:	6879      	ldr	r1, [r7, #4]
 80018d8:	2052      	movs	r0, #82	; 0x52
 80018da:	f7ff fe6c 	bl	80015b6 <SD_SendCmd>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d117      	bne.n	8001914 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 80018e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018e8:	68b8      	ldr	r0, [r7, #8]
 80018ea:	f7ff fdf1 	bl	80014d0 <SD_RxDataBlock>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d00a      	beq.n	800190a <SD_disk_read+0xa6>
				buff += 512;
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80018fa:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	3b01      	subs	r3, #1
 8001900:	603b      	str	r3, [r7, #0]
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d1ed      	bne.n	80018e4 <SD_disk_read+0x80>
 8001908:	e000      	b.n	800190c <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 800190a:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 800190c:	2100      	movs	r1, #0
 800190e:	204c      	movs	r0, #76	; 0x4c
 8001910:	f7ff fe51 	bl	80015b6 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8001914:	f7ff fcfc 	bl	8001310 <DESELECT>
	SPI_RxByte();
 8001918:	f7ff fd3c 	bl	8001394 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	2b00      	cmp	r3, #0
 8001920:	bf14      	ite	ne
 8001922:	2301      	movne	r3, #1
 8001924:	2300      	moveq	r3, #0
 8001926:	b2db      	uxtb	r3, r3
}
 8001928:	4618      	mov	r0, r3
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	20000004 	.word	0x20000004
 8001934:	20002614 	.word	0x20002614

08001938 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	60b9      	str	r1, [r7, #8]
 8001940:	607a      	str	r2, [r7, #4]
 8001942:	603b      	str	r3, [r7, #0]
 8001944:	4603      	mov	r3, r0
 8001946:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8001948:	7bfb      	ldrb	r3, [r7, #15]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d102      	bne.n	8001954 <SD_disk_write+0x1c>
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d101      	bne.n	8001958 <SD_disk_write+0x20>
 8001954:	2304      	movs	r3, #4
 8001956:	e06b      	b.n	8001a30 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001958:	4b37      	ldr	r3, [pc, #220]	; (8001a38 <SD_disk_write+0x100>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	b2db      	uxtb	r3, r3
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <SD_disk_write+0x32>
 8001966:	2303      	movs	r3, #3
 8001968:	e062      	b.n	8001a30 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 800196a:	4b33      	ldr	r3, [pc, #204]	; (8001a38 <SD_disk_write+0x100>)
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	b2db      	uxtb	r3, r3
 8001970:	f003 0304 	and.w	r3, r3, #4
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <SD_disk_write+0x44>
 8001978:	2302      	movs	r3, #2
 800197a:	e059      	b.n	8001a30 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 800197c:	4b2f      	ldr	r3, [pc, #188]	; (8001a3c <SD_disk_write+0x104>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	f003 0304 	and.w	r3, r3, #4
 8001984:	2b00      	cmp	r3, #0
 8001986:	d102      	bne.n	800198e <SD_disk_write+0x56>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	025b      	lsls	r3, r3, #9
 800198c:	607b      	str	r3, [r7, #4]

	SELECT();
 800198e:	f7ff fcb1 	bl	80012f4 <SELECT>

	if (count == 1)
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	2b01      	cmp	r3, #1
 8001996:	d110      	bne.n	80019ba <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001998:	6879      	ldr	r1, [r7, #4]
 800199a:	2058      	movs	r0, #88	; 0x58
 800199c:	f7ff fe0b 	bl	80015b6 <SD_SendCmd>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d13a      	bne.n	8001a1c <SD_disk_write+0xe4>
 80019a6:	21fe      	movs	r1, #254	; 0xfe
 80019a8:	68b8      	ldr	r0, [r7, #8]
 80019aa:	f7ff fdc1 	bl	8001530 <SD_TxDataBlock>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d033      	beq.n	8001a1c <SD_disk_write+0xe4>
			count = 0;
 80019b4:	2300      	movs	r3, #0
 80019b6:	603b      	str	r3, [r7, #0]
 80019b8:	e030      	b.n	8001a1c <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 80019ba:	4b20      	ldr	r3, [pc, #128]	; (8001a3c <SD_disk_write+0x104>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	f003 0302 	and.w	r3, r3, #2
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d007      	beq.n	80019d6 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 80019c6:	2100      	movs	r1, #0
 80019c8:	2077      	movs	r0, #119	; 0x77
 80019ca:	f7ff fdf4 	bl	80015b6 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 80019ce:	6839      	ldr	r1, [r7, #0]
 80019d0:	2057      	movs	r0, #87	; 0x57
 80019d2:	f7ff fdf0 	bl	80015b6 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 80019d6:	6879      	ldr	r1, [r7, #4]
 80019d8:	2059      	movs	r0, #89	; 0x59
 80019da:	f7ff fdec 	bl	80015b6 <SD_SendCmd>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d11b      	bne.n	8001a1c <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 80019e4:	21fc      	movs	r1, #252	; 0xfc
 80019e6:	68b8      	ldr	r0, [r7, #8]
 80019e8:	f7ff fda2 	bl	8001530 <SD_TxDataBlock>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d00a      	beq.n	8001a08 <SD_disk_write+0xd0>
				buff += 512;
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80019f8:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	3b01      	subs	r3, #1
 80019fe:	603b      	str	r3, [r7, #0]
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d1ee      	bne.n	80019e4 <SD_disk_write+0xac>
 8001a06:	e000      	b.n	8001a0a <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001a08:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8001a0a:	21fd      	movs	r1, #253	; 0xfd
 8001a0c:	2000      	movs	r0, #0
 8001a0e:	f7ff fd8f 	bl	8001530 <SD_TxDataBlock>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d101      	bne.n	8001a1c <SD_disk_write+0xe4>
			{
				count = 1;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8001a1c:	f7ff fc78 	bl	8001310 <DESELECT>
	SPI_RxByte();
 8001a20:	f7ff fcb8 	bl	8001394 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	bf14      	ite	ne
 8001a2a:	2301      	movne	r3, #1
 8001a2c:	2300      	moveq	r3, #0
 8001a2e:	b2db      	uxtb	r3, r3
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3710      	adds	r7, #16
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	20000004 	.word	0x20000004
 8001a3c:	20002614 	.word	0x20002614

08001a40 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8001a40:	b590      	push	{r4, r7, lr}
 8001a42:	b08b      	sub	sp, #44	; 0x2c
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	4603      	mov	r3, r0
 8001a48:	603a      	str	r2, [r7, #0]
 8001a4a:	71fb      	strb	r3, [r7, #7]
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <SD_disk_ioctl+0x1e>
 8001a5a:	2304      	movs	r3, #4
 8001a5c:	e115      	b.n	8001c8a <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8001a64:	79bb      	ldrb	r3, [r7, #6]
 8001a66:	2b05      	cmp	r3, #5
 8001a68:	d124      	bne.n	8001ab4 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8001a6a:	6a3b      	ldr	r3, [r7, #32]
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d012      	beq.n	8001a98 <SD_disk_ioctl+0x58>
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	dc1a      	bgt.n	8001aac <SD_disk_ioctl+0x6c>
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d002      	beq.n	8001a80 <SD_disk_ioctl+0x40>
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d006      	beq.n	8001a8c <SD_disk_ioctl+0x4c>
 8001a7e:	e015      	b.n	8001aac <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8001a80:	f7ff fd0e 	bl	80014a0 <SD_PowerOff>
			res = RES_OK;
 8001a84:	2300      	movs	r3, #0
 8001a86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001a8a:	e0fc      	b.n	8001c86 <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8001a8c:	f7ff fcc6 	bl	800141c <SD_PowerOn>
			res = RES_OK;
 8001a90:	2300      	movs	r3, #0
 8001a92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001a96:	e0f6      	b.n	8001c86 <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8001a98:	6a3b      	ldr	r3, [r7, #32]
 8001a9a:	1c5c      	adds	r4, r3, #1
 8001a9c:	f7ff fd0c 	bl	80014b8 <SD_CheckPower>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001aaa:	e0ec      	b.n	8001c86 <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8001aac:	2304      	movs	r3, #4
 8001aae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001ab2:	e0e8      	b.n	8001c86 <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001ab4:	4b77      	ldr	r3, [pc, #476]	; (8001c94 <SD_disk_ioctl+0x254>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <SD_disk_ioctl+0x86>
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e0e1      	b.n	8001c8a <SD_disk_ioctl+0x24a>

		SELECT();
 8001ac6:	f7ff fc15 	bl	80012f4 <SELECT>

		switch (ctrl)
 8001aca:	79bb      	ldrb	r3, [r7, #6]
 8001acc:	2b0d      	cmp	r3, #13
 8001ace:	f200 80cb 	bhi.w	8001c68 <SD_disk_ioctl+0x228>
 8001ad2:	a201      	add	r2, pc, #4	; (adr r2, 8001ad8 <SD_disk_ioctl+0x98>)
 8001ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ad8:	08001bd3 	.word	0x08001bd3
 8001adc:	08001b11 	.word	0x08001b11
 8001ae0:	08001bc3 	.word	0x08001bc3
 8001ae4:	08001c69 	.word	0x08001c69
 8001ae8:	08001c69 	.word	0x08001c69
 8001aec:	08001c69 	.word	0x08001c69
 8001af0:	08001c69 	.word	0x08001c69
 8001af4:	08001c69 	.word	0x08001c69
 8001af8:	08001c69 	.word	0x08001c69
 8001afc:	08001c69 	.word	0x08001c69
 8001b00:	08001c69 	.word	0x08001c69
 8001b04:	08001be5 	.word	0x08001be5
 8001b08:	08001c09 	.word	0x08001c09
 8001b0c:	08001c2d 	.word	0x08001c2d
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001b10:	2100      	movs	r1, #0
 8001b12:	2049      	movs	r0, #73	; 0x49
 8001b14:	f7ff fd4f 	bl	80015b6 <SD_SendCmd>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	f040 80a8 	bne.w	8001c70 <SD_disk_ioctl+0x230>
 8001b20:	f107 030c 	add.w	r3, r7, #12
 8001b24:	2110      	movs	r1, #16
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff fcd2 	bl	80014d0 <SD_RxDataBlock>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	f000 809e 	beq.w	8001c70 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 8001b34:	7b3b      	ldrb	r3, [r7, #12]
 8001b36:	099b      	lsrs	r3, r3, #6
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d10e      	bne.n	8001b5c <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8001b3e:	7d7b      	ldrb	r3, [r7, #21]
 8001b40:	b29a      	uxth	r2, r3
 8001b42:	7d3b      	ldrb	r3, [r7, #20]
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	021b      	lsls	r3, r3, #8
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	4413      	add	r3, r2
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	3301      	adds	r3, #1
 8001b50:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8001b52:	8bfb      	ldrh	r3, [r7, #30]
 8001b54:	029a      	lsls	r2, r3, #10
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	e02e      	b.n	8001bba <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001b5c:	7c7b      	ldrb	r3, [r7, #17]
 8001b5e:	f003 030f 	and.w	r3, r3, #15
 8001b62:	b2da      	uxtb	r2, r3
 8001b64:	7dbb      	ldrb	r3, [r7, #22]
 8001b66:	09db      	lsrs	r3, r3, #7
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	4413      	add	r3, r2
 8001b6c:	b2da      	uxtb	r2, r3
 8001b6e:	7d7b      	ldrb	r3, [r7, #21]
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	f003 0306 	and.w	r3, r3, #6
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	4413      	add	r3, r2
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	3302      	adds	r3, #2
 8001b80:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001b84:	7d3b      	ldrb	r3, [r7, #20]
 8001b86:	099b      	lsrs	r3, r3, #6
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	b29a      	uxth	r2, r3
 8001b8c:	7cfb      	ldrb	r3, [r7, #19]
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	4413      	add	r3, r2
 8001b96:	b29a      	uxth	r2, r3
 8001b98:	7cbb      	ldrb	r3, [r7, #18]
 8001b9a:	029b      	lsls	r3, r3, #10
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001ba2:	b29b      	uxth	r3, r3
 8001ba4:	4413      	add	r3, r2
 8001ba6:	b29b      	uxth	r3, r3
 8001ba8:	3301      	adds	r3, #1
 8001baa:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8001bac:	8bfa      	ldrh	r2, [r7, #30]
 8001bae:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001bb2:	3b09      	subs	r3, #9
 8001bb4:	409a      	lsls	r2, r3
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8001bc0:	e056      	b.n	8001c70 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bc8:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001bd0:	e055      	b.n	8001c7e <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001bd2:	f7ff fc09 	bl	80013e8 <SD_ReadyWait>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2bff      	cmp	r3, #255	; 0xff
 8001bda:	d14b      	bne.n	8001c74 <SD_disk_ioctl+0x234>
 8001bdc:	2300      	movs	r3, #0
 8001bde:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001be2:	e047      	b.n	8001c74 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001be4:	2100      	movs	r1, #0
 8001be6:	2049      	movs	r0, #73	; 0x49
 8001be8:	f7ff fce5 	bl	80015b6 <SD_SendCmd>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d142      	bne.n	8001c78 <SD_disk_ioctl+0x238>
 8001bf2:	2110      	movs	r1, #16
 8001bf4:	6a38      	ldr	r0, [r7, #32]
 8001bf6:	f7ff fc6b 	bl	80014d0 <SD_RxDataBlock>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d03b      	beq.n	8001c78 <SD_disk_ioctl+0x238>
 8001c00:	2300      	movs	r3, #0
 8001c02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001c06:	e037      	b.n	8001c78 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001c08:	2100      	movs	r1, #0
 8001c0a:	204a      	movs	r0, #74	; 0x4a
 8001c0c:	f7ff fcd3 	bl	80015b6 <SD_SendCmd>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d132      	bne.n	8001c7c <SD_disk_ioctl+0x23c>
 8001c16:	2110      	movs	r1, #16
 8001c18:	6a38      	ldr	r0, [r7, #32]
 8001c1a:	f7ff fc59 	bl	80014d0 <SD_RxDataBlock>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d02b      	beq.n	8001c7c <SD_disk_ioctl+0x23c>
 8001c24:	2300      	movs	r3, #0
 8001c26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001c2a:	e027      	b.n	8001c7c <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	207a      	movs	r0, #122	; 0x7a
 8001c30:	f7ff fcc1 	bl	80015b6 <SD_SendCmd>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d116      	bne.n	8001c68 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001c40:	e00b      	b.n	8001c5a <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 8001c42:	6a3c      	ldr	r4, [r7, #32]
 8001c44:	1c63      	adds	r3, r4, #1
 8001c46:	623b      	str	r3, [r7, #32]
 8001c48:	f7ff fba4 	bl	8001394 <SPI_RxByte>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8001c50:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001c54:	3301      	adds	r3, #1
 8001c56:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001c5a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001c5e:	2b03      	cmp	r3, #3
 8001c60:	d9ef      	bls.n	8001c42 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 8001c62:	2300      	movs	r3, #0
 8001c64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8001c68:	2304      	movs	r3, #4
 8001c6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001c6e:	e006      	b.n	8001c7e <SD_disk_ioctl+0x23e>
			break;
 8001c70:	bf00      	nop
 8001c72:	e004      	b.n	8001c7e <SD_disk_ioctl+0x23e>
			break;
 8001c74:	bf00      	nop
 8001c76:	e002      	b.n	8001c7e <SD_disk_ioctl+0x23e>
			break;
 8001c78:	bf00      	nop
 8001c7a:	e000      	b.n	8001c7e <SD_disk_ioctl+0x23e>
			break;
 8001c7c:	bf00      	nop
		}

		DESELECT();
 8001c7e:	f7ff fb47 	bl	8001310 <DESELECT>
		SPI_RxByte();
 8001c82:	f7ff fb87 	bl	8001394 <SPI_RxByte>
	}

	return res;
 8001c86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	372c      	adds	r7, #44	; 0x2c
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd90      	pop	{r4, r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000004 	.word	0x20000004

08001c98 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ca2:	2003      	movs	r0, #3
 8001ca4:	f000 f942 	bl	8001f2c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ca8:	2000      	movs	r0, #0
 8001caa:	f000 f80d 	bl	8001cc8 <HAL_InitTick>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d002      	beq.n	8001cba <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	71fb      	strb	r3, [r7, #7]
 8001cb8:	e001      	b.n	8001cbe <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001cba:	f7ff f981 	bl	8000fc0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001cbe:	79fb      	ldrb	r3, [r7, #7]
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001cd4:	4b17      	ldr	r3, [pc, #92]	; (8001d34 <HAL_InitTick+0x6c>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d023      	beq.n	8001d24 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001cdc:	4b16      	ldr	r3, [pc, #88]	; (8001d38 <HAL_InitTick+0x70>)
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	4b14      	ldr	r3, [pc, #80]	; (8001d34 <HAL_InitTick+0x6c>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cea:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f000 f941 	bl	8001f7a <HAL_SYSTICK_Config>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d10f      	bne.n	8001d1e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2b0f      	cmp	r3, #15
 8001d02:	d809      	bhi.n	8001d18 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d04:	2200      	movs	r2, #0
 8001d06:	6879      	ldr	r1, [r7, #4]
 8001d08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d0c:	f000 f919 	bl	8001f42 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d10:	4a0a      	ldr	r2, [pc, #40]	; (8001d3c <HAL_InitTick+0x74>)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6013      	str	r3, [r2, #0]
 8001d16:	e007      	b.n	8001d28 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	73fb      	strb	r3, [r7, #15]
 8001d1c:	e004      	b.n	8001d28 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	73fb      	strb	r3, [r7, #15]
 8001d22:	e001      	b.n	8001d28 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3710      	adds	r7, #16
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	2000000c 	.word	0x2000000c
 8001d38:	20000000 	.word	0x20000000
 8001d3c:	20000008 	.word	0x20000008

08001d40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d44:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <HAL_IncTick+0x20>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	461a      	mov	r2, r3
 8001d4a:	4b06      	ldr	r3, [pc, #24]	; (8001d64 <HAL_IncTick+0x24>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4413      	add	r3, r2
 8001d50:	4a04      	ldr	r2, [pc, #16]	; (8001d64 <HAL_IncTick+0x24>)
 8001d52:	6013      	str	r3, [r2, #0]
}
 8001d54:	bf00      	nop
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	2000000c 	.word	0x2000000c
 8001d64:	20002618 	.word	0x20002618

08001d68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d6c:	4b03      	ldr	r3, [pc, #12]	; (8001d7c <HAL_GetTick+0x14>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	20002618 	.word	0x20002618

08001d80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d88:	f7ff ffee 	bl	8001d68 <HAL_GetTick>
 8001d8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d98:	d005      	beq.n	8001da6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001d9a:	4b0a      	ldr	r3, [pc, #40]	; (8001dc4 <HAL_Delay+0x44>)
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	461a      	mov	r2, r3
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	4413      	add	r3, r2
 8001da4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001da6:	bf00      	nop
 8001da8:	f7ff ffde 	bl	8001d68 <HAL_GetTick>
 8001dac:	4602      	mov	r2, r0
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	68fa      	ldr	r2, [r7, #12]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d8f7      	bhi.n	8001da8 <HAL_Delay+0x28>
  {
  }
}
 8001db8:	bf00      	nop
 8001dba:	bf00      	nop
 8001dbc:	3710      	adds	r7, #16
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	2000000c 	.word	0x2000000c

08001dc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b085      	sub	sp, #20
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f003 0307 	and.w	r3, r3, #7
 8001dd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dd8:	4b0c      	ldr	r3, [pc, #48]	; (8001e0c <__NVIC_SetPriorityGrouping+0x44>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dde:	68ba      	ldr	r2, [r7, #8]
 8001de0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001de4:	4013      	ands	r3, r2
 8001de6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001df0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001df4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001df8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dfa:	4a04      	ldr	r2, [pc, #16]	; (8001e0c <__NVIC_SetPriorityGrouping+0x44>)
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	60d3      	str	r3, [r2, #12]
}
 8001e00:	bf00      	nop
 8001e02:	3714      	adds	r7, #20
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr
 8001e0c:	e000ed00 	.word	0xe000ed00

08001e10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e14:	4b04      	ldr	r3, [pc, #16]	; (8001e28 <__NVIC_GetPriorityGrouping+0x18>)
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	0a1b      	lsrs	r3, r3, #8
 8001e1a:	f003 0307 	and.w	r3, r3, #7
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr
 8001e28:	e000ed00 	.word	0xe000ed00

08001e2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	4603      	mov	r3, r0
 8001e34:	6039      	str	r1, [r7, #0]
 8001e36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	db0a      	blt.n	8001e56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	b2da      	uxtb	r2, r3
 8001e44:	490c      	ldr	r1, [pc, #48]	; (8001e78 <__NVIC_SetPriority+0x4c>)
 8001e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e4a:	0112      	lsls	r2, r2, #4
 8001e4c:	b2d2      	uxtb	r2, r2
 8001e4e:	440b      	add	r3, r1
 8001e50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e54:	e00a      	b.n	8001e6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	b2da      	uxtb	r2, r3
 8001e5a:	4908      	ldr	r1, [pc, #32]	; (8001e7c <__NVIC_SetPriority+0x50>)
 8001e5c:	79fb      	ldrb	r3, [r7, #7]
 8001e5e:	f003 030f 	and.w	r3, r3, #15
 8001e62:	3b04      	subs	r3, #4
 8001e64:	0112      	lsls	r2, r2, #4
 8001e66:	b2d2      	uxtb	r2, r2
 8001e68:	440b      	add	r3, r1
 8001e6a:	761a      	strb	r2, [r3, #24]
}
 8001e6c:	bf00      	nop
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	e000e100 	.word	0xe000e100
 8001e7c:	e000ed00 	.word	0xe000ed00

08001e80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b089      	sub	sp, #36	; 0x24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	f003 0307 	and.w	r3, r3, #7
 8001e92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	f1c3 0307 	rsb	r3, r3, #7
 8001e9a:	2b04      	cmp	r3, #4
 8001e9c:	bf28      	it	cs
 8001e9e:	2304      	movcs	r3, #4
 8001ea0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	3304      	adds	r3, #4
 8001ea6:	2b06      	cmp	r3, #6
 8001ea8:	d902      	bls.n	8001eb0 <NVIC_EncodePriority+0x30>
 8001eaa:	69fb      	ldr	r3, [r7, #28]
 8001eac:	3b03      	subs	r3, #3
 8001eae:	e000      	b.n	8001eb2 <NVIC_EncodePriority+0x32>
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001eb8:	69bb      	ldr	r3, [r7, #24]
 8001eba:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebe:	43da      	mvns	r2, r3
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	401a      	ands	r2, r3
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ec8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed2:	43d9      	mvns	r1, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed8:	4313      	orrs	r3, r2
         );
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3724      	adds	r7, #36	; 0x24
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
	...

08001ee8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ef8:	d301      	bcc.n	8001efe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001efa:	2301      	movs	r3, #1
 8001efc:	e00f      	b.n	8001f1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001efe:	4a0a      	ldr	r2, [pc, #40]	; (8001f28 <SysTick_Config+0x40>)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	3b01      	subs	r3, #1
 8001f04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f06:	210f      	movs	r1, #15
 8001f08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f0c:	f7ff ff8e 	bl	8001e2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f10:	4b05      	ldr	r3, [pc, #20]	; (8001f28 <SysTick_Config+0x40>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f16:	4b04      	ldr	r3, [pc, #16]	; (8001f28 <SysTick_Config+0x40>)
 8001f18:	2207      	movs	r2, #7
 8001f1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f1c:	2300      	movs	r3, #0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	e000e010 	.word	0xe000e010

08001f2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f7ff ff47 	bl	8001dc8 <__NVIC_SetPriorityGrouping>
}
 8001f3a:	bf00      	nop
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}

08001f42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b086      	sub	sp, #24
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	4603      	mov	r3, r0
 8001f4a:	60b9      	str	r1, [r7, #8]
 8001f4c:	607a      	str	r2, [r7, #4]
 8001f4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001f50:	2300      	movs	r3, #0
 8001f52:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f54:	f7ff ff5c 	bl	8001e10 <__NVIC_GetPriorityGrouping>
 8001f58:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	68b9      	ldr	r1, [r7, #8]
 8001f5e:	6978      	ldr	r0, [r7, #20]
 8001f60:	f7ff ff8e 	bl	8001e80 <NVIC_EncodePriority>
 8001f64:	4602      	mov	r2, r0
 8001f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f6a:	4611      	mov	r1, r2
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7ff ff5d 	bl	8001e2c <__NVIC_SetPriority>
}
 8001f72:	bf00      	nop
 8001f74:	3718      	adds	r7, #24
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}

08001f7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f7a:	b580      	push	{r7, lr}
 8001f7c:	b082      	sub	sp, #8
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f7ff ffb0 	bl	8001ee8 <SysTick_Config>
 8001f88:	4603      	mov	r3, r0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3708      	adds	r7, #8
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
	...

08001f94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b087      	sub	sp, #28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fa2:	e166      	b.n	8002272 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	2101      	movs	r1, #1
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f000 8158 	beq.w	800226c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	f003 0303 	and.w	r3, r3, #3
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d005      	beq.n	8001fd4 <HAL_GPIO_Init+0x40>
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f003 0303 	and.w	r3, r3, #3
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d130      	bne.n	8002036 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	005b      	lsls	r3, r3, #1
 8001fde:	2203      	movs	r2, #3
 8001fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe4:	43db      	mvns	r3, r3
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	4013      	ands	r3, r2
 8001fea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	68da      	ldr	r2, [r3, #12]
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	005b      	lsls	r3, r3, #1
 8001ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff8:	693a      	ldr	r2, [r7, #16]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	693a      	ldr	r2, [r7, #16]
 8002002:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800200a:	2201      	movs	r2, #1
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	43db      	mvns	r3, r3
 8002014:	693a      	ldr	r2, [r7, #16]
 8002016:	4013      	ands	r3, r2
 8002018:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	091b      	lsrs	r3, r3, #4
 8002020:	f003 0201 	and.w	r2, r3, #1
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	fa02 f303 	lsl.w	r3, r2, r3
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	4313      	orrs	r3, r2
 800202e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f003 0303 	and.w	r3, r3, #3
 800203e:	2b03      	cmp	r3, #3
 8002040:	d017      	beq.n	8002072 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	2203      	movs	r2, #3
 800204e:	fa02 f303 	lsl.w	r3, r2, r3
 8002052:	43db      	mvns	r3, r3
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	4013      	ands	r3, r2
 8002058:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	689a      	ldr	r2, [r3, #8]
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	fa02 f303 	lsl.w	r3, r2, r3
 8002066:	693a      	ldr	r2, [r7, #16]
 8002068:	4313      	orrs	r3, r2
 800206a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f003 0303 	and.w	r3, r3, #3
 800207a:	2b02      	cmp	r3, #2
 800207c:	d123      	bne.n	80020c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	08da      	lsrs	r2, r3, #3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	3208      	adds	r2, #8
 8002086:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800208a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	f003 0307 	and.w	r3, r3, #7
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	220f      	movs	r2, #15
 8002096:	fa02 f303 	lsl.w	r3, r2, r3
 800209a:	43db      	mvns	r3, r3
 800209c:	693a      	ldr	r2, [r7, #16]
 800209e:	4013      	ands	r3, r2
 80020a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	691a      	ldr	r2, [r3, #16]
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	f003 0307 	and.w	r3, r3, #7
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	fa02 f303 	lsl.w	r3, r2, r3
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	08da      	lsrs	r2, r3, #3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	3208      	adds	r2, #8
 80020c0:	6939      	ldr	r1, [r7, #16]
 80020c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	2203      	movs	r2, #3
 80020d2:	fa02 f303 	lsl.w	r3, r2, r3
 80020d6:	43db      	mvns	r3, r3
 80020d8:	693a      	ldr	r2, [r7, #16]
 80020da:	4013      	ands	r3, r2
 80020dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f003 0203 	and.w	r2, r3, #3
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	005b      	lsls	r3, r3, #1
 80020ea:	fa02 f303 	lsl.w	r3, r2, r3
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002102:	2b00      	cmp	r3, #0
 8002104:	f000 80b2 	beq.w	800226c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002108:	4b61      	ldr	r3, [pc, #388]	; (8002290 <HAL_GPIO_Init+0x2fc>)
 800210a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800210c:	4a60      	ldr	r2, [pc, #384]	; (8002290 <HAL_GPIO_Init+0x2fc>)
 800210e:	f043 0301 	orr.w	r3, r3, #1
 8002112:	6613      	str	r3, [r2, #96]	; 0x60
 8002114:	4b5e      	ldr	r3, [pc, #376]	; (8002290 <HAL_GPIO_Init+0x2fc>)
 8002116:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002118:	f003 0301 	and.w	r3, r3, #1
 800211c:	60bb      	str	r3, [r7, #8]
 800211e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002120:	4a5c      	ldr	r2, [pc, #368]	; (8002294 <HAL_GPIO_Init+0x300>)
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	089b      	lsrs	r3, r3, #2
 8002126:	3302      	adds	r3, #2
 8002128:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800212c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	f003 0303 	and.w	r3, r3, #3
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	220f      	movs	r2, #15
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	43db      	mvns	r3, r3
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	4013      	ands	r3, r2
 8002142:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800214a:	d02b      	beq.n	80021a4 <HAL_GPIO_Init+0x210>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4a52      	ldr	r2, [pc, #328]	; (8002298 <HAL_GPIO_Init+0x304>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d025      	beq.n	80021a0 <HAL_GPIO_Init+0x20c>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4a51      	ldr	r2, [pc, #324]	; (800229c <HAL_GPIO_Init+0x308>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d01f      	beq.n	800219c <HAL_GPIO_Init+0x208>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4a50      	ldr	r2, [pc, #320]	; (80022a0 <HAL_GPIO_Init+0x30c>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d019      	beq.n	8002198 <HAL_GPIO_Init+0x204>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4a4f      	ldr	r2, [pc, #316]	; (80022a4 <HAL_GPIO_Init+0x310>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d013      	beq.n	8002194 <HAL_GPIO_Init+0x200>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	4a4e      	ldr	r2, [pc, #312]	; (80022a8 <HAL_GPIO_Init+0x314>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d00d      	beq.n	8002190 <HAL_GPIO_Init+0x1fc>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	4a4d      	ldr	r2, [pc, #308]	; (80022ac <HAL_GPIO_Init+0x318>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d007      	beq.n	800218c <HAL_GPIO_Init+0x1f8>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	4a4c      	ldr	r2, [pc, #304]	; (80022b0 <HAL_GPIO_Init+0x31c>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d101      	bne.n	8002188 <HAL_GPIO_Init+0x1f4>
 8002184:	2307      	movs	r3, #7
 8002186:	e00e      	b.n	80021a6 <HAL_GPIO_Init+0x212>
 8002188:	2308      	movs	r3, #8
 800218a:	e00c      	b.n	80021a6 <HAL_GPIO_Init+0x212>
 800218c:	2306      	movs	r3, #6
 800218e:	e00a      	b.n	80021a6 <HAL_GPIO_Init+0x212>
 8002190:	2305      	movs	r3, #5
 8002192:	e008      	b.n	80021a6 <HAL_GPIO_Init+0x212>
 8002194:	2304      	movs	r3, #4
 8002196:	e006      	b.n	80021a6 <HAL_GPIO_Init+0x212>
 8002198:	2303      	movs	r3, #3
 800219a:	e004      	b.n	80021a6 <HAL_GPIO_Init+0x212>
 800219c:	2302      	movs	r3, #2
 800219e:	e002      	b.n	80021a6 <HAL_GPIO_Init+0x212>
 80021a0:	2301      	movs	r3, #1
 80021a2:	e000      	b.n	80021a6 <HAL_GPIO_Init+0x212>
 80021a4:	2300      	movs	r3, #0
 80021a6:	697a      	ldr	r2, [r7, #20]
 80021a8:	f002 0203 	and.w	r2, r2, #3
 80021ac:	0092      	lsls	r2, r2, #2
 80021ae:	4093      	lsls	r3, r2
 80021b0:	693a      	ldr	r2, [r7, #16]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80021b6:	4937      	ldr	r1, [pc, #220]	; (8002294 <HAL_GPIO_Init+0x300>)
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	089b      	lsrs	r3, r3, #2
 80021bc:	3302      	adds	r3, #2
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021c4:	4b3b      	ldr	r3, [pc, #236]	; (80022b4 <HAL_GPIO_Init+0x320>)
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	43db      	mvns	r3, r3
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4013      	ands	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d003      	beq.n	80021e8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80021e0:	693a      	ldr	r2, [r7, #16]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80021e8:	4a32      	ldr	r2, [pc, #200]	; (80022b4 <HAL_GPIO_Init+0x320>)
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80021ee:	4b31      	ldr	r3, [pc, #196]	; (80022b4 <HAL_GPIO_Init+0x320>)
 80021f0:	68db      	ldr	r3, [r3, #12]
 80021f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	43db      	mvns	r3, r3
 80021f8:	693a      	ldr	r2, [r7, #16]
 80021fa:	4013      	ands	r3, r2
 80021fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d003      	beq.n	8002212 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800220a:	693a      	ldr	r2, [r7, #16]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	4313      	orrs	r3, r2
 8002210:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002212:	4a28      	ldr	r2, [pc, #160]	; (80022b4 <HAL_GPIO_Init+0x320>)
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002218:	4b26      	ldr	r3, [pc, #152]	; (80022b4 <HAL_GPIO_Init+0x320>)
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	43db      	mvns	r3, r3
 8002222:	693a      	ldr	r2, [r7, #16]
 8002224:	4013      	ands	r3, r2
 8002226:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002230:	2b00      	cmp	r3, #0
 8002232:	d003      	beq.n	800223c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002234:	693a      	ldr	r2, [r7, #16]
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	4313      	orrs	r3, r2
 800223a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800223c:	4a1d      	ldr	r2, [pc, #116]	; (80022b4 <HAL_GPIO_Init+0x320>)
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002242:	4b1c      	ldr	r3, [pc, #112]	; (80022b4 <HAL_GPIO_Init+0x320>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	43db      	mvns	r3, r3
 800224c:	693a      	ldr	r2, [r7, #16]
 800224e:	4013      	ands	r3, r2
 8002250:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d003      	beq.n	8002266 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800225e:	693a      	ldr	r2, [r7, #16]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	4313      	orrs	r3, r2
 8002264:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002266:	4a13      	ldr	r2, [pc, #76]	; (80022b4 <HAL_GPIO_Init+0x320>)
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	3301      	adds	r3, #1
 8002270:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	fa22 f303 	lsr.w	r3, r2, r3
 800227c:	2b00      	cmp	r3, #0
 800227e:	f47f ae91 	bne.w	8001fa4 <HAL_GPIO_Init+0x10>
  }
}
 8002282:	bf00      	nop
 8002284:	bf00      	nop
 8002286:	371c      	adds	r7, #28
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr
 8002290:	40021000 	.word	0x40021000
 8002294:	40010000 	.word	0x40010000
 8002298:	48000400 	.word	0x48000400
 800229c:	48000800 	.word	0x48000800
 80022a0:	48000c00 	.word	0x48000c00
 80022a4:	48001000 	.word	0x48001000
 80022a8:	48001400 	.word	0x48001400
 80022ac:	48001800 	.word	0x48001800
 80022b0:	48001c00 	.word	0x48001c00
 80022b4:	40010400 	.word	0x40010400

080022b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	460b      	mov	r3, r1
 80022c2:	807b      	strh	r3, [r7, #2]
 80022c4:	4613      	mov	r3, r2
 80022c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022c8:	787b      	ldrb	r3, [r7, #1]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d003      	beq.n	80022d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022ce:	887a      	ldrh	r2, [r7, #2]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022d4:	e002      	b.n	80022dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022d6:	887a      	ldrh	r2, [r7, #2]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	629a      	str	r2, [r3, #40]	; 0x28
}
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr

080022e8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80022ec:	4b04      	ldr	r3, [pc, #16]	; (8002300 <HAL_PWREx_GetVoltageRange+0x18>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	40007000 	.word	0x40007000

08002304 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002304:	b480      	push	{r7}
 8002306:	b085      	sub	sp, #20
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002312:	d130      	bne.n	8002376 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002314:	4b23      	ldr	r3, [pc, #140]	; (80023a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800231c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002320:	d038      	beq.n	8002394 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002322:	4b20      	ldr	r3, [pc, #128]	; (80023a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800232a:	4a1e      	ldr	r2, [pc, #120]	; (80023a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800232c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002330:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002332:	4b1d      	ldr	r3, [pc, #116]	; (80023a8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	2232      	movs	r2, #50	; 0x32
 8002338:	fb02 f303 	mul.w	r3, r2, r3
 800233c:	4a1b      	ldr	r2, [pc, #108]	; (80023ac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800233e:	fba2 2303 	umull	r2, r3, r2, r3
 8002342:	0c9b      	lsrs	r3, r3, #18
 8002344:	3301      	adds	r3, #1
 8002346:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002348:	e002      	b.n	8002350 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	3b01      	subs	r3, #1
 800234e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002350:	4b14      	ldr	r3, [pc, #80]	; (80023a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002352:	695b      	ldr	r3, [r3, #20]
 8002354:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002358:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800235c:	d102      	bne.n	8002364 <HAL_PWREx_ControlVoltageScaling+0x60>
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d1f2      	bne.n	800234a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002364:	4b0f      	ldr	r3, [pc, #60]	; (80023a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002366:	695b      	ldr	r3, [r3, #20]
 8002368:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800236c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002370:	d110      	bne.n	8002394 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e00f      	b.n	8002396 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002376:	4b0b      	ldr	r3, [pc, #44]	; (80023a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800237e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002382:	d007      	beq.n	8002394 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002384:	4b07      	ldr	r3, [pc, #28]	; (80023a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800238c:	4a05      	ldr	r2, [pc, #20]	; (80023a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800238e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002392:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	3714      	adds	r7, #20
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	40007000 	.word	0x40007000
 80023a8:	20000000 	.word	0x20000000
 80023ac:	431bde83 	.word	0x431bde83

080023b0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80023b4:	4b05      	ldr	r3, [pc, #20]	; (80023cc <HAL_PWREx_EnableVddIO2+0x1c>)
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	4a04      	ldr	r2, [pc, #16]	; (80023cc <HAL_PWREx_EnableVddIO2+0x1c>)
 80023ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023be:	6053      	str	r3, [r2, #4]
}
 80023c0:	bf00      	nop
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	40007000 	.word	0x40007000

080023d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b088      	sub	sp, #32
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d102      	bne.n	80023e4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	f000 bc08 	b.w	8002bf4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023e4:	4b96      	ldr	r3, [pc, #600]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f003 030c 	and.w	r3, r3, #12
 80023ec:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023ee:	4b94      	ldr	r3, [pc, #592]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	f003 0303 	and.w	r3, r3, #3
 80023f6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f003 0310 	and.w	r3, r3, #16
 8002400:	2b00      	cmp	r3, #0
 8002402:	f000 80e4 	beq.w	80025ce <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d007      	beq.n	800241c <HAL_RCC_OscConfig+0x4c>
 800240c:	69bb      	ldr	r3, [r7, #24]
 800240e:	2b0c      	cmp	r3, #12
 8002410:	f040 808b 	bne.w	800252a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	2b01      	cmp	r3, #1
 8002418:	f040 8087 	bne.w	800252a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800241c:	4b88      	ldr	r3, [pc, #544]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0302 	and.w	r3, r3, #2
 8002424:	2b00      	cmp	r3, #0
 8002426:	d005      	beq.n	8002434 <HAL_RCC_OscConfig+0x64>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d101      	bne.n	8002434 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e3df      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a1a      	ldr	r2, [r3, #32]
 8002438:	4b81      	ldr	r3, [pc, #516]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0308 	and.w	r3, r3, #8
 8002440:	2b00      	cmp	r3, #0
 8002442:	d004      	beq.n	800244e <HAL_RCC_OscConfig+0x7e>
 8002444:	4b7e      	ldr	r3, [pc, #504]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800244c:	e005      	b.n	800245a <HAL_RCC_OscConfig+0x8a>
 800244e:	4b7c      	ldr	r3, [pc, #496]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002450:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002454:	091b      	lsrs	r3, r3, #4
 8002456:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800245a:	4293      	cmp	r3, r2
 800245c:	d223      	bcs.n	80024a6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a1b      	ldr	r3, [r3, #32]
 8002462:	4618      	mov	r0, r3
 8002464:	f000 fd92 	bl	8002f8c <RCC_SetFlashLatencyFromMSIRange>
 8002468:	4603      	mov	r3, r0
 800246a:	2b00      	cmp	r3, #0
 800246c:	d001      	beq.n	8002472 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e3c0      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002472:	4b73      	ldr	r3, [pc, #460]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a72      	ldr	r2, [pc, #456]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002478:	f043 0308 	orr.w	r3, r3, #8
 800247c:	6013      	str	r3, [r2, #0]
 800247e:	4b70      	ldr	r3, [pc, #448]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a1b      	ldr	r3, [r3, #32]
 800248a:	496d      	ldr	r1, [pc, #436]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 800248c:	4313      	orrs	r3, r2
 800248e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002490:	4b6b      	ldr	r3, [pc, #428]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	69db      	ldr	r3, [r3, #28]
 800249c:	021b      	lsls	r3, r3, #8
 800249e:	4968      	ldr	r1, [pc, #416]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 80024a0:	4313      	orrs	r3, r2
 80024a2:	604b      	str	r3, [r1, #4]
 80024a4:	e025      	b.n	80024f2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024a6:	4b66      	ldr	r3, [pc, #408]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a65      	ldr	r2, [pc, #404]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 80024ac:	f043 0308 	orr.w	r3, r3, #8
 80024b0:	6013      	str	r3, [r2, #0]
 80024b2:	4b63      	ldr	r3, [pc, #396]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6a1b      	ldr	r3, [r3, #32]
 80024be:	4960      	ldr	r1, [pc, #384]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 80024c0:	4313      	orrs	r3, r2
 80024c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024c4:	4b5e      	ldr	r3, [pc, #376]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	69db      	ldr	r3, [r3, #28]
 80024d0:	021b      	lsls	r3, r3, #8
 80024d2:	495b      	ldr	r1, [pc, #364]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 80024d4:	4313      	orrs	r3, r2
 80024d6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d109      	bne.n	80024f2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6a1b      	ldr	r3, [r3, #32]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f000 fd52 	bl	8002f8c <RCC_SetFlashLatencyFromMSIRange>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e380      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024f2:	f000 fc87 	bl	8002e04 <HAL_RCC_GetSysClockFreq>
 80024f6:	4602      	mov	r2, r0
 80024f8:	4b51      	ldr	r3, [pc, #324]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	091b      	lsrs	r3, r3, #4
 80024fe:	f003 030f 	and.w	r3, r3, #15
 8002502:	4950      	ldr	r1, [pc, #320]	; (8002644 <HAL_RCC_OscConfig+0x274>)
 8002504:	5ccb      	ldrb	r3, [r1, r3]
 8002506:	f003 031f 	and.w	r3, r3, #31
 800250a:	fa22 f303 	lsr.w	r3, r2, r3
 800250e:	4a4e      	ldr	r2, [pc, #312]	; (8002648 <HAL_RCC_OscConfig+0x278>)
 8002510:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002512:	4b4e      	ldr	r3, [pc, #312]	; (800264c <HAL_RCC_OscConfig+0x27c>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff fbd6 	bl	8001cc8 <HAL_InitTick>
 800251c:	4603      	mov	r3, r0
 800251e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002520:	7bfb      	ldrb	r3, [r7, #15]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d052      	beq.n	80025cc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002526:	7bfb      	ldrb	r3, [r7, #15]
 8002528:	e364      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	699b      	ldr	r3, [r3, #24]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d032      	beq.n	8002598 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002532:	4b43      	ldr	r3, [pc, #268]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a42      	ldr	r2, [pc, #264]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002538:	f043 0301 	orr.w	r3, r3, #1
 800253c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800253e:	f7ff fc13 	bl	8001d68 <HAL_GetTick>
 8002542:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002544:	e008      	b.n	8002558 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002546:	f7ff fc0f 	bl	8001d68 <HAL_GetTick>
 800254a:	4602      	mov	r2, r0
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	2b02      	cmp	r3, #2
 8002552:	d901      	bls.n	8002558 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	e34d      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002558:	4b39      	ldr	r3, [pc, #228]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0302 	and.w	r3, r3, #2
 8002560:	2b00      	cmp	r3, #0
 8002562:	d0f0      	beq.n	8002546 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002564:	4b36      	ldr	r3, [pc, #216]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a35      	ldr	r2, [pc, #212]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 800256a:	f043 0308 	orr.w	r3, r3, #8
 800256e:	6013      	str	r3, [r2, #0]
 8002570:	4b33      	ldr	r3, [pc, #204]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6a1b      	ldr	r3, [r3, #32]
 800257c:	4930      	ldr	r1, [pc, #192]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 800257e:	4313      	orrs	r3, r2
 8002580:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002582:	4b2f      	ldr	r3, [pc, #188]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	69db      	ldr	r3, [r3, #28]
 800258e:	021b      	lsls	r3, r3, #8
 8002590:	492b      	ldr	r1, [pc, #172]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002592:	4313      	orrs	r3, r2
 8002594:	604b      	str	r3, [r1, #4]
 8002596:	e01a      	b.n	80025ce <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002598:	4b29      	ldr	r3, [pc, #164]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a28      	ldr	r2, [pc, #160]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 800259e:	f023 0301 	bic.w	r3, r3, #1
 80025a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80025a4:	f7ff fbe0 	bl	8001d68 <HAL_GetTick>
 80025a8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80025aa:	e008      	b.n	80025be <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80025ac:	f7ff fbdc 	bl	8001d68 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	2b02      	cmp	r3, #2
 80025b8:	d901      	bls.n	80025be <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	e31a      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80025be:	4b20      	ldr	r3, [pc, #128]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0302 	and.w	r3, r3, #2
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d1f0      	bne.n	80025ac <HAL_RCC_OscConfig+0x1dc>
 80025ca:	e000      	b.n	80025ce <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80025cc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f003 0301 	and.w	r3, r3, #1
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d073      	beq.n	80026c2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	2b08      	cmp	r3, #8
 80025de:	d005      	beq.n	80025ec <HAL_RCC_OscConfig+0x21c>
 80025e0:	69bb      	ldr	r3, [r7, #24]
 80025e2:	2b0c      	cmp	r3, #12
 80025e4:	d10e      	bne.n	8002604 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	2b03      	cmp	r3, #3
 80025ea:	d10b      	bne.n	8002604 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ec:	4b14      	ldr	r3, [pc, #80]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d063      	beq.n	80026c0 <HAL_RCC_OscConfig+0x2f0>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d15f      	bne.n	80026c0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e2f7      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800260c:	d106      	bne.n	800261c <HAL_RCC_OscConfig+0x24c>
 800260e:	4b0c      	ldr	r3, [pc, #48]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a0b      	ldr	r2, [pc, #44]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002614:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002618:	6013      	str	r3, [r2, #0]
 800261a:	e025      	b.n	8002668 <HAL_RCC_OscConfig+0x298>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002624:	d114      	bne.n	8002650 <HAL_RCC_OscConfig+0x280>
 8002626:	4b06      	ldr	r3, [pc, #24]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a05      	ldr	r2, [pc, #20]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 800262c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002630:	6013      	str	r3, [r2, #0]
 8002632:	4b03      	ldr	r3, [pc, #12]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a02      	ldr	r2, [pc, #8]	; (8002640 <HAL_RCC_OscConfig+0x270>)
 8002638:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800263c:	6013      	str	r3, [r2, #0]
 800263e:	e013      	b.n	8002668 <HAL_RCC_OscConfig+0x298>
 8002640:	40021000 	.word	0x40021000
 8002644:	08008fb8 	.word	0x08008fb8
 8002648:	20000000 	.word	0x20000000
 800264c:	20000008 	.word	0x20000008
 8002650:	4ba0      	ldr	r3, [pc, #640]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a9f      	ldr	r2, [pc, #636]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 8002656:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800265a:	6013      	str	r3, [r2, #0]
 800265c:	4b9d      	ldr	r3, [pc, #628]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a9c      	ldr	r2, [pc, #624]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 8002662:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002666:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d013      	beq.n	8002698 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002670:	f7ff fb7a 	bl	8001d68 <HAL_GetTick>
 8002674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002676:	e008      	b.n	800268a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002678:	f7ff fb76 	bl	8001d68 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b64      	cmp	r3, #100	; 0x64
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e2b4      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800268a:	4b92      	ldr	r3, [pc, #584]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d0f0      	beq.n	8002678 <HAL_RCC_OscConfig+0x2a8>
 8002696:	e014      	b.n	80026c2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002698:	f7ff fb66 	bl	8001d68 <HAL_GetTick>
 800269c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026a0:	f7ff fb62 	bl	8001d68 <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b64      	cmp	r3, #100	; 0x64
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e2a0      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026b2:	4b88      	ldr	r3, [pc, #544]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d1f0      	bne.n	80026a0 <HAL_RCC_OscConfig+0x2d0>
 80026be:	e000      	b.n	80026c2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0302 	and.w	r3, r3, #2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d060      	beq.n	8002790 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	2b04      	cmp	r3, #4
 80026d2:	d005      	beq.n	80026e0 <HAL_RCC_OscConfig+0x310>
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	2b0c      	cmp	r3, #12
 80026d8:	d119      	bne.n	800270e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d116      	bne.n	800270e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026e0:	4b7c      	ldr	r3, [pc, #496]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d005      	beq.n	80026f8 <HAL_RCC_OscConfig+0x328>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d101      	bne.n	80026f8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e27d      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026f8:	4b76      	ldr	r3, [pc, #472]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	691b      	ldr	r3, [r3, #16]
 8002704:	061b      	lsls	r3, r3, #24
 8002706:	4973      	ldr	r1, [pc, #460]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 8002708:	4313      	orrs	r3, r2
 800270a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800270c:	e040      	b.n	8002790 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d023      	beq.n	800275e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002716:	4b6f      	ldr	r3, [pc, #444]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a6e      	ldr	r2, [pc, #440]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 800271c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002720:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002722:	f7ff fb21 	bl	8001d68 <HAL_GetTick>
 8002726:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002728:	e008      	b.n	800273c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800272a:	f7ff fb1d 	bl	8001d68 <HAL_GetTick>
 800272e:	4602      	mov	r2, r0
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	2b02      	cmp	r3, #2
 8002736:	d901      	bls.n	800273c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002738:	2303      	movs	r3, #3
 800273a:	e25b      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800273c:	4b65      	ldr	r3, [pc, #404]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002744:	2b00      	cmp	r3, #0
 8002746:	d0f0      	beq.n	800272a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002748:	4b62      	ldr	r3, [pc, #392]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	691b      	ldr	r3, [r3, #16]
 8002754:	061b      	lsls	r3, r3, #24
 8002756:	495f      	ldr	r1, [pc, #380]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 8002758:	4313      	orrs	r3, r2
 800275a:	604b      	str	r3, [r1, #4]
 800275c:	e018      	b.n	8002790 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800275e:	4b5d      	ldr	r3, [pc, #372]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a5c      	ldr	r2, [pc, #368]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 8002764:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002768:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800276a:	f7ff fafd 	bl	8001d68 <HAL_GetTick>
 800276e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002770:	e008      	b.n	8002784 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002772:	f7ff faf9 	bl	8001d68 <HAL_GetTick>
 8002776:	4602      	mov	r2, r0
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	2b02      	cmp	r3, #2
 800277e:	d901      	bls.n	8002784 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002780:	2303      	movs	r3, #3
 8002782:	e237      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002784:	4b53      	ldr	r3, [pc, #332]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800278c:	2b00      	cmp	r3, #0
 800278e:	d1f0      	bne.n	8002772 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0308 	and.w	r3, r3, #8
 8002798:	2b00      	cmp	r3, #0
 800279a:	d03c      	beq.n	8002816 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	695b      	ldr	r3, [r3, #20]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d01c      	beq.n	80027de <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027a4:	4b4b      	ldr	r3, [pc, #300]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 80027a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027aa:	4a4a      	ldr	r2, [pc, #296]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 80027ac:	f043 0301 	orr.w	r3, r3, #1
 80027b0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b4:	f7ff fad8 	bl	8001d68 <HAL_GetTick>
 80027b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027ba:	e008      	b.n	80027ce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027bc:	f7ff fad4 	bl	8001d68 <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	2b02      	cmp	r3, #2
 80027c8:	d901      	bls.n	80027ce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e212      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80027ce:	4b41      	ldr	r3, [pc, #260]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 80027d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027d4:	f003 0302 	and.w	r3, r3, #2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d0ef      	beq.n	80027bc <HAL_RCC_OscConfig+0x3ec>
 80027dc:	e01b      	b.n	8002816 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027de:	4b3d      	ldr	r3, [pc, #244]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 80027e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027e4:	4a3b      	ldr	r2, [pc, #236]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 80027e6:	f023 0301 	bic.w	r3, r3, #1
 80027ea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ee:	f7ff fabb 	bl	8001d68 <HAL_GetTick>
 80027f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80027f4:	e008      	b.n	8002808 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027f6:	f7ff fab7 	bl	8001d68 <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	2b02      	cmp	r3, #2
 8002802:	d901      	bls.n	8002808 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e1f5      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002808:	4b32      	ldr	r3, [pc, #200]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 800280a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d1ef      	bne.n	80027f6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0304 	and.w	r3, r3, #4
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 80a6 	beq.w	8002970 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002824:	2300      	movs	r3, #0
 8002826:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002828:	4b2a      	ldr	r3, [pc, #168]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 800282a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800282c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d10d      	bne.n	8002850 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002834:	4b27      	ldr	r3, [pc, #156]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 8002836:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002838:	4a26      	ldr	r2, [pc, #152]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 800283a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800283e:	6593      	str	r3, [r2, #88]	; 0x58
 8002840:	4b24      	ldr	r3, [pc, #144]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 8002842:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002844:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002848:	60bb      	str	r3, [r7, #8]
 800284a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800284c:	2301      	movs	r3, #1
 800284e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002850:	4b21      	ldr	r3, [pc, #132]	; (80028d8 <HAL_RCC_OscConfig+0x508>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002858:	2b00      	cmp	r3, #0
 800285a:	d118      	bne.n	800288e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800285c:	4b1e      	ldr	r3, [pc, #120]	; (80028d8 <HAL_RCC_OscConfig+0x508>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a1d      	ldr	r2, [pc, #116]	; (80028d8 <HAL_RCC_OscConfig+0x508>)
 8002862:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002866:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002868:	f7ff fa7e 	bl	8001d68 <HAL_GetTick>
 800286c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002870:	f7ff fa7a 	bl	8001d68 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b02      	cmp	r3, #2
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e1b8      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002882:	4b15      	ldr	r3, [pc, #84]	; (80028d8 <HAL_RCC_OscConfig+0x508>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800288a:	2b00      	cmp	r3, #0
 800288c:	d0f0      	beq.n	8002870 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d108      	bne.n	80028a8 <HAL_RCC_OscConfig+0x4d8>
 8002896:	4b0f      	ldr	r3, [pc, #60]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 8002898:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800289c:	4a0d      	ldr	r2, [pc, #52]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 800289e:	f043 0301 	orr.w	r3, r3, #1
 80028a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028a6:	e029      	b.n	80028fc <HAL_RCC_OscConfig+0x52c>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	2b05      	cmp	r3, #5
 80028ae:	d115      	bne.n	80028dc <HAL_RCC_OscConfig+0x50c>
 80028b0:	4b08      	ldr	r3, [pc, #32]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 80028b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028b6:	4a07      	ldr	r2, [pc, #28]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 80028b8:	f043 0304 	orr.w	r3, r3, #4
 80028bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028c0:	4b04      	ldr	r3, [pc, #16]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 80028c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028c6:	4a03      	ldr	r2, [pc, #12]	; (80028d4 <HAL_RCC_OscConfig+0x504>)
 80028c8:	f043 0301 	orr.w	r3, r3, #1
 80028cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028d0:	e014      	b.n	80028fc <HAL_RCC_OscConfig+0x52c>
 80028d2:	bf00      	nop
 80028d4:	40021000 	.word	0x40021000
 80028d8:	40007000 	.word	0x40007000
 80028dc:	4b9d      	ldr	r3, [pc, #628]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 80028de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028e2:	4a9c      	ldr	r2, [pc, #624]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 80028e4:	f023 0301 	bic.w	r3, r3, #1
 80028e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80028ec:	4b99      	ldr	r3, [pc, #612]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 80028ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028f2:	4a98      	ldr	r2, [pc, #608]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 80028f4:	f023 0304 	bic.w	r3, r3, #4
 80028f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d016      	beq.n	8002932 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002904:	f7ff fa30 	bl	8001d68 <HAL_GetTick>
 8002908:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800290a:	e00a      	b.n	8002922 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800290c:	f7ff fa2c 	bl	8001d68 <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	f241 3288 	movw	r2, #5000	; 0x1388
 800291a:	4293      	cmp	r3, r2
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e168      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002922:	4b8c      	ldr	r3, [pc, #560]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002924:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002928:	f003 0302 	and.w	r3, r3, #2
 800292c:	2b00      	cmp	r3, #0
 800292e:	d0ed      	beq.n	800290c <HAL_RCC_OscConfig+0x53c>
 8002930:	e015      	b.n	800295e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002932:	f7ff fa19 	bl	8001d68 <HAL_GetTick>
 8002936:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002938:	e00a      	b.n	8002950 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800293a:	f7ff fa15 	bl	8001d68 <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	f241 3288 	movw	r2, #5000	; 0x1388
 8002948:	4293      	cmp	r3, r2
 800294a:	d901      	bls.n	8002950 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e151      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002950:	4b80      	ldr	r3, [pc, #512]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002952:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d1ed      	bne.n	800293a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800295e:	7ffb      	ldrb	r3, [r7, #31]
 8002960:	2b01      	cmp	r3, #1
 8002962:	d105      	bne.n	8002970 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002964:	4b7b      	ldr	r3, [pc, #492]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002966:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002968:	4a7a      	ldr	r2, [pc, #488]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 800296a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800296e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0320 	and.w	r3, r3, #32
 8002978:	2b00      	cmp	r3, #0
 800297a:	d03c      	beq.n	80029f6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002980:	2b00      	cmp	r3, #0
 8002982:	d01c      	beq.n	80029be <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002984:	4b73      	ldr	r3, [pc, #460]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002986:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800298a:	4a72      	ldr	r2, [pc, #456]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 800298c:	f043 0301 	orr.w	r3, r3, #1
 8002990:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002994:	f7ff f9e8 	bl	8001d68 <HAL_GetTick>
 8002998:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800299a:	e008      	b.n	80029ae <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800299c:	f7ff f9e4 	bl	8001d68 <HAL_GetTick>
 80029a0:	4602      	mov	r2, r0
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e122      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80029ae:	4b69      	ldr	r3, [pc, #420]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 80029b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d0ef      	beq.n	800299c <HAL_RCC_OscConfig+0x5cc>
 80029bc:	e01b      	b.n	80029f6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80029be:	4b65      	ldr	r3, [pc, #404]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 80029c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029c4:	4a63      	ldr	r2, [pc, #396]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 80029c6:	f023 0301 	bic.w	r3, r3, #1
 80029ca:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029ce:	f7ff f9cb 	bl	8001d68 <HAL_GetTick>
 80029d2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80029d4:	e008      	b.n	80029e8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029d6:	f7ff f9c7 	bl	8001d68 <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d901      	bls.n	80029e8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e105      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80029e8:	4b5a      	ldr	r3, [pc, #360]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 80029ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80029ee:	f003 0302 	and.w	r3, r3, #2
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d1ef      	bne.n	80029d6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	f000 80f9 	beq.w	8002bf2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a04:	2b02      	cmp	r3, #2
 8002a06:	f040 80cf 	bne.w	8002ba8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002a0a:	4b52      	ldr	r3, [pc, #328]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	f003 0203 	and.w	r2, r3, #3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d12c      	bne.n	8002a78 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a28:	3b01      	subs	r3, #1
 8002a2a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d123      	bne.n	8002a78 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a3a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d11b      	bne.n	8002a78 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a4a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d113      	bne.n	8002a78 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a5a:	085b      	lsrs	r3, r3, #1
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002a60:	429a      	cmp	r2, r3
 8002a62:	d109      	bne.n	8002a78 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6e:	085b      	lsrs	r3, r3, #1
 8002a70:	3b01      	subs	r3, #1
 8002a72:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d071      	beq.n	8002b5c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a78:	69bb      	ldr	r3, [r7, #24]
 8002a7a:	2b0c      	cmp	r3, #12
 8002a7c:	d068      	beq.n	8002b50 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002a7e:	4b35      	ldr	r3, [pc, #212]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d105      	bne.n	8002a96 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002a8a:	4b32      	ldr	r3, [pc, #200]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e0ac      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002a9a:	4b2e      	ldr	r3, [pc, #184]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a2d      	ldr	r2, [pc, #180]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002aa0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002aa4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002aa6:	f7ff f95f 	bl	8001d68 <HAL_GetTick>
 8002aaa:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002aac:	e008      	b.n	8002ac0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aae:	f7ff f95b 	bl	8001d68 <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d901      	bls.n	8002ac0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	e099      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ac0:	4b24      	ldr	r3, [pc, #144]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d1f0      	bne.n	8002aae <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002acc:	4b21      	ldr	r3, [pc, #132]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	4b21      	ldr	r3, [pc, #132]	; (8002b58 <HAL_RCC_OscConfig+0x788>)
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002ad8:	687a      	ldr	r2, [r7, #4]
 8002ada:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002adc:	3a01      	subs	r2, #1
 8002ade:	0112      	lsls	r2, r2, #4
 8002ae0:	4311      	orrs	r1, r2
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002ae6:	0212      	lsls	r2, r2, #8
 8002ae8:	4311      	orrs	r1, r2
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002aee:	0852      	lsrs	r2, r2, #1
 8002af0:	3a01      	subs	r2, #1
 8002af2:	0552      	lsls	r2, r2, #21
 8002af4:	4311      	orrs	r1, r2
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002afa:	0852      	lsrs	r2, r2, #1
 8002afc:	3a01      	subs	r2, #1
 8002afe:	0652      	lsls	r2, r2, #25
 8002b00:	4311      	orrs	r1, r2
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002b06:	06d2      	lsls	r2, r2, #27
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	4912      	ldr	r1, [pc, #72]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002b10:	4b10      	ldr	r3, [pc, #64]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a0f      	ldr	r2, [pc, #60]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002b16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b1a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b1c:	4b0d      	ldr	r3, [pc, #52]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002b1e:	68db      	ldr	r3, [r3, #12]
 8002b20:	4a0c      	ldr	r2, [pc, #48]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002b22:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b26:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002b28:	f7ff f91e 	bl	8001d68 <HAL_GetTick>
 8002b2c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b2e:	e008      	b.n	8002b42 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b30:	f7ff f91a 	bl	8001d68 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e058      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b42:	4b04      	ldr	r3, [pc, #16]	; (8002b54 <HAL_RCC_OscConfig+0x784>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d0f0      	beq.n	8002b30 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b4e:	e050      	b.n	8002bf2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e04f      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
 8002b54:	40021000 	.word	0x40021000
 8002b58:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b5c:	4b27      	ldr	r3, [pc, #156]	; (8002bfc <HAL_RCC_OscConfig+0x82c>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d144      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002b68:	4b24      	ldr	r3, [pc, #144]	; (8002bfc <HAL_RCC_OscConfig+0x82c>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a23      	ldr	r2, [pc, #140]	; (8002bfc <HAL_RCC_OscConfig+0x82c>)
 8002b6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b72:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b74:	4b21      	ldr	r3, [pc, #132]	; (8002bfc <HAL_RCC_OscConfig+0x82c>)
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	4a20      	ldr	r2, [pc, #128]	; (8002bfc <HAL_RCC_OscConfig+0x82c>)
 8002b7a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b7e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002b80:	f7ff f8f2 	bl	8001d68 <HAL_GetTick>
 8002b84:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b86:	e008      	b.n	8002b9a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b88:	f7ff f8ee 	bl	8001d68 <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b02      	cmp	r3, #2
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e02c      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b9a:	4b18      	ldr	r3, [pc, #96]	; (8002bfc <HAL_RCC_OscConfig+0x82c>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d0f0      	beq.n	8002b88 <HAL_RCC_OscConfig+0x7b8>
 8002ba6:	e024      	b.n	8002bf2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	2b0c      	cmp	r3, #12
 8002bac:	d01f      	beq.n	8002bee <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bae:	4b13      	ldr	r3, [pc, #76]	; (8002bfc <HAL_RCC_OscConfig+0x82c>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a12      	ldr	r2, [pc, #72]	; (8002bfc <HAL_RCC_OscConfig+0x82c>)
 8002bb4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bba:	f7ff f8d5 	bl	8001d68 <HAL_GetTick>
 8002bbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bc0:	e008      	b.n	8002bd4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc2:	f7ff f8d1 	bl	8001d68 <HAL_GetTick>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d901      	bls.n	8002bd4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e00f      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bd4:	4b09      	ldr	r3, [pc, #36]	; (8002bfc <HAL_RCC_OscConfig+0x82c>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1f0      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002be0:	4b06      	ldr	r3, [pc, #24]	; (8002bfc <HAL_RCC_OscConfig+0x82c>)
 8002be2:	68da      	ldr	r2, [r3, #12]
 8002be4:	4905      	ldr	r1, [pc, #20]	; (8002bfc <HAL_RCC_OscConfig+0x82c>)
 8002be6:	4b06      	ldr	r3, [pc, #24]	; (8002c00 <HAL_RCC_OscConfig+0x830>)
 8002be8:	4013      	ands	r3, r2
 8002bea:	60cb      	str	r3, [r1, #12]
 8002bec:	e001      	b.n	8002bf2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e000      	b.n	8002bf4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002bf2:	2300      	movs	r3, #0
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3720      	adds	r7, #32
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	40021000 	.word	0x40021000
 8002c00:	feeefffc 	.word	0xfeeefffc

08002c04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d101      	bne.n	8002c18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e0e7      	b.n	8002de8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c18:	4b75      	ldr	r3, [pc, #468]	; (8002df0 <HAL_RCC_ClockConfig+0x1ec>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0307 	and.w	r3, r3, #7
 8002c20:	683a      	ldr	r2, [r7, #0]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d910      	bls.n	8002c48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c26:	4b72      	ldr	r3, [pc, #456]	; (8002df0 <HAL_RCC_ClockConfig+0x1ec>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f023 0207 	bic.w	r2, r3, #7
 8002c2e:	4970      	ldr	r1, [pc, #448]	; (8002df0 <HAL_RCC_ClockConfig+0x1ec>)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c36:	4b6e      	ldr	r3, [pc, #440]	; (8002df0 <HAL_RCC_ClockConfig+0x1ec>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0307 	and.w	r3, r3, #7
 8002c3e:	683a      	ldr	r2, [r7, #0]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d001      	beq.n	8002c48 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e0cf      	b.n	8002de8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0302 	and.w	r3, r3, #2
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d010      	beq.n	8002c76 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	689a      	ldr	r2, [r3, #8]
 8002c58:	4b66      	ldr	r3, [pc, #408]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d908      	bls.n	8002c76 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c64:	4b63      	ldr	r3, [pc, #396]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	4960      	ldr	r1, [pc, #384]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002c72:	4313      	orrs	r3, r2
 8002c74:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 0301 	and.w	r3, r3, #1
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d04c      	beq.n	8002d1c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	2b03      	cmp	r3, #3
 8002c88:	d107      	bne.n	8002c9a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c8a:	4b5a      	ldr	r3, [pc, #360]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d121      	bne.n	8002cda <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e0a6      	b.n	8002de8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d107      	bne.n	8002cb2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ca2:	4b54      	ldr	r3, [pc, #336]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d115      	bne.n	8002cda <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e09a      	b.n	8002de8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d107      	bne.n	8002cca <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cba:	4b4e      	ldr	r3, [pc, #312]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 0302 	and.w	r3, r3, #2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d109      	bne.n	8002cda <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e08e      	b.n	8002de8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cca:	4b4a      	ldr	r3, [pc, #296]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e086      	b.n	8002de8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002cda:	4b46      	ldr	r3, [pc, #280]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	f023 0203 	bic.w	r2, r3, #3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	4943      	ldr	r1, [pc, #268]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cec:	f7ff f83c 	bl	8001d68 <HAL_GetTick>
 8002cf0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cf2:	e00a      	b.n	8002d0a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cf4:	f7ff f838 	bl	8001d68 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e06e      	b.n	8002de8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d0a:	4b3a      	ldr	r3, [pc, #232]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f003 020c 	and.w	r2, r3, #12
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d1eb      	bne.n	8002cf4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0302 	and.w	r3, r3, #2
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d010      	beq.n	8002d4a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689a      	ldr	r2, [r3, #8]
 8002d2c:	4b31      	ldr	r3, [pc, #196]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d208      	bcs.n	8002d4a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d38:	4b2e      	ldr	r3, [pc, #184]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	492b      	ldr	r1, [pc, #172]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002d46:	4313      	orrs	r3, r2
 8002d48:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d4a:	4b29      	ldr	r3, [pc, #164]	; (8002df0 <HAL_RCC_ClockConfig+0x1ec>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0307 	and.w	r3, r3, #7
 8002d52:	683a      	ldr	r2, [r7, #0]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d210      	bcs.n	8002d7a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d58:	4b25      	ldr	r3, [pc, #148]	; (8002df0 <HAL_RCC_ClockConfig+0x1ec>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f023 0207 	bic.w	r2, r3, #7
 8002d60:	4923      	ldr	r1, [pc, #140]	; (8002df0 <HAL_RCC_ClockConfig+0x1ec>)
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d68:	4b21      	ldr	r3, [pc, #132]	; (8002df0 <HAL_RCC_ClockConfig+0x1ec>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0307 	and.w	r3, r3, #7
 8002d70:	683a      	ldr	r2, [r7, #0]
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d001      	beq.n	8002d7a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e036      	b.n	8002de8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0304 	and.w	r3, r3, #4
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d008      	beq.n	8002d98 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d86:	4b1b      	ldr	r3, [pc, #108]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	4918      	ldr	r1, [pc, #96]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002d94:	4313      	orrs	r3, r2
 8002d96:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0308 	and.w	r3, r3, #8
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d009      	beq.n	8002db8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002da4:	4b13      	ldr	r3, [pc, #76]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	691b      	ldr	r3, [r3, #16]
 8002db0:	00db      	lsls	r3, r3, #3
 8002db2:	4910      	ldr	r1, [pc, #64]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002db4:	4313      	orrs	r3, r2
 8002db6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002db8:	f000 f824 	bl	8002e04 <HAL_RCC_GetSysClockFreq>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	4b0d      	ldr	r3, [pc, #52]	; (8002df4 <HAL_RCC_ClockConfig+0x1f0>)
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	091b      	lsrs	r3, r3, #4
 8002dc4:	f003 030f 	and.w	r3, r3, #15
 8002dc8:	490b      	ldr	r1, [pc, #44]	; (8002df8 <HAL_RCC_ClockConfig+0x1f4>)
 8002dca:	5ccb      	ldrb	r3, [r1, r3]
 8002dcc:	f003 031f 	and.w	r3, r3, #31
 8002dd0:	fa22 f303 	lsr.w	r3, r2, r3
 8002dd4:	4a09      	ldr	r2, [pc, #36]	; (8002dfc <HAL_RCC_ClockConfig+0x1f8>)
 8002dd6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002dd8:	4b09      	ldr	r3, [pc, #36]	; (8002e00 <HAL_RCC_ClockConfig+0x1fc>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7fe ff73 	bl	8001cc8 <HAL_InitTick>
 8002de2:	4603      	mov	r3, r0
 8002de4:	72fb      	strb	r3, [r7, #11]

  return status;
 8002de6:	7afb      	ldrb	r3, [r7, #11]
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3710      	adds	r7, #16
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	40022000 	.word	0x40022000
 8002df4:	40021000 	.word	0x40021000
 8002df8:	08008fb8 	.word	0x08008fb8
 8002dfc:	20000000 	.word	0x20000000
 8002e00:	20000008 	.word	0x20000008

08002e04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b089      	sub	sp, #36	; 0x24
 8002e08:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	61fb      	str	r3, [r7, #28]
 8002e0e:	2300      	movs	r3, #0
 8002e10:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e12:	4b3e      	ldr	r3, [pc, #248]	; (8002f0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	f003 030c 	and.w	r3, r3, #12
 8002e1a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e1c:	4b3b      	ldr	r3, [pc, #236]	; (8002f0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	f003 0303 	and.w	r3, r3, #3
 8002e24:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d005      	beq.n	8002e38 <HAL_RCC_GetSysClockFreq+0x34>
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	2b0c      	cmp	r3, #12
 8002e30:	d121      	bne.n	8002e76 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d11e      	bne.n	8002e76 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002e38:	4b34      	ldr	r3, [pc, #208]	; (8002f0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 0308 	and.w	r3, r3, #8
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d107      	bne.n	8002e54 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002e44:	4b31      	ldr	r3, [pc, #196]	; (8002f0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002e46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e4a:	0a1b      	lsrs	r3, r3, #8
 8002e4c:	f003 030f 	and.w	r3, r3, #15
 8002e50:	61fb      	str	r3, [r7, #28]
 8002e52:	e005      	b.n	8002e60 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002e54:	4b2d      	ldr	r3, [pc, #180]	; (8002f0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	091b      	lsrs	r3, r3, #4
 8002e5a:	f003 030f 	and.w	r3, r3, #15
 8002e5e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002e60:	4a2b      	ldr	r2, [pc, #172]	; (8002f10 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e68:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d10d      	bne.n	8002e8c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e74:	e00a      	b.n	8002e8c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	2b04      	cmp	r3, #4
 8002e7a:	d102      	bne.n	8002e82 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002e7c:	4b25      	ldr	r3, [pc, #148]	; (8002f14 <HAL_RCC_GetSysClockFreq+0x110>)
 8002e7e:	61bb      	str	r3, [r7, #24]
 8002e80:	e004      	b.n	8002e8c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	2b08      	cmp	r3, #8
 8002e86:	d101      	bne.n	8002e8c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e88:	4b23      	ldr	r3, [pc, #140]	; (8002f18 <HAL_RCC_GetSysClockFreq+0x114>)
 8002e8a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	2b0c      	cmp	r3, #12
 8002e90:	d134      	bne.n	8002efc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e92:	4b1e      	ldr	r3, [pc, #120]	; (8002f0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	f003 0303 	and.w	r3, r3, #3
 8002e9a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d003      	beq.n	8002eaa <HAL_RCC_GetSysClockFreq+0xa6>
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	2b03      	cmp	r3, #3
 8002ea6:	d003      	beq.n	8002eb0 <HAL_RCC_GetSysClockFreq+0xac>
 8002ea8:	e005      	b.n	8002eb6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002eaa:	4b1a      	ldr	r3, [pc, #104]	; (8002f14 <HAL_RCC_GetSysClockFreq+0x110>)
 8002eac:	617b      	str	r3, [r7, #20]
      break;
 8002eae:	e005      	b.n	8002ebc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002eb0:	4b19      	ldr	r3, [pc, #100]	; (8002f18 <HAL_RCC_GetSysClockFreq+0x114>)
 8002eb2:	617b      	str	r3, [r7, #20]
      break;
 8002eb4:	e002      	b.n	8002ebc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	617b      	str	r3, [r7, #20]
      break;
 8002eba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ebc:	4b13      	ldr	r3, [pc, #76]	; (8002f0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	091b      	lsrs	r3, r3, #4
 8002ec2:	f003 0307 	and.w	r3, r3, #7
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002eca:	4b10      	ldr	r3, [pc, #64]	; (8002f0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	0a1b      	lsrs	r3, r3, #8
 8002ed0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ed4:	697a      	ldr	r2, [r7, #20]
 8002ed6:	fb03 f202 	mul.w	r2, r3, r2
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ee0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ee2:	4b0a      	ldr	r3, [pc, #40]	; (8002f0c <HAL_RCC_GetSysClockFreq+0x108>)
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	0e5b      	lsrs	r3, r3, #25
 8002ee8:	f003 0303 	and.w	r3, r3, #3
 8002eec:	3301      	adds	r3, #1
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002ef2:	697a      	ldr	r2, [r7, #20]
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002efa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002efc:	69bb      	ldr	r3, [r7, #24]
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3724      	adds	r7, #36	; 0x24
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	08008fd0 	.word	0x08008fd0
 8002f14:	00f42400 	.word	0x00f42400
 8002f18:	007a1200 	.word	0x007a1200

08002f1c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f20:	4b03      	ldr	r3, [pc, #12]	; (8002f30 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f22:	681b      	ldr	r3, [r3, #0]
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop
 8002f30:	20000000 	.word	0x20000000

08002f34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002f38:	f7ff fff0 	bl	8002f1c <HAL_RCC_GetHCLKFreq>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	4b06      	ldr	r3, [pc, #24]	; (8002f58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	0a1b      	lsrs	r3, r3, #8
 8002f44:	f003 0307 	and.w	r3, r3, #7
 8002f48:	4904      	ldr	r1, [pc, #16]	; (8002f5c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002f4a:	5ccb      	ldrb	r3, [r1, r3]
 8002f4c:	f003 031f 	and.w	r3, r3, #31
 8002f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	08008fc8 	.word	0x08008fc8

08002f60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002f64:	f7ff ffda 	bl	8002f1c <HAL_RCC_GetHCLKFreq>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	4b06      	ldr	r3, [pc, #24]	; (8002f84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	0adb      	lsrs	r3, r3, #11
 8002f70:	f003 0307 	and.w	r3, r3, #7
 8002f74:	4904      	ldr	r1, [pc, #16]	; (8002f88 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002f76:	5ccb      	ldrb	r3, [r1, r3]
 8002f78:	f003 031f 	and.w	r3, r3, #31
 8002f7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	40021000 	.word	0x40021000
 8002f88:	08008fc8 	.word	0x08008fc8

08002f8c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002f94:	2300      	movs	r3, #0
 8002f96:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002f98:	4b2a      	ldr	r3, [pc, #168]	; (8003044 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d003      	beq.n	8002fac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002fa4:	f7ff f9a0 	bl	80022e8 <HAL_PWREx_GetVoltageRange>
 8002fa8:	6178      	str	r0, [r7, #20]
 8002faa:	e014      	b.n	8002fd6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002fac:	4b25      	ldr	r3, [pc, #148]	; (8003044 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002fae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fb0:	4a24      	ldr	r2, [pc, #144]	; (8003044 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002fb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fb6:	6593      	str	r3, [r2, #88]	; 0x58
 8002fb8:	4b22      	ldr	r3, [pc, #136]	; (8003044 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002fba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fc0:	60fb      	str	r3, [r7, #12]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002fc4:	f7ff f990 	bl	80022e8 <HAL_PWREx_GetVoltageRange>
 8002fc8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002fca:	4b1e      	ldr	r3, [pc, #120]	; (8003044 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002fcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fce:	4a1d      	ldr	r2, [pc, #116]	; (8003044 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002fd0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fd4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002fd6:	697b      	ldr	r3, [r7, #20]
 8002fd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fdc:	d10b      	bne.n	8002ff6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2b80      	cmp	r3, #128	; 0x80
 8002fe2:	d919      	bls.n	8003018 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2ba0      	cmp	r3, #160	; 0xa0
 8002fe8:	d902      	bls.n	8002ff0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002fea:	2302      	movs	r3, #2
 8002fec:	613b      	str	r3, [r7, #16]
 8002fee:	e013      	b.n	8003018 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	613b      	str	r3, [r7, #16]
 8002ff4:	e010      	b.n	8003018 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2b80      	cmp	r3, #128	; 0x80
 8002ffa:	d902      	bls.n	8003002 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	613b      	str	r3, [r7, #16]
 8003000:	e00a      	b.n	8003018 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2b80      	cmp	r3, #128	; 0x80
 8003006:	d102      	bne.n	800300e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003008:	2302      	movs	r3, #2
 800300a:	613b      	str	r3, [r7, #16]
 800300c:	e004      	b.n	8003018 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2b70      	cmp	r3, #112	; 0x70
 8003012:	d101      	bne.n	8003018 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003014:	2301      	movs	r3, #1
 8003016:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003018:	4b0b      	ldr	r3, [pc, #44]	; (8003048 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f023 0207 	bic.w	r2, r3, #7
 8003020:	4909      	ldr	r1, [pc, #36]	; (8003048 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	4313      	orrs	r3, r2
 8003026:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003028:	4b07      	ldr	r3, [pc, #28]	; (8003048 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0307 	and.w	r3, r3, #7
 8003030:	693a      	ldr	r2, [r7, #16]
 8003032:	429a      	cmp	r2, r3
 8003034:	d001      	beq.n	800303a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e000      	b.n	800303c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800303a:	2300      	movs	r3, #0
}
 800303c:	4618      	mov	r0, r3
 800303e:	3718      	adds	r7, #24
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	40021000 	.word	0x40021000
 8003048:	40022000 	.word	0x40022000

0800304c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b086      	sub	sp, #24
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003054:	2300      	movs	r3, #0
 8003056:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003058:	2300      	movs	r3, #0
 800305a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003064:	2b00      	cmp	r3, #0
 8003066:	d041      	beq.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800306c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003070:	d02a      	beq.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003072:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003076:	d824      	bhi.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003078:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800307c:	d008      	beq.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800307e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003082:	d81e      	bhi.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003084:	2b00      	cmp	r3, #0
 8003086:	d00a      	beq.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003088:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800308c:	d010      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800308e:	e018      	b.n	80030c2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003090:	4b86      	ldr	r3, [pc, #536]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	4a85      	ldr	r2, [pc, #532]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003096:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800309a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800309c:	e015      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	3304      	adds	r3, #4
 80030a2:	2100      	movs	r1, #0
 80030a4:	4618      	mov	r0, r3
 80030a6:	f000 facd 	bl	8003644 <RCCEx_PLLSAI1_Config>
 80030aa:	4603      	mov	r3, r0
 80030ac:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80030ae:	e00c      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	3320      	adds	r3, #32
 80030b4:	2100      	movs	r1, #0
 80030b6:	4618      	mov	r0, r3
 80030b8:	f000 fbb6 	bl	8003828 <RCCEx_PLLSAI2_Config>
 80030bc:	4603      	mov	r3, r0
 80030be:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80030c0:	e003      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	74fb      	strb	r3, [r7, #19]
      break;
 80030c6:	e000      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80030c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030ca:	7cfb      	ldrb	r3, [r7, #19]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d10b      	bne.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80030d0:	4b76      	ldr	r3, [pc, #472]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030d6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80030de:	4973      	ldr	r1, [pc, #460]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80030e6:	e001      	b.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030e8:	7cfb      	ldrb	r3, [r7, #19]
 80030ea:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d041      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030fc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003100:	d02a      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003102:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003106:	d824      	bhi.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003108:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800310c:	d008      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800310e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003112:	d81e      	bhi.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003114:	2b00      	cmp	r3, #0
 8003116:	d00a      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003118:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800311c:	d010      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800311e:	e018      	b.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003120:	4b62      	ldr	r3, [pc, #392]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	4a61      	ldr	r2, [pc, #388]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003126:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800312a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800312c:	e015      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	3304      	adds	r3, #4
 8003132:	2100      	movs	r1, #0
 8003134:	4618      	mov	r0, r3
 8003136:	f000 fa85 	bl	8003644 <RCCEx_PLLSAI1_Config>
 800313a:	4603      	mov	r3, r0
 800313c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800313e:	e00c      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	3320      	adds	r3, #32
 8003144:	2100      	movs	r1, #0
 8003146:	4618      	mov	r0, r3
 8003148:	f000 fb6e 	bl	8003828 <RCCEx_PLLSAI2_Config>
 800314c:	4603      	mov	r3, r0
 800314e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003150:	e003      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	74fb      	strb	r3, [r7, #19]
      break;
 8003156:	e000      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003158:	bf00      	nop
    }

    if(ret == HAL_OK)
 800315a:	7cfb      	ldrb	r3, [r7, #19]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d10b      	bne.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003160:	4b52      	ldr	r3, [pc, #328]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003166:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800316e:	494f      	ldr	r1, [pc, #316]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003170:	4313      	orrs	r3, r2
 8003172:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003176:	e001      	b.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003178:	7cfb      	ldrb	r3, [r7, #19]
 800317a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003184:	2b00      	cmp	r3, #0
 8003186:	f000 80a0 	beq.w	80032ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800318a:	2300      	movs	r3, #0
 800318c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800318e:	4b47      	ldr	r3, [pc, #284]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003192:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d101      	bne.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800319a:	2301      	movs	r3, #1
 800319c:	e000      	b.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800319e:	2300      	movs	r3, #0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d00d      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031a4:	4b41      	ldr	r3, [pc, #260]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031a8:	4a40      	ldr	r2, [pc, #256]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031ae:	6593      	str	r3, [r2, #88]	; 0x58
 80031b0:	4b3e      	ldr	r3, [pc, #248]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031b8:	60bb      	str	r3, [r7, #8]
 80031ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031bc:	2301      	movs	r3, #1
 80031be:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80031c0:	4b3b      	ldr	r3, [pc, #236]	; (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a3a      	ldr	r2, [pc, #232]	; (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80031c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80031cc:	f7fe fdcc 	bl	8001d68 <HAL_GetTick>
 80031d0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80031d2:	e009      	b.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031d4:	f7fe fdc8 	bl	8001d68 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d902      	bls.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	74fb      	strb	r3, [r7, #19]
        break;
 80031e6:	e005      	b.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80031e8:	4b31      	ldr	r3, [pc, #196]	; (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d0ef      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80031f4:	7cfb      	ldrb	r3, [r7, #19]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d15c      	bne.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80031fa:	4b2c      	ldr	r3, [pc, #176]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003200:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003204:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d01f      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003212:	697a      	ldr	r2, [r7, #20]
 8003214:	429a      	cmp	r2, r3
 8003216:	d019      	beq.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003218:	4b24      	ldr	r3, [pc, #144]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800321a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800321e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003222:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003224:	4b21      	ldr	r3, [pc, #132]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003226:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800322a:	4a20      	ldr	r2, [pc, #128]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800322c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003230:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003234:	4b1d      	ldr	r3, [pc, #116]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003236:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800323a:	4a1c      	ldr	r2, [pc, #112]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800323c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003240:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003244:	4a19      	ldr	r2, [pc, #100]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	f003 0301 	and.w	r3, r3, #1
 8003252:	2b00      	cmp	r3, #0
 8003254:	d016      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003256:	f7fe fd87 	bl	8001d68 <HAL_GetTick>
 800325a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800325c:	e00b      	b.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800325e:	f7fe fd83 	bl	8001d68 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	f241 3288 	movw	r2, #5000	; 0x1388
 800326c:	4293      	cmp	r3, r2
 800326e:	d902      	bls.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003270:	2303      	movs	r3, #3
 8003272:	74fb      	strb	r3, [r7, #19]
            break;
 8003274:	e006      	b.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003276:	4b0d      	ldr	r3, [pc, #52]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003278:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800327c:	f003 0302 	and.w	r3, r3, #2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d0ec      	beq.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003284:	7cfb      	ldrb	r3, [r7, #19]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d10c      	bne.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800328a:	4b08      	ldr	r3, [pc, #32]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800328c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003290:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800329a:	4904      	ldr	r1, [pc, #16]	; (80032ac <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800329c:	4313      	orrs	r3, r2
 800329e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80032a2:	e009      	b.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80032a4:	7cfb      	ldrb	r3, [r7, #19]
 80032a6:	74bb      	strb	r3, [r7, #18]
 80032a8:	e006      	b.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80032aa:	bf00      	nop
 80032ac:	40021000 	.word	0x40021000
 80032b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032b4:	7cfb      	ldrb	r3, [r7, #19]
 80032b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80032b8:	7c7b      	ldrb	r3, [r7, #17]
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d105      	bne.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032be:	4ba6      	ldr	r3, [pc, #664]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032c2:	4aa5      	ldr	r2, [pc, #660]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032c8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0301 	and.w	r3, r3, #1
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d00a      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80032d6:	4ba0      	ldr	r3, [pc, #640]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032dc:	f023 0203 	bic.w	r2, r3, #3
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e4:	499c      	ldr	r1, [pc, #624]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032e6:	4313      	orrs	r3, r2
 80032e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 0302 	and.w	r3, r3, #2
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00a      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80032f8:	4b97      	ldr	r3, [pc, #604]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80032fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032fe:	f023 020c 	bic.w	r2, r3, #12
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003306:	4994      	ldr	r1, [pc, #592]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003308:	4313      	orrs	r3, r2
 800330a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0304 	and.w	r3, r3, #4
 8003316:	2b00      	cmp	r3, #0
 8003318:	d00a      	beq.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800331a:	4b8f      	ldr	r3, [pc, #572]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800331c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003320:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003328:	498b      	ldr	r1, [pc, #556]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800332a:	4313      	orrs	r3, r2
 800332c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0308 	and.w	r3, r3, #8
 8003338:	2b00      	cmp	r3, #0
 800333a:	d00a      	beq.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800333c:	4b86      	ldr	r3, [pc, #536]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800333e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003342:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334a:	4983      	ldr	r1, [pc, #524]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800334c:	4313      	orrs	r3, r2
 800334e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f003 0310 	and.w	r3, r3, #16
 800335a:	2b00      	cmp	r3, #0
 800335c:	d00a      	beq.n	8003374 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800335e:	4b7e      	ldr	r3, [pc, #504]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003360:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003364:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800336c:	497a      	ldr	r1, [pc, #488]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800336e:	4313      	orrs	r3, r2
 8003370:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0320 	and.w	r3, r3, #32
 800337c:	2b00      	cmp	r3, #0
 800337e:	d00a      	beq.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003380:	4b75      	ldr	r3, [pc, #468]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003382:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003386:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800338e:	4972      	ldr	r1, [pc, #456]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003390:	4313      	orrs	r3, r2
 8003392:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d00a      	beq.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033a2:	4b6d      	ldr	r3, [pc, #436]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033a8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033b0:	4969      	ldr	r1, [pc, #420]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d00a      	beq.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80033c4:	4b64      	ldr	r3, [pc, #400]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80033d2:	4961      	ldr	r1, [pc, #388]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033d4:	4313      	orrs	r3, r2
 80033d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d00a      	beq.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80033e6:	4b5c      	ldr	r3, [pc, #368]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033ec:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033f4:	4958      	ldr	r1, [pc, #352]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80033f6:	4313      	orrs	r3, r2
 80033f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003404:	2b00      	cmp	r3, #0
 8003406:	d00a      	beq.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003408:	4b53      	ldr	r3, [pc, #332]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800340a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800340e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003416:	4950      	ldr	r1, [pc, #320]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003418:	4313      	orrs	r3, r2
 800341a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00a      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800342a:	4b4b      	ldr	r3, [pc, #300]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800342c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003430:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003438:	4947      	ldr	r1, [pc, #284]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800343a:	4313      	orrs	r3, r2
 800343c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00a      	beq.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800344c:	4b42      	ldr	r3, [pc, #264]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800344e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003452:	f023 0203 	bic.w	r2, r3, #3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800345a:	493f      	ldr	r1, [pc, #252]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800345c:	4313      	orrs	r3, r2
 800345e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d028      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800346e:	4b3a      	ldr	r3, [pc, #232]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003474:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800347c:	4936      	ldr	r1, [pc, #216]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800347e:	4313      	orrs	r3, r2
 8003480:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003488:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800348c:	d106      	bne.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800348e:	4b32      	ldr	r3, [pc, #200]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	4a31      	ldr	r2, [pc, #196]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003494:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003498:	60d3      	str	r3, [r2, #12]
 800349a:	e011      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80034a4:	d10c      	bne.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	3304      	adds	r3, #4
 80034aa:	2101      	movs	r1, #1
 80034ac:	4618      	mov	r0, r3
 80034ae:	f000 f8c9 	bl	8003644 <RCCEx_PLLSAI1_Config>
 80034b2:	4603      	mov	r3, r0
 80034b4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80034b6:	7cfb      	ldrb	r3, [r7, #19]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d001      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 80034bc:	7cfb      	ldrb	r3, [r7, #19]
 80034be:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d028      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80034cc:	4b22      	ldr	r3, [pc, #136]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034d2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034da:	491f      	ldr	r1, [pc, #124]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034dc:	4313      	orrs	r3, r2
 80034de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80034ea:	d106      	bne.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034ec:	4b1a      	ldr	r3, [pc, #104]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	4a19      	ldr	r2, [pc, #100]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80034f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80034f6:	60d3      	str	r3, [r2, #12]
 80034f8:	e011      	b.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80034fe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003502:	d10c      	bne.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	3304      	adds	r3, #4
 8003508:	2101      	movs	r1, #1
 800350a:	4618      	mov	r0, r3
 800350c:	f000 f89a 	bl	8003644 <RCCEx_PLLSAI1_Config>
 8003510:	4603      	mov	r3, r0
 8003512:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003514:	7cfb      	ldrb	r3, [r7, #19]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d001      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800351a:	7cfb      	ldrb	r3, [r7, #19]
 800351c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d02a      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800352a:	4b0b      	ldr	r3, [pc, #44]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800352c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003530:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003538:	4907      	ldr	r1, [pc, #28]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800353a:	4313      	orrs	r3, r2
 800353c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003544:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003548:	d108      	bne.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800354a:	4b03      	ldr	r3, [pc, #12]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	4a02      	ldr	r2, [pc, #8]	; (8003558 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003550:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003554:	60d3      	str	r3, [r2, #12]
 8003556:	e013      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8003558:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003560:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003564:	d10c      	bne.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	3304      	adds	r3, #4
 800356a:	2101      	movs	r1, #1
 800356c:	4618      	mov	r0, r3
 800356e:	f000 f869 	bl	8003644 <RCCEx_PLLSAI1_Config>
 8003572:	4603      	mov	r3, r0
 8003574:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003576:	7cfb      	ldrb	r3, [r7, #19]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d001      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 800357c:	7cfb      	ldrb	r3, [r7, #19]
 800357e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003588:	2b00      	cmp	r3, #0
 800358a:	d02f      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800358c:	4b2c      	ldr	r3, [pc, #176]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800358e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003592:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800359a:	4929      	ldr	r1, [pc, #164]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800359c:	4313      	orrs	r3, r2
 800359e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80035a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80035aa:	d10d      	bne.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	3304      	adds	r3, #4
 80035b0:	2102      	movs	r1, #2
 80035b2:	4618      	mov	r0, r3
 80035b4:	f000 f846 	bl	8003644 <RCCEx_PLLSAI1_Config>
 80035b8:	4603      	mov	r3, r0
 80035ba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80035bc:	7cfb      	ldrb	r3, [r7, #19]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d014      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80035c2:	7cfb      	ldrb	r3, [r7, #19]
 80035c4:	74bb      	strb	r3, [r7, #18]
 80035c6:	e011      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80035cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80035d0:	d10c      	bne.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	3320      	adds	r3, #32
 80035d6:	2102      	movs	r1, #2
 80035d8:	4618      	mov	r0, r3
 80035da:	f000 f925 	bl	8003828 <RCCEx_PLLSAI2_Config>
 80035de:	4603      	mov	r3, r0
 80035e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80035e2:	7cfb      	ldrb	r3, [r7, #19]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d001      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80035e8:	7cfb      	ldrb	r3, [r7, #19]
 80035ea:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d00b      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80035f8:	4b11      	ldr	r3, [pc, #68]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80035fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035fe:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003608:	490d      	ldr	r1, [pc, #52]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800360a:	4313      	orrs	r3, r2
 800360c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00b      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800361c:	4b08      	ldr	r3, [pc, #32]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800361e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003622:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800362c:	4904      	ldr	r1, [pc, #16]	; (8003640 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800362e:	4313      	orrs	r3, r2
 8003630:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003634:	7cbb      	ldrb	r3, [r7, #18]
}
 8003636:	4618      	mov	r0, r3
 8003638:	3718      	adds	r7, #24
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	40021000 	.word	0x40021000

08003644 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800364e:	2300      	movs	r3, #0
 8003650:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003652:	4b74      	ldr	r3, [pc, #464]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	f003 0303 	and.w	r3, r3, #3
 800365a:	2b00      	cmp	r3, #0
 800365c:	d018      	beq.n	8003690 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800365e:	4b71      	ldr	r3, [pc, #452]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	f003 0203 	and.w	r2, r3, #3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	429a      	cmp	r2, r3
 800366c:	d10d      	bne.n	800368a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
       ||
 8003672:	2b00      	cmp	r3, #0
 8003674:	d009      	beq.n	800368a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003676:	4b6b      	ldr	r3, [pc, #428]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	091b      	lsrs	r3, r3, #4
 800367c:	f003 0307 	and.w	r3, r3, #7
 8003680:	1c5a      	adds	r2, r3, #1
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685b      	ldr	r3, [r3, #4]
       ||
 8003686:	429a      	cmp	r2, r3
 8003688:	d047      	beq.n	800371a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	73fb      	strb	r3, [r7, #15]
 800368e:	e044      	b.n	800371a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	2b03      	cmp	r3, #3
 8003696:	d018      	beq.n	80036ca <RCCEx_PLLSAI1_Config+0x86>
 8003698:	2b03      	cmp	r3, #3
 800369a:	d825      	bhi.n	80036e8 <RCCEx_PLLSAI1_Config+0xa4>
 800369c:	2b01      	cmp	r3, #1
 800369e:	d002      	beq.n	80036a6 <RCCEx_PLLSAI1_Config+0x62>
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d009      	beq.n	80036b8 <RCCEx_PLLSAI1_Config+0x74>
 80036a4:	e020      	b.n	80036e8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80036a6:	4b5f      	ldr	r3, [pc, #380]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0302 	and.w	r3, r3, #2
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d11d      	bne.n	80036ee <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036b6:	e01a      	b.n	80036ee <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80036b8:	4b5a      	ldr	r3, [pc, #360]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d116      	bne.n	80036f2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036c8:	e013      	b.n	80036f2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80036ca:	4b56      	ldr	r3, [pc, #344]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d10f      	bne.n	80036f6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80036d6:	4b53      	ldr	r3, [pc, #332]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d109      	bne.n	80036f6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80036e6:	e006      	b.n	80036f6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	73fb      	strb	r3, [r7, #15]
      break;
 80036ec:	e004      	b.n	80036f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80036ee:	bf00      	nop
 80036f0:	e002      	b.n	80036f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80036f2:	bf00      	nop
 80036f4:	e000      	b.n	80036f8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80036f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80036f8:	7bfb      	ldrb	r3, [r7, #15]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d10d      	bne.n	800371a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80036fe:	4b49      	ldr	r3, [pc, #292]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003700:	68db      	ldr	r3, [r3, #12]
 8003702:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6819      	ldr	r1, [r3, #0]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	3b01      	subs	r3, #1
 8003710:	011b      	lsls	r3, r3, #4
 8003712:	430b      	orrs	r3, r1
 8003714:	4943      	ldr	r1, [pc, #268]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003716:	4313      	orrs	r3, r2
 8003718:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800371a:	7bfb      	ldrb	r3, [r7, #15]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d17c      	bne.n	800381a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003720:	4b40      	ldr	r3, [pc, #256]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a3f      	ldr	r2, [pc, #252]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003726:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800372a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800372c:	f7fe fb1c 	bl	8001d68 <HAL_GetTick>
 8003730:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003732:	e009      	b.n	8003748 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003734:	f7fe fb18 	bl	8001d68 <HAL_GetTick>
 8003738:	4602      	mov	r2, r0
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	2b02      	cmp	r3, #2
 8003740:	d902      	bls.n	8003748 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	73fb      	strb	r3, [r7, #15]
        break;
 8003746:	e005      	b.n	8003754 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003748:	4b36      	ldr	r3, [pc, #216]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d1ef      	bne.n	8003734 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003754:	7bfb      	ldrb	r3, [r7, #15]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d15f      	bne.n	800381a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d110      	bne.n	8003782 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003760:	4b30      	ldr	r3, [pc, #192]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003762:	691b      	ldr	r3, [r3, #16]
 8003764:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003768:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	6892      	ldr	r2, [r2, #8]
 8003770:	0211      	lsls	r1, r2, #8
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	68d2      	ldr	r2, [r2, #12]
 8003776:	06d2      	lsls	r2, r2, #27
 8003778:	430a      	orrs	r2, r1
 800377a:	492a      	ldr	r1, [pc, #168]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800377c:	4313      	orrs	r3, r2
 800377e:	610b      	str	r3, [r1, #16]
 8003780:	e027      	b.n	80037d2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	2b01      	cmp	r3, #1
 8003786:	d112      	bne.n	80037ae <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003788:	4b26      	ldr	r3, [pc, #152]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800378a:	691b      	ldr	r3, [r3, #16]
 800378c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003790:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	6892      	ldr	r2, [r2, #8]
 8003798:	0211      	lsls	r1, r2, #8
 800379a:	687a      	ldr	r2, [r7, #4]
 800379c:	6912      	ldr	r2, [r2, #16]
 800379e:	0852      	lsrs	r2, r2, #1
 80037a0:	3a01      	subs	r2, #1
 80037a2:	0552      	lsls	r2, r2, #21
 80037a4:	430a      	orrs	r2, r1
 80037a6:	491f      	ldr	r1, [pc, #124]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037a8:	4313      	orrs	r3, r2
 80037aa:	610b      	str	r3, [r1, #16]
 80037ac:	e011      	b.n	80037d2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80037ae:	4b1d      	ldr	r3, [pc, #116]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037b0:	691b      	ldr	r3, [r3, #16]
 80037b2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80037b6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	6892      	ldr	r2, [r2, #8]
 80037be:	0211      	lsls	r1, r2, #8
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	6952      	ldr	r2, [r2, #20]
 80037c4:	0852      	lsrs	r2, r2, #1
 80037c6:	3a01      	subs	r2, #1
 80037c8:	0652      	lsls	r2, r2, #25
 80037ca:	430a      	orrs	r2, r1
 80037cc:	4915      	ldr	r1, [pc, #84]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80037d2:	4b14      	ldr	r3, [pc, #80]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a13      	ldr	r2, [pc, #76]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037d8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80037dc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037de:	f7fe fac3 	bl	8001d68 <HAL_GetTick>
 80037e2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80037e4:	e009      	b.n	80037fa <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80037e6:	f7fe fabf 	bl	8001d68 <HAL_GetTick>
 80037ea:	4602      	mov	r2, r0
 80037ec:	68bb      	ldr	r3, [r7, #8]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	2b02      	cmp	r3, #2
 80037f2:	d902      	bls.n	80037fa <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80037f4:	2303      	movs	r3, #3
 80037f6:	73fb      	strb	r3, [r7, #15]
          break;
 80037f8:	e005      	b.n	8003806 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80037fa:	4b0a      	ldr	r3, [pc, #40]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d0ef      	beq.n	80037e6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003806:	7bfb      	ldrb	r3, [r7, #15]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d106      	bne.n	800381a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800380c:	4b05      	ldr	r3, [pc, #20]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 800380e:	691a      	ldr	r2, [r3, #16]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	699b      	ldr	r3, [r3, #24]
 8003814:	4903      	ldr	r1, [pc, #12]	; (8003824 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003816:	4313      	orrs	r3, r2
 8003818:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800381a:	7bfb      	ldrb	r3, [r7, #15]
}
 800381c:	4618      	mov	r0, r3
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	40021000 	.word	0x40021000

08003828 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b084      	sub	sp, #16
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003832:	2300      	movs	r3, #0
 8003834:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003836:	4b69      	ldr	r3, [pc, #420]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	f003 0303 	and.w	r3, r3, #3
 800383e:	2b00      	cmp	r3, #0
 8003840:	d018      	beq.n	8003874 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003842:	4b66      	ldr	r3, [pc, #408]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 8003844:	68db      	ldr	r3, [r3, #12]
 8003846:	f003 0203 	and.w	r2, r3, #3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	429a      	cmp	r2, r3
 8003850:	d10d      	bne.n	800386e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
       ||
 8003856:	2b00      	cmp	r3, #0
 8003858:	d009      	beq.n	800386e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800385a:	4b60      	ldr	r3, [pc, #384]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	091b      	lsrs	r3, r3, #4
 8003860:	f003 0307 	and.w	r3, r3, #7
 8003864:	1c5a      	adds	r2, r3, #1
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
       ||
 800386a:	429a      	cmp	r2, r3
 800386c:	d047      	beq.n	80038fe <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	73fb      	strb	r3, [r7, #15]
 8003872:	e044      	b.n	80038fe <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2b03      	cmp	r3, #3
 800387a:	d018      	beq.n	80038ae <RCCEx_PLLSAI2_Config+0x86>
 800387c:	2b03      	cmp	r3, #3
 800387e:	d825      	bhi.n	80038cc <RCCEx_PLLSAI2_Config+0xa4>
 8003880:	2b01      	cmp	r3, #1
 8003882:	d002      	beq.n	800388a <RCCEx_PLLSAI2_Config+0x62>
 8003884:	2b02      	cmp	r3, #2
 8003886:	d009      	beq.n	800389c <RCCEx_PLLSAI2_Config+0x74>
 8003888:	e020      	b.n	80038cc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800388a:	4b54      	ldr	r3, [pc, #336]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0302 	and.w	r3, r3, #2
 8003892:	2b00      	cmp	r3, #0
 8003894:	d11d      	bne.n	80038d2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800389a:	e01a      	b.n	80038d2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800389c:	4b4f      	ldr	r3, [pc, #316]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d116      	bne.n	80038d6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038ac:	e013      	b.n	80038d6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80038ae:	4b4b      	ldr	r3, [pc, #300]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d10f      	bne.n	80038da <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80038ba:	4b48      	ldr	r3, [pc, #288]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d109      	bne.n	80038da <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80038ca:	e006      	b.n	80038da <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	73fb      	strb	r3, [r7, #15]
      break;
 80038d0:	e004      	b.n	80038dc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80038d2:	bf00      	nop
 80038d4:	e002      	b.n	80038dc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80038d6:	bf00      	nop
 80038d8:	e000      	b.n	80038dc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80038da:	bf00      	nop
    }

    if(status == HAL_OK)
 80038dc:	7bfb      	ldrb	r3, [r7, #15]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d10d      	bne.n	80038fe <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80038e2:	4b3e      	ldr	r3, [pc, #248]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6819      	ldr	r1, [r3, #0]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	3b01      	subs	r3, #1
 80038f4:	011b      	lsls	r3, r3, #4
 80038f6:	430b      	orrs	r3, r1
 80038f8:	4938      	ldr	r1, [pc, #224]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80038fe:	7bfb      	ldrb	r3, [r7, #15]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d166      	bne.n	80039d2 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003904:	4b35      	ldr	r3, [pc, #212]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a34      	ldr	r2, [pc, #208]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 800390a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800390e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003910:	f7fe fa2a 	bl	8001d68 <HAL_GetTick>
 8003914:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003916:	e009      	b.n	800392c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003918:	f7fe fa26 	bl	8001d68 <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	2b02      	cmp	r3, #2
 8003924:	d902      	bls.n	800392c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	73fb      	strb	r3, [r7, #15]
        break;
 800392a:	e005      	b.n	8003938 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800392c:	4b2b      	ldr	r3, [pc, #172]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d1ef      	bne.n	8003918 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003938:	7bfb      	ldrb	r3, [r7, #15]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d149      	bne.n	80039d2 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d110      	bne.n	8003966 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003944:	4b25      	ldr	r3, [pc, #148]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 8003946:	695b      	ldr	r3, [r3, #20]
 8003948:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800394c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	6892      	ldr	r2, [r2, #8]
 8003954:	0211      	lsls	r1, r2, #8
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	68d2      	ldr	r2, [r2, #12]
 800395a:	06d2      	lsls	r2, r2, #27
 800395c:	430a      	orrs	r2, r1
 800395e:	491f      	ldr	r1, [pc, #124]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 8003960:	4313      	orrs	r3, r2
 8003962:	614b      	str	r3, [r1, #20]
 8003964:	e011      	b.n	800398a <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003966:	4b1d      	ldr	r3, [pc, #116]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 8003968:	695b      	ldr	r3, [r3, #20]
 800396a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800396e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	6892      	ldr	r2, [r2, #8]
 8003976:	0211      	lsls	r1, r2, #8
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	6912      	ldr	r2, [r2, #16]
 800397c:	0852      	lsrs	r2, r2, #1
 800397e:	3a01      	subs	r2, #1
 8003980:	0652      	lsls	r2, r2, #25
 8003982:	430a      	orrs	r2, r1
 8003984:	4915      	ldr	r1, [pc, #84]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 8003986:	4313      	orrs	r3, r2
 8003988:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800398a:	4b14      	ldr	r3, [pc, #80]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a13      	ldr	r2, [pc, #76]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 8003990:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003994:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003996:	f7fe f9e7 	bl	8001d68 <HAL_GetTick>
 800399a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800399c:	e009      	b.n	80039b2 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800399e:	f7fe f9e3 	bl	8001d68 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d902      	bls.n	80039b2 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80039ac:	2303      	movs	r3, #3
 80039ae:	73fb      	strb	r3, [r7, #15]
          break;
 80039b0:	e005      	b.n	80039be <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80039b2:	4b0a      	ldr	r3, [pc, #40]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d0ef      	beq.n	800399e <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 80039be:	7bfb      	ldrb	r3, [r7, #15]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d106      	bne.n	80039d2 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80039c4:	4b05      	ldr	r3, [pc, #20]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 80039c6:	695a      	ldr	r2, [r3, #20]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	4903      	ldr	r1, [pc, #12]	; (80039dc <RCCEx_PLLSAI2_Config+0x1b4>)
 80039ce:	4313      	orrs	r3, r2
 80039d0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80039d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3710      	adds	r7, #16
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	40021000 	.word	0x40021000

080039e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d101      	bne.n	80039f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e095      	b.n	8003b1e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d108      	bne.n	8003a0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a02:	d009      	beq.n	8003a18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	61da      	str	r2, [r3, #28]
 8003a0a:	e005      	b.n	8003a18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d106      	bne.n	8003a38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f7fd fb48 	bl	80010c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a4e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a58:	d902      	bls.n	8003a60 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	60fb      	str	r3, [r7, #12]
 8003a5e:	e002      	b.n	8003a66 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003a60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a64:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003a6e:	d007      	beq.n	8003a80 <HAL_SPI_Init+0xa0>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a78:	d002      	beq.n	8003a80 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003a90:	431a      	orrs	r2, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	695b      	ldr	r3, [r3, #20]
 8003aa0:	f003 0301 	and.w	r3, r3, #1
 8003aa4:	431a      	orrs	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	699b      	ldr	r3, [r3, #24]
 8003aaa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	69db      	ldr	r3, [r3, #28]
 8003ab4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003ab8:	431a      	orrs	r2, r3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a1b      	ldr	r3, [r3, #32]
 8003abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ac2:	ea42 0103 	orr.w	r1, r2, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aca:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	699b      	ldr	r3, [r3, #24]
 8003ada:	0c1b      	lsrs	r3, r3, #16
 8003adc:	f003 0204 	and.w	r2, r3, #4
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae4:	f003 0310 	and.w	r3, r3, #16
 8003ae8:	431a      	orrs	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aee:	f003 0308 	and.w	r3, r3, #8
 8003af2:	431a      	orrs	r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003afc:	ea42 0103 	orr.w	r1, r2, r3
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2201      	movs	r2, #1
 8003b18:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003b1c:	2300      	movs	r3, #0
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3710      	adds	r7, #16
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}

08003b26 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b26:	b580      	push	{r7, lr}
 8003b28:	b088      	sub	sp, #32
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	60f8      	str	r0, [r7, #12]
 8003b2e:	60b9      	str	r1, [r7, #8]
 8003b30:	603b      	str	r3, [r7, #0]
 8003b32:	4613      	mov	r3, r2
 8003b34:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003b36:	2300      	movs	r3, #0
 8003b38:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d101      	bne.n	8003b48 <HAL_SPI_Transmit+0x22>
 8003b44:	2302      	movs	r3, #2
 8003b46:	e158      	b.n	8003dfa <HAL_SPI_Transmit+0x2d4>
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b50:	f7fe f90a 	bl	8001d68 <HAL_GetTick>
 8003b54:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003b56:	88fb      	ldrh	r3, [r7, #6]
 8003b58:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d002      	beq.n	8003b6c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003b66:	2302      	movs	r3, #2
 8003b68:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b6a:	e13d      	b.n	8003de8 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d002      	beq.n	8003b78 <HAL_SPI_Transmit+0x52>
 8003b72:	88fb      	ldrh	r3, [r7, #6]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d102      	bne.n	8003b7e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003b7c:	e134      	b.n	8003de8 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2203      	movs	r2, #3
 8003b82:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	68ba      	ldr	r2, [r7, #8]
 8003b90:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	88fa      	ldrh	r2, [r7, #6]
 8003b96:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	88fa      	ldrh	r2, [r7, #6]
 8003b9c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bc8:	d10f      	bne.n	8003bea <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bd8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003be8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bf4:	2b40      	cmp	r3, #64	; 0x40
 8003bf6:	d007      	beq.n	8003c08 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003c06:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	68db      	ldr	r3, [r3, #12]
 8003c0c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003c10:	d94b      	bls.n	8003caa <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d002      	beq.n	8003c20 <HAL_SPI_Transmit+0xfa>
 8003c1a:	8afb      	ldrh	r3, [r7, #22]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d13e      	bne.n	8003c9e <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c24:	881a      	ldrh	r2, [r3, #0]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c30:	1c9a      	adds	r2, r3, #2
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003c44:	e02b      	b.n	8003c9e <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d112      	bne.n	8003c7a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c58:	881a      	ldrh	r2, [r3, #0]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c64:	1c9a      	adds	r2, r3, #2
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	3b01      	subs	r3, #1
 8003c72:	b29a      	uxth	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003c78:	e011      	b.n	8003c9e <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c7a:	f7fe f875 	bl	8001d68 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	683a      	ldr	r2, [r7, #0]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d803      	bhi.n	8003c92 <HAL_SPI_Transmit+0x16c>
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c90:	d102      	bne.n	8003c98 <HAL_SPI_Transmit+0x172>
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d102      	bne.n	8003c9e <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003c9c:	e0a4      	b.n	8003de8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d1ce      	bne.n	8003c46 <HAL_SPI_Transmit+0x120>
 8003ca8:	e07c      	b.n	8003da4 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d002      	beq.n	8003cb8 <HAL_SPI_Transmit+0x192>
 8003cb2:	8afb      	ldrh	r3, [r7, #22]
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d170      	bne.n	8003d9a <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d912      	bls.n	8003ce8 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cc6:	881a      	ldrh	r2, [r3, #0]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cd2:	1c9a      	adds	r2, r3, #2
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	3b02      	subs	r3, #2
 8003ce0:	b29a      	uxth	r2, r3
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003ce6:	e058      	b.n	8003d9a <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	330c      	adds	r3, #12
 8003cf2:	7812      	ldrb	r2, [r2, #0]
 8003cf4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cfa:	1c5a      	adds	r2, r3, #1
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	3b01      	subs	r3, #1
 8003d08:	b29a      	uxth	r2, r3
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003d0e:	e044      	b.n	8003d9a <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f003 0302 	and.w	r3, r3, #2
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d12b      	bne.n	8003d76 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d912      	bls.n	8003d4e <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d2c:	881a      	ldrh	r2, [r3, #0]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d38:	1c9a      	adds	r2, r3, #2
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	3b02      	subs	r3, #2
 8003d46:	b29a      	uxth	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003d4c:	e025      	b.n	8003d9a <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	330c      	adds	r3, #12
 8003d58:	7812      	ldrb	r2, [r2, #0]
 8003d5a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d60:	1c5a      	adds	r2, r3, #1
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	3b01      	subs	r3, #1
 8003d6e:	b29a      	uxth	r2, r3
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003d74:	e011      	b.n	8003d9a <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d76:	f7fd fff7 	bl	8001d68 <HAL_GetTick>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	69bb      	ldr	r3, [r7, #24]
 8003d7e:	1ad3      	subs	r3, r2, r3
 8003d80:	683a      	ldr	r2, [r7, #0]
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d803      	bhi.n	8003d8e <HAL_SPI_Transmit+0x268>
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d8c:	d102      	bne.n	8003d94 <HAL_SPI_Transmit+0x26e>
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d102      	bne.n	8003d9a <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003d98:	e026      	b.n	8003de8 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1b5      	bne.n	8003d10 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003da4:	69ba      	ldr	r2, [r7, #24]
 8003da6:	6839      	ldr	r1, [r7, #0]
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f000 fb5b 	bl	8004464 <SPI_EndRxTxTransaction>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d002      	beq.n	8003dba <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2220      	movs	r2, #32
 8003db8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10a      	bne.n	8003dd8 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	613b      	str	r3, [r7, #16]
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	613b      	str	r3, [r7, #16]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	613b      	str	r3, [r7, #16]
 8003dd6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d002      	beq.n	8003de6 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	77fb      	strb	r3, [r7, #31]
 8003de4:	e000      	b.n	8003de8 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8003de6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003df8:	7ffb      	ldrb	r3, [r7, #31]
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3720      	adds	r7, #32
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}

08003e02 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003e02:	b580      	push	{r7, lr}
 8003e04:	b08a      	sub	sp, #40	; 0x28
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	60f8      	str	r0, [r7, #12]
 8003e0a:	60b9      	str	r1, [r7, #8]
 8003e0c:	607a      	str	r2, [r7, #4]
 8003e0e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003e10:	2301      	movs	r3, #1
 8003e12:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003e14:	2300      	movs	r3, #0
 8003e16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d101      	bne.n	8003e28 <HAL_SPI_TransmitReceive+0x26>
 8003e24:	2302      	movs	r3, #2
 8003e26:	e1fb      	b.n	8004220 <HAL_SPI_TransmitReceive+0x41e>
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e30:	f7fd ff9a 	bl	8001d68 <HAL_GetTick>
 8003e34:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003e3c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003e44:	887b      	ldrh	r3, [r7, #2]
 8003e46:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003e48:	887b      	ldrh	r3, [r7, #2]
 8003e4a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003e4c:	7efb      	ldrb	r3, [r7, #27]
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d00e      	beq.n	8003e70 <HAL_SPI_TransmitReceive+0x6e>
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e58:	d106      	bne.n	8003e68 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d102      	bne.n	8003e68 <HAL_SPI_TransmitReceive+0x66>
 8003e62:	7efb      	ldrb	r3, [r7, #27]
 8003e64:	2b04      	cmp	r3, #4
 8003e66:	d003      	beq.n	8003e70 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003e68:	2302      	movs	r3, #2
 8003e6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003e6e:	e1cd      	b.n	800420c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d005      	beq.n	8003e82 <HAL_SPI_TransmitReceive+0x80>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d002      	beq.n	8003e82 <HAL_SPI_TransmitReceive+0x80>
 8003e7c:	887b      	ldrh	r3, [r7, #2]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d103      	bne.n	8003e8a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8003e88:	e1c0      	b.n	800420c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	d003      	beq.n	8003e9e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2205      	movs	r2, #5
 8003e9a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	887a      	ldrh	r2, [r7, #2]
 8003eae:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	887a      	ldrh	r2, [r7, #2]
 8003eb6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	68ba      	ldr	r2, [r7, #8]
 8003ebe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	887a      	ldrh	r2, [r7, #2]
 8003ec4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	887a      	ldrh	r2, [r7, #2]
 8003eca:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003ee0:	d802      	bhi.n	8003ee8 <HAL_SPI_TransmitReceive+0xe6>
 8003ee2:	8a3b      	ldrh	r3, [r7, #16]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d908      	bls.n	8003efa <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	685a      	ldr	r2, [r3, #4]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003ef6:	605a      	str	r2, [r3, #4]
 8003ef8:	e007      	b.n	8003f0a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	685a      	ldr	r2, [r3, #4]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003f08:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f14:	2b40      	cmp	r3, #64	; 0x40
 8003f16:	d007      	beq.n	8003f28 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f26:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003f30:	d97c      	bls.n	800402c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d002      	beq.n	8003f40 <HAL_SPI_TransmitReceive+0x13e>
 8003f3a:	8a7b      	ldrh	r3, [r7, #18]
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d169      	bne.n	8004014 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f44:	881a      	ldrh	r2, [r3, #0]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f50:	1c9a      	adds	r2, r3, #2
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	b29a      	uxth	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f64:	e056      	b.n	8004014 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	f003 0302 	and.w	r3, r3, #2
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d11b      	bne.n	8003fac <HAL_SPI_TransmitReceive+0x1aa>
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d016      	beq.n	8003fac <HAL_SPI_TransmitReceive+0x1aa>
 8003f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d113      	bne.n	8003fac <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f88:	881a      	ldrh	r2, [r3, #0]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f94:	1c9a      	adds	r2, r3, #2
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	3b01      	subs	r3, #1
 8003fa2:	b29a      	uxth	r2, r3
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d11c      	bne.n	8003ff4 <HAL_SPI_TransmitReceive+0x1f2>
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d016      	beq.n	8003ff4 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	68da      	ldr	r2, [r3, #12]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd0:	b292      	uxth	r2, r2
 8003fd2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd8:	1c9a      	adds	r2, r3, #2
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	b29a      	uxth	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003ff4:	f7fd feb8 	bl	8001d68 <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004000:	429a      	cmp	r2, r3
 8004002:	d807      	bhi.n	8004014 <HAL_SPI_TransmitReceive+0x212>
 8004004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004006:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800400a:	d003      	beq.n	8004014 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800400c:	2303      	movs	r3, #3
 800400e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004012:	e0fb      	b.n	800420c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004018:	b29b      	uxth	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1a3      	bne.n	8003f66 <HAL_SPI_TransmitReceive+0x164>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004024:	b29b      	uxth	r3, r3
 8004026:	2b00      	cmp	r3, #0
 8004028:	d19d      	bne.n	8003f66 <HAL_SPI_TransmitReceive+0x164>
 800402a:	e0df      	b.n	80041ec <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d003      	beq.n	800403c <HAL_SPI_TransmitReceive+0x23a>
 8004034:	8a7b      	ldrh	r3, [r7, #18]
 8004036:	2b01      	cmp	r3, #1
 8004038:	f040 80cb 	bne.w	80041d2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004040:	b29b      	uxth	r3, r3
 8004042:	2b01      	cmp	r3, #1
 8004044:	d912      	bls.n	800406c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800404a:	881a      	ldrh	r2, [r3, #0]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004056:	1c9a      	adds	r2, r3, #2
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004060:	b29b      	uxth	r3, r3
 8004062:	3b02      	subs	r3, #2
 8004064:	b29a      	uxth	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	87da      	strh	r2, [r3, #62]	; 0x3e
 800406a:	e0b2      	b.n	80041d2 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	330c      	adds	r3, #12
 8004076:	7812      	ldrb	r2, [r2, #0]
 8004078:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800407e:	1c5a      	adds	r2, r3, #1
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004088:	b29b      	uxth	r3, r3
 800408a:	3b01      	subs	r3, #1
 800408c:	b29a      	uxth	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004092:	e09e      	b.n	80041d2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f003 0302 	and.w	r3, r3, #2
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d134      	bne.n	800410c <HAL_SPI_TransmitReceive+0x30a>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d02f      	beq.n	800410c <HAL_SPI_TransmitReceive+0x30a>
 80040ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d12c      	bne.n	800410c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d912      	bls.n	80040e2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c0:	881a      	ldrh	r2, [r3, #0]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040cc:	1c9a      	adds	r2, r3, #2
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	3b02      	subs	r3, #2
 80040da:	b29a      	uxth	r2, r3
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	87da      	strh	r2, [r3, #62]	; 0x3e
 80040e0:	e012      	b.n	8004108 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	330c      	adds	r3, #12
 80040ec:	7812      	ldrb	r2, [r2, #0]
 80040ee:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040f4:	1c5a      	adds	r2, r3, #1
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040fe:	b29b      	uxth	r3, r3
 8004100:	3b01      	subs	r3, #1
 8004102:	b29a      	uxth	r2, r3
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004108:	2300      	movs	r3, #0
 800410a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b01      	cmp	r3, #1
 8004118:	d148      	bne.n	80041ac <HAL_SPI_TransmitReceive+0x3aa>
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004120:	b29b      	uxth	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d042      	beq.n	80041ac <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800412c:	b29b      	uxth	r3, r3
 800412e:	2b01      	cmp	r3, #1
 8004130:	d923      	bls.n	800417a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68da      	ldr	r2, [r3, #12]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413c:	b292      	uxth	r2, r2
 800413e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004144:	1c9a      	adds	r2, r3, #2
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004150:	b29b      	uxth	r3, r3
 8004152:	3b02      	subs	r3, #2
 8004154:	b29a      	uxth	r2, r3
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004162:	b29b      	uxth	r3, r3
 8004164:	2b01      	cmp	r3, #1
 8004166:	d81f      	bhi.n	80041a8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	685a      	ldr	r2, [r3, #4]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004176:	605a      	str	r2, [r3, #4]
 8004178:	e016      	b.n	80041a8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f103 020c 	add.w	r2, r3, #12
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004186:	7812      	ldrb	r2, [r2, #0]
 8004188:	b2d2      	uxtb	r2, r2
 800418a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004190:	1c5a      	adds	r2, r3, #1
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800419c:	b29b      	uxth	r3, r3
 800419e:	3b01      	subs	r3, #1
 80041a0:	b29a      	uxth	r2, r3
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80041a8:	2301      	movs	r3, #1
 80041aa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80041ac:	f7fd fddc 	bl	8001d68 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d803      	bhi.n	80041c4 <HAL_SPI_TransmitReceive+0x3c2>
 80041bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041c2:	d102      	bne.n	80041ca <HAL_SPI_TransmitReceive+0x3c8>
 80041c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d103      	bne.n	80041d2 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80041d0:	e01c      	b.n	800420c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	2b00      	cmp	r3, #0
 80041da:	f47f af5b 	bne.w	8004094 <HAL_SPI_TransmitReceive+0x292>
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	f47f af54 	bne.w	8004094 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80041ec:	69fa      	ldr	r2, [r7, #28]
 80041ee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80041f0:	68f8      	ldr	r0, [r7, #12]
 80041f2:	f000 f937 	bl	8004464 <SPI_EndRxTxTransaction>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d006      	beq.n	800420a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2220      	movs	r2, #32
 8004206:	661a      	str	r2, [r3, #96]	; 0x60
 8004208:	e000      	b.n	800420c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800420a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2201      	movs	r2, #1
 8004210:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800421c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004220:	4618      	mov	r0, r3
 8004222:	3728      	adds	r7, #40	; 0x28
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}

08004228 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b088      	sub	sp, #32
 800422c:	af00      	add	r7, sp, #0
 800422e:	60f8      	str	r0, [r7, #12]
 8004230:	60b9      	str	r1, [r7, #8]
 8004232:	603b      	str	r3, [r7, #0]
 8004234:	4613      	mov	r3, r2
 8004236:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004238:	f7fd fd96 	bl	8001d68 <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004240:	1a9b      	subs	r3, r3, r2
 8004242:	683a      	ldr	r2, [r7, #0]
 8004244:	4413      	add	r3, r2
 8004246:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004248:	f7fd fd8e 	bl	8001d68 <HAL_GetTick>
 800424c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800424e:	4b39      	ldr	r3, [pc, #228]	; (8004334 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	015b      	lsls	r3, r3, #5
 8004254:	0d1b      	lsrs	r3, r3, #20
 8004256:	69fa      	ldr	r2, [r7, #28]
 8004258:	fb02 f303 	mul.w	r3, r2, r3
 800425c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800425e:	e054      	b.n	800430a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004266:	d050      	beq.n	800430a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004268:	f7fd fd7e 	bl	8001d68 <HAL_GetTick>
 800426c:	4602      	mov	r2, r0
 800426e:	69bb      	ldr	r3, [r7, #24]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	69fa      	ldr	r2, [r7, #28]
 8004274:	429a      	cmp	r2, r3
 8004276:	d902      	bls.n	800427e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d13d      	bne.n	80042fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	685a      	ldr	r2, [r3, #4]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800428c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004296:	d111      	bne.n	80042bc <SPI_WaitFlagStateUntilTimeout+0x94>
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042a0:	d004      	beq.n	80042ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042aa:	d107      	bne.n	80042bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042c4:	d10f      	bne.n	80042e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80042d4:	601a      	str	r2, [r3, #0]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80042e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2201      	movs	r2, #1
 80042ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e017      	b.n	800432a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004300:	2300      	movs	r3, #0
 8004302:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	3b01      	subs	r3, #1
 8004308:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	689a      	ldr	r2, [r3, #8]
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	4013      	ands	r3, r2
 8004314:	68ba      	ldr	r2, [r7, #8]
 8004316:	429a      	cmp	r2, r3
 8004318:	bf0c      	ite	eq
 800431a:	2301      	moveq	r3, #1
 800431c:	2300      	movne	r3, #0
 800431e:	b2db      	uxtb	r3, r3
 8004320:	461a      	mov	r2, r3
 8004322:	79fb      	ldrb	r3, [r7, #7]
 8004324:	429a      	cmp	r2, r3
 8004326:	d19b      	bne.n	8004260 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004328:	2300      	movs	r3, #0
}
 800432a:	4618      	mov	r0, r3
 800432c:	3720      	adds	r7, #32
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	20000000 	.word	0x20000000

08004338 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b08a      	sub	sp, #40	; 0x28
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	607a      	str	r2, [r7, #4]
 8004344:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004346:	2300      	movs	r3, #0
 8004348:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800434a:	f7fd fd0d 	bl	8001d68 <HAL_GetTick>
 800434e:	4602      	mov	r2, r0
 8004350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004352:	1a9b      	subs	r3, r3, r2
 8004354:	683a      	ldr	r2, [r7, #0]
 8004356:	4413      	add	r3, r2
 8004358:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800435a:	f7fd fd05 	bl	8001d68 <HAL_GetTick>
 800435e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	330c      	adds	r3, #12
 8004366:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004368:	4b3d      	ldr	r3, [pc, #244]	; (8004460 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	4613      	mov	r3, r2
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	4413      	add	r3, r2
 8004372:	00da      	lsls	r2, r3, #3
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	0d1b      	lsrs	r3, r3, #20
 8004378:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800437a:	fb02 f303 	mul.w	r3, r2, r3
 800437e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004380:	e060      	b.n	8004444 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004388:	d107      	bne.n	800439a <SPI_WaitFifoStateUntilTimeout+0x62>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d104      	bne.n	800439a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	b2db      	uxtb	r3, r3
 8004396:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004398:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043a0:	d050      	beq.n	8004444 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80043a2:	f7fd fce1 	bl	8001d68 <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	6a3b      	ldr	r3, [r7, #32]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d902      	bls.n	80043b8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80043b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d13d      	bne.n	8004434 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	685a      	ldr	r2, [r3, #4]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80043c6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043d0:	d111      	bne.n	80043f6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043da:	d004      	beq.n	80043e6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043e4:	d107      	bne.n	80043f6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043f4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043fe:	d10f      	bne.n	8004420 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800440e:	601a      	str	r2, [r3, #0]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800441e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004430:	2303      	movs	r3, #3
 8004432:	e010      	b.n	8004456 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d101      	bne.n	800443e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800443a:	2300      	movs	r3, #0
 800443c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	3b01      	subs	r3, #1
 8004442:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	689a      	ldr	r2, [r3, #8]
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	4013      	ands	r3, r2
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	429a      	cmp	r2, r3
 8004452:	d196      	bne.n	8004382 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3728      	adds	r7, #40	; 0x28
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	20000000 	.word	0x20000000

08004464 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b086      	sub	sp, #24
 8004468:	af02      	add	r7, sp, #8
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	9300      	str	r3, [sp, #0]
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	2200      	movs	r2, #0
 8004478:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f7ff ff5b 	bl	8004338 <SPI_WaitFifoStateUntilTimeout>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d007      	beq.n	8004498 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800448c:	f043 0220 	orr.w	r2, r3, #32
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004494:	2303      	movs	r3, #3
 8004496:	e027      	b.n	80044e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	9300      	str	r3, [sp, #0]
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	2200      	movs	r2, #0
 80044a0:	2180      	movs	r1, #128	; 0x80
 80044a2:	68f8      	ldr	r0, [r7, #12]
 80044a4:	f7ff fec0 	bl	8004228 <SPI_WaitFlagStateUntilTimeout>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d007      	beq.n	80044be <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044b2:	f043 0220 	orr.w	r2, r3, #32
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e014      	b.n	80044e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	9300      	str	r3, [sp, #0]
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80044ca:	68f8      	ldr	r0, [r7, #12]
 80044cc:	f7ff ff34 	bl	8004338 <SPI_WaitFifoStateUntilTimeout>
 80044d0:	4603      	mov	r3, r0
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d007      	beq.n	80044e6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044da:	f043 0220 	orr.w	r2, r3, #32
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e000      	b.n	80044e8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3710      	adds	r7, #16
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d101      	bne.n	8004502 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e040      	b.n	8004584 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004506:	2b00      	cmp	r3, #0
 8004508:	d106      	bne.n	8004518 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f7fc fd78 	bl	8001008 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2224      	movs	r2, #36	; 0x24
 800451c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f022 0201 	bic.w	r2, r2, #1
 800452c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 f8c0 	bl	80046b4 <UART_SetConfig>
 8004534:	4603      	mov	r3, r0
 8004536:	2b01      	cmp	r3, #1
 8004538:	d101      	bne.n	800453e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e022      	b.n	8004584 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004542:	2b00      	cmp	r3, #0
 8004544:	d002      	beq.n	800454c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 fb6c 	bl	8004c24 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	685a      	ldr	r2, [r3, #4]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800455a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	689a      	ldr	r2, [r3, #8]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800456a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f042 0201 	orr.w	r2, r2, #1
 800457a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f000 fbf3 	bl	8004d68 <UART_CheckIdleState>
 8004582:	4603      	mov	r3, r0
}
 8004584:	4618      	mov	r0, r3
 8004586:	3708      	adds	r7, #8
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b08a      	sub	sp, #40	; 0x28
 8004590:	af02      	add	r7, sp, #8
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	603b      	str	r3, [r7, #0]
 8004598:	4613      	mov	r3, r2
 800459a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80045a0:	2b20      	cmp	r3, #32
 80045a2:	f040 8082 	bne.w	80046aa <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d002      	beq.n	80045b2 <HAL_UART_Transmit+0x26>
 80045ac:	88fb      	ldrh	r3, [r7, #6]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d101      	bne.n	80045b6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e07a      	b.n	80046ac <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80045bc:	2b01      	cmp	r3, #1
 80045be:	d101      	bne.n	80045c4 <HAL_UART_Transmit+0x38>
 80045c0:	2302      	movs	r3, #2
 80045c2:	e073      	b.n	80046ac <HAL_UART_Transmit+0x120>
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2201      	movs	r2, #1
 80045c8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2221      	movs	r2, #33	; 0x21
 80045d8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045da:	f7fd fbc5 	bl	8001d68 <HAL_GetTick>
 80045de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	88fa      	ldrh	r2, [r7, #6]
 80045e4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	88fa      	ldrh	r2, [r7, #6]
 80045ec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045f8:	d108      	bne.n	800460c <HAL_UART_Transmit+0x80>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	691b      	ldr	r3, [r3, #16]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d104      	bne.n	800460c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004602:	2300      	movs	r3, #0
 8004604:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	61bb      	str	r3, [r7, #24]
 800460a:	e003      	b.n	8004614 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004610:	2300      	movs	r3, #0
 8004612:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2200      	movs	r2, #0
 8004618:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800461c:	e02d      	b.n	800467a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	9300      	str	r3, [sp, #0]
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	2200      	movs	r2, #0
 8004626:	2180      	movs	r1, #128	; 0x80
 8004628:	68f8      	ldr	r0, [r7, #12]
 800462a:	f000 fbe6 	bl	8004dfa <UART_WaitOnFlagUntilTimeout>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d001      	beq.n	8004638 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	e039      	b.n	80046ac <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004638:	69fb      	ldr	r3, [r7, #28]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d10b      	bne.n	8004656 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	881a      	ldrh	r2, [r3, #0]
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800464a:	b292      	uxth	r2, r2
 800464c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800464e:	69bb      	ldr	r3, [r7, #24]
 8004650:	3302      	adds	r3, #2
 8004652:	61bb      	str	r3, [r7, #24]
 8004654:	e008      	b.n	8004668 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	781a      	ldrb	r2, [r3, #0]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	b292      	uxth	r2, r2
 8004660:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004662:	69fb      	ldr	r3, [r7, #28]
 8004664:	3301      	adds	r3, #1
 8004666:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800466e:	b29b      	uxth	r3, r3
 8004670:	3b01      	subs	r3, #1
 8004672:	b29a      	uxth	r2, r3
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004680:	b29b      	uxth	r3, r3
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1cb      	bne.n	800461e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	2200      	movs	r2, #0
 800468e:	2140      	movs	r1, #64	; 0x40
 8004690:	68f8      	ldr	r0, [r7, #12]
 8004692:	f000 fbb2 	bl	8004dfa <UART_WaitOnFlagUntilTimeout>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d001      	beq.n	80046a0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e005      	b.n	80046ac <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2220      	movs	r2, #32
 80046a4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80046a6:	2300      	movs	r3, #0
 80046a8:	e000      	b.n	80046ac <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80046aa:	2302      	movs	r3, #2
  }
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3720      	adds	r7, #32
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046b8:	b08a      	sub	sp, #40	; 0x28
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80046be:	2300      	movs	r3, #0
 80046c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	689a      	ldr	r2, [r3, #8]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	691b      	ldr	r3, [r3, #16]
 80046cc:	431a      	orrs	r2, r3
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	695b      	ldr	r3, [r3, #20]
 80046d2:	431a      	orrs	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	69db      	ldr	r3, [r3, #28]
 80046d8:	4313      	orrs	r3, r2
 80046da:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	4ba4      	ldr	r3, [pc, #656]	; (8004974 <UART_SetConfig+0x2c0>)
 80046e4:	4013      	ands	r3, r2
 80046e6:	68fa      	ldr	r2, [r7, #12]
 80046e8:	6812      	ldr	r2, [r2, #0]
 80046ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80046ec:	430b      	orrs	r3, r1
 80046ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	68da      	ldr	r2, [r3, #12]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	430a      	orrs	r2, r1
 8004704:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a99      	ldr	r2, [pc, #612]	; (8004978 <UART_SetConfig+0x2c4>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d004      	beq.n	8004720 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	6a1b      	ldr	r3, [r3, #32]
 800471a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800471c:	4313      	orrs	r3, r2
 800471e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004730:	430a      	orrs	r2, r1
 8004732:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a90      	ldr	r2, [pc, #576]	; (800497c <UART_SetConfig+0x2c8>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d126      	bne.n	800478c <UART_SetConfig+0xd8>
 800473e:	4b90      	ldr	r3, [pc, #576]	; (8004980 <UART_SetConfig+0x2cc>)
 8004740:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004744:	f003 0303 	and.w	r3, r3, #3
 8004748:	2b03      	cmp	r3, #3
 800474a:	d81b      	bhi.n	8004784 <UART_SetConfig+0xd0>
 800474c:	a201      	add	r2, pc, #4	; (adr r2, 8004754 <UART_SetConfig+0xa0>)
 800474e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004752:	bf00      	nop
 8004754:	08004765 	.word	0x08004765
 8004758:	08004775 	.word	0x08004775
 800475c:	0800476d 	.word	0x0800476d
 8004760:	0800477d 	.word	0x0800477d
 8004764:	2301      	movs	r3, #1
 8004766:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800476a:	e116      	b.n	800499a <UART_SetConfig+0x2e6>
 800476c:	2302      	movs	r3, #2
 800476e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004772:	e112      	b.n	800499a <UART_SetConfig+0x2e6>
 8004774:	2304      	movs	r3, #4
 8004776:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800477a:	e10e      	b.n	800499a <UART_SetConfig+0x2e6>
 800477c:	2308      	movs	r3, #8
 800477e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004782:	e10a      	b.n	800499a <UART_SetConfig+0x2e6>
 8004784:	2310      	movs	r3, #16
 8004786:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800478a:	e106      	b.n	800499a <UART_SetConfig+0x2e6>
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a7c      	ldr	r2, [pc, #496]	; (8004984 <UART_SetConfig+0x2d0>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d138      	bne.n	8004808 <UART_SetConfig+0x154>
 8004796:	4b7a      	ldr	r3, [pc, #488]	; (8004980 <UART_SetConfig+0x2cc>)
 8004798:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800479c:	f003 030c 	and.w	r3, r3, #12
 80047a0:	2b0c      	cmp	r3, #12
 80047a2:	d82d      	bhi.n	8004800 <UART_SetConfig+0x14c>
 80047a4:	a201      	add	r2, pc, #4	; (adr r2, 80047ac <UART_SetConfig+0xf8>)
 80047a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047aa:	bf00      	nop
 80047ac:	080047e1 	.word	0x080047e1
 80047b0:	08004801 	.word	0x08004801
 80047b4:	08004801 	.word	0x08004801
 80047b8:	08004801 	.word	0x08004801
 80047bc:	080047f1 	.word	0x080047f1
 80047c0:	08004801 	.word	0x08004801
 80047c4:	08004801 	.word	0x08004801
 80047c8:	08004801 	.word	0x08004801
 80047cc:	080047e9 	.word	0x080047e9
 80047d0:	08004801 	.word	0x08004801
 80047d4:	08004801 	.word	0x08004801
 80047d8:	08004801 	.word	0x08004801
 80047dc:	080047f9 	.word	0x080047f9
 80047e0:	2300      	movs	r3, #0
 80047e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047e6:	e0d8      	b.n	800499a <UART_SetConfig+0x2e6>
 80047e8:	2302      	movs	r3, #2
 80047ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047ee:	e0d4      	b.n	800499a <UART_SetConfig+0x2e6>
 80047f0:	2304      	movs	r3, #4
 80047f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047f6:	e0d0      	b.n	800499a <UART_SetConfig+0x2e6>
 80047f8:	2308      	movs	r3, #8
 80047fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80047fe:	e0cc      	b.n	800499a <UART_SetConfig+0x2e6>
 8004800:	2310      	movs	r3, #16
 8004802:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004806:	e0c8      	b.n	800499a <UART_SetConfig+0x2e6>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a5e      	ldr	r2, [pc, #376]	; (8004988 <UART_SetConfig+0x2d4>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d125      	bne.n	800485e <UART_SetConfig+0x1aa>
 8004812:	4b5b      	ldr	r3, [pc, #364]	; (8004980 <UART_SetConfig+0x2cc>)
 8004814:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004818:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800481c:	2b30      	cmp	r3, #48	; 0x30
 800481e:	d016      	beq.n	800484e <UART_SetConfig+0x19a>
 8004820:	2b30      	cmp	r3, #48	; 0x30
 8004822:	d818      	bhi.n	8004856 <UART_SetConfig+0x1a2>
 8004824:	2b20      	cmp	r3, #32
 8004826:	d00a      	beq.n	800483e <UART_SetConfig+0x18a>
 8004828:	2b20      	cmp	r3, #32
 800482a:	d814      	bhi.n	8004856 <UART_SetConfig+0x1a2>
 800482c:	2b00      	cmp	r3, #0
 800482e:	d002      	beq.n	8004836 <UART_SetConfig+0x182>
 8004830:	2b10      	cmp	r3, #16
 8004832:	d008      	beq.n	8004846 <UART_SetConfig+0x192>
 8004834:	e00f      	b.n	8004856 <UART_SetConfig+0x1a2>
 8004836:	2300      	movs	r3, #0
 8004838:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800483c:	e0ad      	b.n	800499a <UART_SetConfig+0x2e6>
 800483e:	2302      	movs	r3, #2
 8004840:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004844:	e0a9      	b.n	800499a <UART_SetConfig+0x2e6>
 8004846:	2304      	movs	r3, #4
 8004848:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800484c:	e0a5      	b.n	800499a <UART_SetConfig+0x2e6>
 800484e:	2308      	movs	r3, #8
 8004850:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004854:	e0a1      	b.n	800499a <UART_SetConfig+0x2e6>
 8004856:	2310      	movs	r3, #16
 8004858:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800485c:	e09d      	b.n	800499a <UART_SetConfig+0x2e6>
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a4a      	ldr	r2, [pc, #296]	; (800498c <UART_SetConfig+0x2d8>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d125      	bne.n	80048b4 <UART_SetConfig+0x200>
 8004868:	4b45      	ldr	r3, [pc, #276]	; (8004980 <UART_SetConfig+0x2cc>)
 800486a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800486e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004872:	2bc0      	cmp	r3, #192	; 0xc0
 8004874:	d016      	beq.n	80048a4 <UART_SetConfig+0x1f0>
 8004876:	2bc0      	cmp	r3, #192	; 0xc0
 8004878:	d818      	bhi.n	80048ac <UART_SetConfig+0x1f8>
 800487a:	2b80      	cmp	r3, #128	; 0x80
 800487c:	d00a      	beq.n	8004894 <UART_SetConfig+0x1e0>
 800487e:	2b80      	cmp	r3, #128	; 0x80
 8004880:	d814      	bhi.n	80048ac <UART_SetConfig+0x1f8>
 8004882:	2b00      	cmp	r3, #0
 8004884:	d002      	beq.n	800488c <UART_SetConfig+0x1d8>
 8004886:	2b40      	cmp	r3, #64	; 0x40
 8004888:	d008      	beq.n	800489c <UART_SetConfig+0x1e8>
 800488a:	e00f      	b.n	80048ac <UART_SetConfig+0x1f8>
 800488c:	2300      	movs	r3, #0
 800488e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004892:	e082      	b.n	800499a <UART_SetConfig+0x2e6>
 8004894:	2302      	movs	r3, #2
 8004896:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800489a:	e07e      	b.n	800499a <UART_SetConfig+0x2e6>
 800489c:	2304      	movs	r3, #4
 800489e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048a2:	e07a      	b.n	800499a <UART_SetConfig+0x2e6>
 80048a4:	2308      	movs	r3, #8
 80048a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048aa:	e076      	b.n	800499a <UART_SetConfig+0x2e6>
 80048ac:	2310      	movs	r3, #16
 80048ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048b2:	e072      	b.n	800499a <UART_SetConfig+0x2e6>
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a35      	ldr	r2, [pc, #212]	; (8004990 <UART_SetConfig+0x2dc>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d12a      	bne.n	8004914 <UART_SetConfig+0x260>
 80048be:	4b30      	ldr	r3, [pc, #192]	; (8004980 <UART_SetConfig+0x2cc>)
 80048c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048c8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048cc:	d01a      	beq.n	8004904 <UART_SetConfig+0x250>
 80048ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80048d2:	d81b      	bhi.n	800490c <UART_SetConfig+0x258>
 80048d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048d8:	d00c      	beq.n	80048f4 <UART_SetConfig+0x240>
 80048da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048de:	d815      	bhi.n	800490c <UART_SetConfig+0x258>
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d003      	beq.n	80048ec <UART_SetConfig+0x238>
 80048e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048e8:	d008      	beq.n	80048fc <UART_SetConfig+0x248>
 80048ea:	e00f      	b.n	800490c <UART_SetConfig+0x258>
 80048ec:	2300      	movs	r3, #0
 80048ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048f2:	e052      	b.n	800499a <UART_SetConfig+0x2e6>
 80048f4:	2302      	movs	r3, #2
 80048f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80048fa:	e04e      	b.n	800499a <UART_SetConfig+0x2e6>
 80048fc:	2304      	movs	r3, #4
 80048fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004902:	e04a      	b.n	800499a <UART_SetConfig+0x2e6>
 8004904:	2308      	movs	r3, #8
 8004906:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800490a:	e046      	b.n	800499a <UART_SetConfig+0x2e6>
 800490c:	2310      	movs	r3, #16
 800490e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004912:	e042      	b.n	800499a <UART_SetConfig+0x2e6>
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a17      	ldr	r2, [pc, #92]	; (8004978 <UART_SetConfig+0x2c4>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d13a      	bne.n	8004994 <UART_SetConfig+0x2e0>
 800491e:	4b18      	ldr	r3, [pc, #96]	; (8004980 <UART_SetConfig+0x2cc>)
 8004920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004924:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004928:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800492c:	d01a      	beq.n	8004964 <UART_SetConfig+0x2b0>
 800492e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004932:	d81b      	bhi.n	800496c <UART_SetConfig+0x2b8>
 8004934:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004938:	d00c      	beq.n	8004954 <UART_SetConfig+0x2a0>
 800493a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800493e:	d815      	bhi.n	800496c <UART_SetConfig+0x2b8>
 8004940:	2b00      	cmp	r3, #0
 8004942:	d003      	beq.n	800494c <UART_SetConfig+0x298>
 8004944:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004948:	d008      	beq.n	800495c <UART_SetConfig+0x2a8>
 800494a:	e00f      	b.n	800496c <UART_SetConfig+0x2b8>
 800494c:	2300      	movs	r3, #0
 800494e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004952:	e022      	b.n	800499a <UART_SetConfig+0x2e6>
 8004954:	2302      	movs	r3, #2
 8004956:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800495a:	e01e      	b.n	800499a <UART_SetConfig+0x2e6>
 800495c:	2304      	movs	r3, #4
 800495e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004962:	e01a      	b.n	800499a <UART_SetConfig+0x2e6>
 8004964:	2308      	movs	r3, #8
 8004966:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800496a:	e016      	b.n	800499a <UART_SetConfig+0x2e6>
 800496c:	2310      	movs	r3, #16
 800496e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004972:	e012      	b.n	800499a <UART_SetConfig+0x2e6>
 8004974:	efff69f3 	.word	0xefff69f3
 8004978:	40008000 	.word	0x40008000
 800497c:	40013800 	.word	0x40013800
 8004980:	40021000 	.word	0x40021000
 8004984:	40004400 	.word	0x40004400
 8004988:	40004800 	.word	0x40004800
 800498c:	40004c00 	.word	0x40004c00
 8004990:	40005000 	.word	0x40005000
 8004994:	2310      	movs	r3, #16
 8004996:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a9f      	ldr	r2, [pc, #636]	; (8004c1c <UART_SetConfig+0x568>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d17a      	bne.n	8004a9a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80049a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80049a8:	2b08      	cmp	r3, #8
 80049aa:	d824      	bhi.n	80049f6 <UART_SetConfig+0x342>
 80049ac:	a201      	add	r2, pc, #4	; (adr r2, 80049b4 <UART_SetConfig+0x300>)
 80049ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049b2:	bf00      	nop
 80049b4:	080049d9 	.word	0x080049d9
 80049b8:	080049f7 	.word	0x080049f7
 80049bc:	080049e1 	.word	0x080049e1
 80049c0:	080049f7 	.word	0x080049f7
 80049c4:	080049e7 	.word	0x080049e7
 80049c8:	080049f7 	.word	0x080049f7
 80049cc:	080049f7 	.word	0x080049f7
 80049d0:	080049f7 	.word	0x080049f7
 80049d4:	080049ef 	.word	0x080049ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049d8:	f7fe faac 	bl	8002f34 <HAL_RCC_GetPCLK1Freq>
 80049dc:	61f8      	str	r0, [r7, #28]
        break;
 80049de:	e010      	b.n	8004a02 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049e0:	4b8f      	ldr	r3, [pc, #572]	; (8004c20 <UART_SetConfig+0x56c>)
 80049e2:	61fb      	str	r3, [r7, #28]
        break;
 80049e4:	e00d      	b.n	8004a02 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049e6:	f7fe fa0d 	bl	8002e04 <HAL_RCC_GetSysClockFreq>
 80049ea:	61f8      	str	r0, [r7, #28]
        break;
 80049ec:	e009      	b.n	8004a02 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80049f2:	61fb      	str	r3, [r7, #28]
        break;
 80049f4:	e005      	b.n	8004a02 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80049f6:	2300      	movs	r3, #0
 80049f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004a00:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	f000 80fb 	beq.w	8004c00 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	685a      	ldr	r2, [r3, #4]
 8004a0e:	4613      	mov	r3, r2
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	4413      	add	r3, r2
 8004a14:	69fa      	ldr	r2, [r7, #28]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d305      	bcc.n	8004a26 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004a20:	69fa      	ldr	r2, [r7, #28]
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d903      	bls.n	8004a2e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004a2c:	e0e8      	b.n	8004c00 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004a2e:	69fb      	ldr	r3, [r7, #28]
 8004a30:	2200      	movs	r2, #0
 8004a32:	461c      	mov	r4, r3
 8004a34:	4615      	mov	r5, r2
 8004a36:	f04f 0200 	mov.w	r2, #0
 8004a3a:	f04f 0300 	mov.w	r3, #0
 8004a3e:	022b      	lsls	r3, r5, #8
 8004a40:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004a44:	0222      	lsls	r2, r4, #8
 8004a46:	68f9      	ldr	r1, [r7, #12]
 8004a48:	6849      	ldr	r1, [r1, #4]
 8004a4a:	0849      	lsrs	r1, r1, #1
 8004a4c:	2000      	movs	r0, #0
 8004a4e:	4688      	mov	r8, r1
 8004a50:	4681      	mov	r9, r0
 8004a52:	eb12 0a08 	adds.w	sl, r2, r8
 8004a56:	eb43 0b09 	adc.w	fp, r3, r9
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	603b      	str	r3, [r7, #0]
 8004a62:	607a      	str	r2, [r7, #4]
 8004a64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a68:	4650      	mov	r0, sl
 8004a6a:	4659      	mov	r1, fp
 8004a6c:	f7fb ff1e 	bl	80008ac <__aeabi_uldivmod>
 8004a70:	4602      	mov	r2, r0
 8004a72:	460b      	mov	r3, r1
 8004a74:	4613      	mov	r3, r2
 8004a76:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a7e:	d308      	bcc.n	8004a92 <UART_SetConfig+0x3de>
 8004a80:	69bb      	ldr	r3, [r7, #24]
 8004a82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a86:	d204      	bcs.n	8004a92 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	69ba      	ldr	r2, [r7, #24]
 8004a8e:	60da      	str	r2, [r3, #12]
 8004a90:	e0b6      	b.n	8004c00 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004a98:	e0b2      	b.n	8004c00 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	69db      	ldr	r3, [r3, #28]
 8004a9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004aa2:	d15e      	bne.n	8004b62 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004aa4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004aa8:	2b08      	cmp	r3, #8
 8004aaa:	d828      	bhi.n	8004afe <UART_SetConfig+0x44a>
 8004aac:	a201      	add	r2, pc, #4	; (adr r2, 8004ab4 <UART_SetConfig+0x400>)
 8004aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ab2:	bf00      	nop
 8004ab4:	08004ad9 	.word	0x08004ad9
 8004ab8:	08004ae1 	.word	0x08004ae1
 8004abc:	08004ae9 	.word	0x08004ae9
 8004ac0:	08004aff 	.word	0x08004aff
 8004ac4:	08004aef 	.word	0x08004aef
 8004ac8:	08004aff 	.word	0x08004aff
 8004acc:	08004aff 	.word	0x08004aff
 8004ad0:	08004aff 	.word	0x08004aff
 8004ad4:	08004af7 	.word	0x08004af7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ad8:	f7fe fa2c 	bl	8002f34 <HAL_RCC_GetPCLK1Freq>
 8004adc:	61f8      	str	r0, [r7, #28]
        break;
 8004ade:	e014      	b.n	8004b0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ae0:	f7fe fa3e 	bl	8002f60 <HAL_RCC_GetPCLK2Freq>
 8004ae4:	61f8      	str	r0, [r7, #28]
        break;
 8004ae6:	e010      	b.n	8004b0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ae8:	4b4d      	ldr	r3, [pc, #308]	; (8004c20 <UART_SetConfig+0x56c>)
 8004aea:	61fb      	str	r3, [r7, #28]
        break;
 8004aec:	e00d      	b.n	8004b0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004aee:	f7fe f989 	bl	8002e04 <HAL_RCC_GetSysClockFreq>
 8004af2:	61f8      	str	r0, [r7, #28]
        break;
 8004af4:	e009      	b.n	8004b0a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004af6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004afa:	61fb      	str	r3, [r7, #28]
        break;
 8004afc:	e005      	b.n	8004b0a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004afe:	2300      	movs	r3, #0
 8004b00:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004b08:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d077      	beq.n	8004c00 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	005a      	lsls	r2, r3, #1
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	085b      	lsrs	r3, r3, #1
 8004b1a:	441a      	add	r2, r3
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b24:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b26:	69bb      	ldr	r3, [r7, #24]
 8004b28:	2b0f      	cmp	r3, #15
 8004b2a:	d916      	bls.n	8004b5a <UART_SetConfig+0x4a6>
 8004b2c:	69bb      	ldr	r3, [r7, #24]
 8004b2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b32:	d212      	bcs.n	8004b5a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	f023 030f 	bic.w	r3, r3, #15
 8004b3c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	085b      	lsrs	r3, r3, #1
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	f003 0307 	and.w	r3, r3, #7
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	8afb      	ldrh	r3, [r7, #22]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	8afa      	ldrh	r2, [r7, #22]
 8004b56:	60da      	str	r2, [r3, #12]
 8004b58:	e052      	b.n	8004c00 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004b60:	e04e      	b.n	8004c00 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b62:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004b66:	2b08      	cmp	r3, #8
 8004b68:	d827      	bhi.n	8004bba <UART_SetConfig+0x506>
 8004b6a:	a201      	add	r2, pc, #4	; (adr r2, 8004b70 <UART_SetConfig+0x4bc>)
 8004b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b70:	08004b95 	.word	0x08004b95
 8004b74:	08004b9d 	.word	0x08004b9d
 8004b78:	08004ba5 	.word	0x08004ba5
 8004b7c:	08004bbb 	.word	0x08004bbb
 8004b80:	08004bab 	.word	0x08004bab
 8004b84:	08004bbb 	.word	0x08004bbb
 8004b88:	08004bbb 	.word	0x08004bbb
 8004b8c:	08004bbb 	.word	0x08004bbb
 8004b90:	08004bb3 	.word	0x08004bb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b94:	f7fe f9ce 	bl	8002f34 <HAL_RCC_GetPCLK1Freq>
 8004b98:	61f8      	str	r0, [r7, #28]
        break;
 8004b9a:	e014      	b.n	8004bc6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b9c:	f7fe f9e0 	bl	8002f60 <HAL_RCC_GetPCLK2Freq>
 8004ba0:	61f8      	str	r0, [r7, #28]
        break;
 8004ba2:	e010      	b.n	8004bc6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ba4:	4b1e      	ldr	r3, [pc, #120]	; (8004c20 <UART_SetConfig+0x56c>)
 8004ba6:	61fb      	str	r3, [r7, #28]
        break;
 8004ba8:	e00d      	b.n	8004bc6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004baa:	f7fe f92b 	bl	8002e04 <HAL_RCC_GetSysClockFreq>
 8004bae:	61f8      	str	r0, [r7, #28]
        break;
 8004bb0:	e009      	b.n	8004bc6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004bb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004bb6:	61fb      	str	r3, [r7, #28]
        break;
 8004bb8:	e005      	b.n	8004bc6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004bc4:	bf00      	nop
    }

    if (pclk != 0U)
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d019      	beq.n	8004c00 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	085a      	lsrs	r2, r3, #1
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	441a      	add	r2, r3
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bde:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	2b0f      	cmp	r3, #15
 8004be4:	d909      	bls.n	8004bfa <UART_SetConfig+0x546>
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bec:	d205      	bcs.n	8004bfa <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004bee:	69bb      	ldr	r3, [r7, #24]
 8004bf0:	b29a      	uxth	r2, r3
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	60da      	str	r2, [r3, #12]
 8004bf8:	e002      	b.n	8004c00 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004c0c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3728      	adds	r7, #40	; 0x28
 8004c14:	46bd      	mov	sp, r7
 8004c16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c1a:	bf00      	nop
 8004c1c:	40008000 	.word	0x40008000
 8004c20:	00f42400 	.word	0x00f42400

08004c24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c30:	f003 0301 	and.w	r3, r3, #1
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d00a      	beq.n	8004c4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	430a      	orrs	r2, r1
 8004c4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c52:	f003 0302 	and.w	r3, r3, #2
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00a      	beq.n	8004c70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	430a      	orrs	r2, r1
 8004c6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c74:	f003 0304 	and.w	r3, r3, #4
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00a      	beq.n	8004c92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	430a      	orrs	r2, r1
 8004c90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c96:	f003 0308 	and.w	r3, r3, #8
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d00a      	beq.n	8004cb4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	430a      	orrs	r2, r1
 8004cb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb8:	f003 0310 	and.w	r3, r3, #16
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d00a      	beq.n	8004cd6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	430a      	orrs	r2, r1
 8004cd4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cda:	f003 0320 	and.w	r3, r3, #32
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d00a      	beq.n	8004cf8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	430a      	orrs	r2, r1
 8004cf6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d01a      	beq.n	8004d3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	430a      	orrs	r2, r1
 8004d18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d22:	d10a      	bne.n	8004d3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	430a      	orrs	r2, r1
 8004d38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d00a      	beq.n	8004d5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	430a      	orrs	r2, r1
 8004d5a:	605a      	str	r2, [r3, #4]
  }
}
 8004d5c:	bf00      	nop
 8004d5e:	370c      	adds	r7, #12
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr

08004d68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b086      	sub	sp, #24
 8004d6c:	af02      	add	r7, sp, #8
 8004d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d78:	f7fc fff6 	bl	8001d68 <HAL_GetTick>
 8004d7c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0308 	and.w	r3, r3, #8
 8004d88:	2b08      	cmp	r3, #8
 8004d8a:	d10e      	bne.n	8004daa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d8c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d90:	9300      	str	r3, [sp, #0]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f000 f82d 	bl	8004dfa <UART_WaitOnFlagUntilTimeout>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d001      	beq.n	8004daa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004da6:	2303      	movs	r3, #3
 8004da8:	e023      	b.n	8004df2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0304 	and.w	r3, r3, #4
 8004db4:	2b04      	cmp	r3, #4
 8004db6:	d10e      	bne.n	8004dd6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004db8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004dbc:	9300      	str	r3, [sp, #0]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f000 f817 	bl	8004dfa <UART_WaitOnFlagUntilTimeout>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d001      	beq.n	8004dd6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	e00d      	b.n	8004df2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2220      	movs	r2, #32
 8004dda:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2220      	movs	r2, #32
 8004de0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2200      	movs	r2, #0
 8004de6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3710      	adds	r7, #16
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}

08004dfa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004dfa:	b580      	push	{r7, lr}
 8004dfc:	b09c      	sub	sp, #112	; 0x70
 8004dfe:	af00      	add	r7, sp, #0
 8004e00:	60f8      	str	r0, [r7, #12]
 8004e02:	60b9      	str	r1, [r7, #8]
 8004e04:	603b      	str	r3, [r7, #0]
 8004e06:	4613      	mov	r3, r2
 8004e08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e0a:	e0a5      	b.n	8004f58 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e12:	f000 80a1 	beq.w	8004f58 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e16:	f7fc ffa7 	bl	8001d68 <HAL_GetTick>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d302      	bcc.n	8004e2c <UART_WaitOnFlagUntilTimeout+0x32>
 8004e26:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d13e      	bne.n	8004eaa <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e34:	e853 3f00 	ldrex	r3, [r3]
 8004e38:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004e3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e3c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004e40:	667b      	str	r3, [r7, #100]	; 0x64
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	461a      	mov	r2, r3
 8004e48:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e4a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004e4c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e4e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004e50:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004e52:	e841 2300 	strex	r3, r2, [r1]
 8004e56:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004e58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d1e6      	bne.n	8004e2c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	3308      	adds	r3, #8
 8004e64:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e68:	e853 3f00 	ldrex	r3, [r3]
 8004e6c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e70:	f023 0301 	bic.w	r3, r3, #1
 8004e74:	663b      	str	r3, [r7, #96]	; 0x60
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	3308      	adds	r3, #8
 8004e7c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004e7e:	64ba      	str	r2, [r7, #72]	; 0x48
 8004e80:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e82:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004e84:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004e86:	e841 2300 	strex	r3, r2, [r1]
 8004e8a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004e8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d1e5      	bne.n	8004e5e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2220      	movs	r2, #32
 8004e96:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2220      	movs	r2, #32
 8004e9c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	e067      	b.n	8004f7a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 0304 	and.w	r3, r3, #4
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d04f      	beq.n	8004f58 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	69db      	ldr	r3, [r3, #28]
 8004ebe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ec2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ec6:	d147      	bne.n	8004f58 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ed0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eda:	e853 3f00 	ldrex	r3, [r3]
 8004ede:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004ee6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	461a      	mov	r2, r3
 8004eee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ef0:	637b      	str	r3, [r7, #52]	; 0x34
 8004ef2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ef6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ef8:	e841 2300 	strex	r3, r2, [r1]
 8004efc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d1e6      	bne.n	8004ed2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	3308      	adds	r3, #8
 8004f0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	e853 3f00 	ldrex	r3, [r3]
 8004f12:	613b      	str	r3, [r7, #16]
   return(result);
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	f023 0301 	bic.w	r3, r3, #1
 8004f1a:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	3308      	adds	r3, #8
 8004f22:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004f24:	623a      	str	r2, [r7, #32]
 8004f26:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f28:	69f9      	ldr	r1, [r7, #28]
 8004f2a:	6a3a      	ldr	r2, [r7, #32]
 8004f2c:	e841 2300 	strex	r3, r2, [r1]
 8004f30:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f32:	69bb      	ldr	r3, [r7, #24]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d1e5      	bne.n	8004f04 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2220      	movs	r2, #32
 8004f3c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2220      	movs	r2, #32
 8004f42:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2220      	movs	r2, #32
 8004f48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e010      	b.n	8004f7a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	69da      	ldr	r2, [r3, #28]
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	4013      	ands	r3, r2
 8004f62:	68ba      	ldr	r2, [r7, #8]
 8004f64:	429a      	cmp	r2, r3
 8004f66:	bf0c      	ite	eq
 8004f68:	2301      	moveq	r3, #1
 8004f6a:	2300      	movne	r3, #0
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	461a      	mov	r2, r3
 8004f70:	79fb      	ldrb	r3, [r7, #7]
 8004f72:	429a      	cmp	r2, r3
 8004f74:	f43f af4a 	beq.w	8004e0c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	3770      	adds	r7, #112	; 0x70
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}
	...

08004f84 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8004f88:	4904      	ldr	r1, [pc, #16]	; (8004f9c <MX_FATFS_Init+0x18>)
 8004f8a:	4805      	ldr	r0, [pc, #20]	; (8004fa0 <MX_FATFS_Init+0x1c>)
 8004f8c:	f003 f9ca 	bl	8008324 <FATFS_LinkDriver>
 8004f90:	4603      	mov	r3, r0
 8004f92:	461a      	mov	r2, r3
 8004f94:	4b03      	ldr	r3, [pc, #12]	; (8004fa4 <MX_FATFS_Init+0x20>)
 8004f96:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8004f98:	bf00      	nop
 8004f9a:	bd80      	pop	{r7, pc}
 8004f9c:	20002620 	.word	0x20002620
 8004fa0:	20000010 	.word	0x20000010
 8004fa4:	2000261c 	.word	0x2000261c

08004fa8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004fac:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr

08004fb8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b082      	sub	sp, #8
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
	return SD_disk_initialize(pdrv);
 8004fc2:	79fb      	ldrb	r3, [r7, #7]
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f7fc fb4b 	bl	8001660 <SD_disk_initialize>
 8004fca:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3708      	adds	r7, #8
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b082      	sub	sp, #8
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	4603      	mov	r3, r0
 8004fdc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	return SD_disk_status(pdrv);
 8004fde:	79fb      	ldrb	r3, [r7, #7]
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	f7fc fc29 	bl	8001838 <SD_disk_status>
 8004fe6:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	3708      	adds	r7, #8
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b084      	sub	sp, #16
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	60b9      	str	r1, [r7, #8]
 8004ff8:	607a      	str	r2, [r7, #4]
 8004ffa:	603b      	str	r3, [r7, #0]
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv, buff, sector, count);
 8005000:	7bf8      	ldrb	r0, [r7, #15]
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	68b9      	ldr	r1, [r7, #8]
 8005008:	f7fc fc2c 	bl	8001864 <SD_disk_read>
 800500c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800500e:	4618      	mov	r0, r3
 8005010:	3710      	adds	r7, #16
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}

08005016 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8005016:	b580      	push	{r7, lr}
 8005018:	b084      	sub	sp, #16
 800501a:	af00      	add	r7, sp, #0
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	607a      	str	r2, [r7, #4]
 8005020:	603b      	str	r3, [r7, #0]
 8005022:	4603      	mov	r3, r0
 8005024:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 8005026:	7bf8      	ldrb	r0, [r7, #15]
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	68b9      	ldr	r1, [r7, #8]
 800502e:	f7fc fc83 	bl	8001938 <SD_disk_write>
 8005032:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8005034:	4618      	mov	r0, r3
 8005036:	3710      	adds	r7, #16
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}

0800503c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b082      	sub	sp, #8
 8005040:	af00      	add	r7, sp, #0
 8005042:	4603      	mov	r3, r0
 8005044:	603a      	str	r2, [r7, #0]
 8005046:	71fb      	strb	r3, [r7, #7]
 8005048:	460b      	mov	r3, r1
 800504a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	return SD_disk_ioctl(pdrv, cmd, buff);
 800504c:	79b9      	ldrb	r1, [r7, #6]
 800504e:	79fb      	ldrb	r3, [r7, #7]
 8005050:	683a      	ldr	r2, [r7, #0]
 8005052:	4618      	mov	r0, r3
 8005054:	f7fc fcf4 	bl	8001a40 <SD_disk_ioctl>
 8005058:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800505a:	4618      	mov	r0, r3
 800505c:	3708      	adds	r7, #8
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
	...

08005064 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b084      	sub	sp, #16
 8005068:	af00      	add	r7, sp, #0
 800506a:	4603      	mov	r3, r0
 800506c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800506e:	79fb      	ldrb	r3, [r7, #7]
 8005070:	4a08      	ldr	r2, [pc, #32]	; (8005094 <disk_status+0x30>)
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	4413      	add	r3, r2
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	79fa      	ldrb	r2, [r7, #7]
 800507c:	4905      	ldr	r1, [pc, #20]	; (8005094 <disk_status+0x30>)
 800507e:	440a      	add	r2, r1
 8005080:	7a12      	ldrb	r2, [r2, #8]
 8005082:	4610      	mov	r0, r2
 8005084:	4798      	blx	r3
 8005086:	4603      	mov	r3, r0
 8005088:	73fb      	strb	r3, [r7, #15]
  return stat;
 800508a:	7bfb      	ldrb	r3, [r7, #15]
}
 800508c:	4618      	mov	r0, r3
 800508e:	3710      	adds	r7, #16
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}
 8005094:	2000284c 	.word	0x2000284c

08005098 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	4603      	mov	r3, r0
 80050a0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80050a2:	2300      	movs	r3, #0
 80050a4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80050a6:	79fb      	ldrb	r3, [r7, #7]
 80050a8:	4a0d      	ldr	r2, [pc, #52]	; (80050e0 <disk_initialize+0x48>)
 80050aa:	5cd3      	ldrb	r3, [r2, r3]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d111      	bne.n	80050d4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80050b0:	79fb      	ldrb	r3, [r7, #7]
 80050b2:	4a0b      	ldr	r2, [pc, #44]	; (80050e0 <disk_initialize+0x48>)
 80050b4:	2101      	movs	r1, #1
 80050b6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80050b8:	79fb      	ldrb	r3, [r7, #7]
 80050ba:	4a09      	ldr	r2, [pc, #36]	; (80050e0 <disk_initialize+0x48>)
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	4413      	add	r3, r2
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	79fa      	ldrb	r2, [r7, #7]
 80050c6:	4906      	ldr	r1, [pc, #24]	; (80050e0 <disk_initialize+0x48>)
 80050c8:	440a      	add	r2, r1
 80050ca:	7a12      	ldrb	r2, [r2, #8]
 80050cc:	4610      	mov	r0, r2
 80050ce:	4798      	blx	r3
 80050d0:	4603      	mov	r3, r0
 80050d2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80050d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3710      	adds	r7, #16
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	2000284c 	.word	0x2000284c

080050e4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80050e4:	b590      	push	{r4, r7, lr}
 80050e6:	b087      	sub	sp, #28
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60b9      	str	r1, [r7, #8]
 80050ec:	607a      	str	r2, [r7, #4]
 80050ee:	603b      	str	r3, [r7, #0]
 80050f0:	4603      	mov	r3, r0
 80050f2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80050f4:	7bfb      	ldrb	r3, [r7, #15]
 80050f6:	4a0a      	ldr	r2, [pc, #40]	; (8005120 <disk_read+0x3c>)
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	4413      	add	r3, r2
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	689c      	ldr	r4, [r3, #8]
 8005100:	7bfb      	ldrb	r3, [r7, #15]
 8005102:	4a07      	ldr	r2, [pc, #28]	; (8005120 <disk_read+0x3c>)
 8005104:	4413      	add	r3, r2
 8005106:	7a18      	ldrb	r0, [r3, #8]
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	68b9      	ldr	r1, [r7, #8]
 800510e:	47a0      	blx	r4
 8005110:	4603      	mov	r3, r0
 8005112:	75fb      	strb	r3, [r7, #23]
  return res;
 8005114:	7dfb      	ldrb	r3, [r7, #23]
}
 8005116:	4618      	mov	r0, r3
 8005118:	371c      	adds	r7, #28
 800511a:	46bd      	mov	sp, r7
 800511c:	bd90      	pop	{r4, r7, pc}
 800511e:	bf00      	nop
 8005120:	2000284c 	.word	0x2000284c

08005124 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005124:	b590      	push	{r4, r7, lr}
 8005126:	b087      	sub	sp, #28
 8005128:	af00      	add	r7, sp, #0
 800512a:	60b9      	str	r1, [r7, #8]
 800512c:	607a      	str	r2, [r7, #4]
 800512e:	603b      	str	r3, [r7, #0]
 8005130:	4603      	mov	r3, r0
 8005132:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8005134:	7bfb      	ldrb	r3, [r7, #15]
 8005136:	4a0a      	ldr	r2, [pc, #40]	; (8005160 <disk_write+0x3c>)
 8005138:	009b      	lsls	r3, r3, #2
 800513a:	4413      	add	r3, r2
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	68dc      	ldr	r4, [r3, #12]
 8005140:	7bfb      	ldrb	r3, [r7, #15]
 8005142:	4a07      	ldr	r2, [pc, #28]	; (8005160 <disk_write+0x3c>)
 8005144:	4413      	add	r3, r2
 8005146:	7a18      	ldrb	r0, [r3, #8]
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	68b9      	ldr	r1, [r7, #8]
 800514e:	47a0      	blx	r4
 8005150:	4603      	mov	r3, r0
 8005152:	75fb      	strb	r3, [r7, #23]
  return res;
 8005154:	7dfb      	ldrb	r3, [r7, #23]
}
 8005156:	4618      	mov	r0, r3
 8005158:	371c      	adds	r7, #28
 800515a:	46bd      	mov	sp, r7
 800515c:	bd90      	pop	{r4, r7, pc}
 800515e:	bf00      	nop
 8005160:	2000284c 	.word	0x2000284c

08005164 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b084      	sub	sp, #16
 8005168:	af00      	add	r7, sp, #0
 800516a:	4603      	mov	r3, r0
 800516c:	603a      	str	r2, [r7, #0]
 800516e:	71fb      	strb	r3, [r7, #7]
 8005170:	460b      	mov	r3, r1
 8005172:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8005174:	79fb      	ldrb	r3, [r7, #7]
 8005176:	4a09      	ldr	r2, [pc, #36]	; (800519c <disk_ioctl+0x38>)
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	4413      	add	r3, r2
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	691b      	ldr	r3, [r3, #16]
 8005180:	79fa      	ldrb	r2, [r7, #7]
 8005182:	4906      	ldr	r1, [pc, #24]	; (800519c <disk_ioctl+0x38>)
 8005184:	440a      	add	r2, r1
 8005186:	7a10      	ldrb	r0, [r2, #8]
 8005188:	79b9      	ldrb	r1, [r7, #6]
 800518a:	683a      	ldr	r2, [r7, #0]
 800518c:	4798      	blx	r3
 800518e:	4603      	mov	r3, r0
 8005190:	73fb      	strb	r3, [r7, #15]
  return res;
 8005192:	7bfb      	ldrb	r3, [r7, #15]
}
 8005194:	4618      	mov	r0, r3
 8005196:	3710      	adds	r7, #16
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}
 800519c:	2000284c 	.word	0x2000284c

080051a0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80051a0:	b480      	push	{r7}
 80051a2:	b085      	sub	sp, #20
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	3301      	adds	r3, #1
 80051ac:	781b      	ldrb	r3, [r3, #0]
 80051ae:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80051b0:	89fb      	ldrh	r3, [r7, #14]
 80051b2:	021b      	lsls	r3, r3, #8
 80051b4:	b21a      	sxth	r2, r3
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	781b      	ldrb	r3, [r3, #0]
 80051ba:	b21b      	sxth	r3, r3
 80051bc:	4313      	orrs	r3, r2
 80051be:	b21b      	sxth	r3, r3
 80051c0:	81fb      	strh	r3, [r7, #14]
	return rv;
 80051c2:	89fb      	ldrh	r3, [r7, #14]
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3714      	adds	r7, #20
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80051d0:	b480      	push	{r7}
 80051d2:	b085      	sub	sp, #20
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	3303      	adds	r3, #3
 80051dc:	781b      	ldrb	r3, [r3, #0]
 80051de:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	021b      	lsls	r3, r3, #8
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	3202      	adds	r2, #2
 80051e8:	7812      	ldrb	r2, [r2, #0]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	021b      	lsls	r3, r3, #8
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	3201      	adds	r2, #1
 80051f6:	7812      	ldrb	r2, [r2, #0]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	021b      	lsls	r3, r3, #8
 8005200:	687a      	ldr	r2, [r7, #4]
 8005202:	7812      	ldrb	r2, [r2, #0]
 8005204:	4313      	orrs	r3, r2
 8005206:	60fb      	str	r3, [r7, #12]
	return rv;
 8005208:	68fb      	ldr	r3, [r7, #12]
}
 800520a:	4618      	mov	r0, r3
 800520c:	3714      	adds	r7, #20
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr

08005216 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8005216:	b480      	push	{r7}
 8005218:	b083      	sub	sp, #12
 800521a:	af00      	add	r7, sp, #0
 800521c:	6078      	str	r0, [r7, #4]
 800521e:	460b      	mov	r3, r1
 8005220:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	1c5a      	adds	r2, r3, #1
 8005226:	607a      	str	r2, [r7, #4]
 8005228:	887a      	ldrh	r2, [r7, #2]
 800522a:	b2d2      	uxtb	r2, r2
 800522c:	701a      	strb	r2, [r3, #0]
 800522e:	887b      	ldrh	r3, [r7, #2]
 8005230:	0a1b      	lsrs	r3, r3, #8
 8005232:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	1c5a      	adds	r2, r3, #1
 8005238:	607a      	str	r2, [r7, #4]
 800523a:	887a      	ldrh	r2, [r7, #2]
 800523c:	b2d2      	uxtb	r2, r2
 800523e:	701a      	strb	r2, [r3, #0]
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
 8005254:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	1c5a      	adds	r2, r3, #1
 800525a:	607a      	str	r2, [r7, #4]
 800525c:	683a      	ldr	r2, [r7, #0]
 800525e:	b2d2      	uxtb	r2, r2
 8005260:	701a      	strb	r2, [r3, #0]
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	0a1b      	lsrs	r3, r3, #8
 8005266:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	1c5a      	adds	r2, r3, #1
 800526c:	607a      	str	r2, [r7, #4]
 800526e:	683a      	ldr	r2, [r7, #0]
 8005270:	b2d2      	uxtb	r2, r2
 8005272:	701a      	strb	r2, [r3, #0]
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	0a1b      	lsrs	r3, r3, #8
 8005278:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	1c5a      	adds	r2, r3, #1
 800527e:	607a      	str	r2, [r7, #4]
 8005280:	683a      	ldr	r2, [r7, #0]
 8005282:	b2d2      	uxtb	r2, r2
 8005284:	701a      	strb	r2, [r3, #0]
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	0a1b      	lsrs	r3, r3, #8
 800528a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	1c5a      	adds	r2, r3, #1
 8005290:	607a      	str	r2, [r7, #4]
 8005292:	683a      	ldr	r2, [r7, #0]
 8005294:	b2d2      	uxtb	r2, r2
 8005296:	701a      	strb	r2, [r3, #0]
}
 8005298:	bf00      	nop
 800529a:	370c      	adds	r7, #12
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80052a4:	b480      	push	{r7}
 80052a6:	b087      	sub	sp, #28
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80052b4:	68bb      	ldr	r3, [r7, #8]
 80052b6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00d      	beq.n	80052da <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80052be:	693a      	ldr	r2, [r7, #16]
 80052c0:	1c53      	adds	r3, r2, #1
 80052c2:	613b      	str	r3, [r7, #16]
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	1c59      	adds	r1, r3, #1
 80052c8:	6179      	str	r1, [r7, #20]
 80052ca:	7812      	ldrb	r2, [r2, #0]
 80052cc:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	3b01      	subs	r3, #1
 80052d2:	607b      	str	r3, [r7, #4]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d1f1      	bne.n	80052be <mem_cpy+0x1a>
	}
}
 80052da:	bf00      	nop
 80052dc:	371c      	adds	r7, #28
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr

080052e6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80052e6:	b480      	push	{r7}
 80052e8:	b087      	sub	sp, #28
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	60f8      	str	r0, [r7, #12]
 80052ee:	60b9      	str	r1, [r7, #8]
 80052f0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	1c5a      	adds	r2, r3, #1
 80052fa:	617a      	str	r2, [r7, #20]
 80052fc:	68ba      	ldr	r2, [r7, #8]
 80052fe:	b2d2      	uxtb	r2, r2
 8005300:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	3b01      	subs	r3, #1
 8005306:	607b      	str	r3, [r7, #4]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1f3      	bne.n	80052f6 <mem_set+0x10>
}
 800530e:	bf00      	nop
 8005310:	bf00      	nop
 8005312:	371c      	adds	r7, #28
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800531c:	b480      	push	{r7}
 800531e:	b089      	sub	sp, #36	; 0x24
 8005320:	af00      	add	r7, sp, #0
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	61fb      	str	r3, [r7, #28]
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005330:	2300      	movs	r3, #0
 8005332:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005334:	69fb      	ldr	r3, [r7, #28]
 8005336:	1c5a      	adds	r2, r3, #1
 8005338:	61fa      	str	r2, [r7, #28]
 800533a:	781b      	ldrb	r3, [r3, #0]
 800533c:	4619      	mov	r1, r3
 800533e:	69bb      	ldr	r3, [r7, #24]
 8005340:	1c5a      	adds	r2, r3, #1
 8005342:	61ba      	str	r2, [r7, #24]
 8005344:	781b      	ldrb	r3, [r3, #0]
 8005346:	1acb      	subs	r3, r1, r3
 8005348:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	3b01      	subs	r3, #1
 800534e:	607b      	str	r3, [r7, #4]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d002      	beq.n	800535c <mem_cmp+0x40>
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d0eb      	beq.n	8005334 <mem_cmp+0x18>

	return r;
 800535c:	697b      	ldr	r3, [r7, #20]
}
 800535e:	4618      	mov	r0, r3
 8005360:	3724      	adds	r7, #36	; 0x24
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr

0800536a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800536a:	b480      	push	{r7}
 800536c:	b083      	sub	sp, #12
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
 8005372:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005374:	e002      	b.n	800537c <chk_chr+0x12>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	3301      	adds	r3, #1
 800537a:	607b      	str	r3, [r7, #4]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	781b      	ldrb	r3, [r3, #0]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d005      	beq.n	8005390 <chk_chr+0x26>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	781b      	ldrb	r3, [r3, #0]
 8005388:	461a      	mov	r2, r3
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	4293      	cmp	r3, r2
 800538e:	d1f2      	bne.n	8005376 <chk_chr+0xc>
	return *str;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	781b      	ldrb	r3, [r3, #0]
}
 8005394:	4618      	mov	r0, r3
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80053aa:	2300      	movs	r3, #0
 80053ac:	60bb      	str	r3, [r7, #8]
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	60fb      	str	r3, [r7, #12]
 80053b2:	e029      	b.n	8005408 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80053b4:	4a27      	ldr	r2, [pc, #156]	; (8005454 <chk_lock+0xb4>)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	011b      	lsls	r3, r3, #4
 80053ba:	4413      	add	r3, r2
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d01d      	beq.n	80053fe <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80053c2:	4a24      	ldr	r2, [pc, #144]	; (8005454 <chk_lock+0xb4>)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	011b      	lsls	r3, r3, #4
 80053c8:	4413      	add	r3, r2
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d116      	bne.n	8005402 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80053d4:	4a1f      	ldr	r2, [pc, #124]	; (8005454 <chk_lock+0xb4>)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	011b      	lsls	r3, r3, #4
 80053da:	4413      	add	r3, r2
 80053dc:	3304      	adds	r3, #4
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d10c      	bne.n	8005402 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80053e8:	4a1a      	ldr	r2, [pc, #104]	; (8005454 <chk_lock+0xb4>)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	011b      	lsls	r3, r3, #4
 80053ee:	4413      	add	r3, r2
 80053f0:	3308      	adds	r3, #8
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d102      	bne.n	8005402 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80053fc:	e007      	b.n	800540e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80053fe:	2301      	movs	r3, #1
 8005400:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	3301      	adds	r3, #1
 8005406:	60fb      	str	r3, [r7, #12]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2b01      	cmp	r3, #1
 800540c:	d9d2      	bls.n	80053b4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2b02      	cmp	r3, #2
 8005412:	d109      	bne.n	8005428 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d102      	bne.n	8005420 <chk_lock+0x80>
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	2b02      	cmp	r3, #2
 800541e:	d101      	bne.n	8005424 <chk_lock+0x84>
 8005420:	2300      	movs	r3, #0
 8005422:	e010      	b.n	8005446 <chk_lock+0xa6>
 8005424:	2312      	movs	r3, #18
 8005426:	e00e      	b.n	8005446 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d108      	bne.n	8005440 <chk_lock+0xa0>
 800542e:	4a09      	ldr	r2, [pc, #36]	; (8005454 <chk_lock+0xb4>)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	011b      	lsls	r3, r3, #4
 8005434:	4413      	add	r3, r2
 8005436:	330c      	adds	r3, #12
 8005438:	881b      	ldrh	r3, [r3, #0]
 800543a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800543e:	d101      	bne.n	8005444 <chk_lock+0xa4>
 8005440:	2310      	movs	r3, #16
 8005442:	e000      	b.n	8005446 <chk_lock+0xa6>
 8005444:	2300      	movs	r3, #0
}
 8005446:	4618      	mov	r0, r3
 8005448:	3714      	adds	r7, #20
 800544a:	46bd      	mov	sp, r7
 800544c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005450:	4770      	bx	lr
 8005452:	bf00      	nop
 8005454:	2000262c 	.word	0x2000262c

08005458 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800545e:	2300      	movs	r3, #0
 8005460:	607b      	str	r3, [r7, #4]
 8005462:	e002      	b.n	800546a <enq_lock+0x12>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	3301      	adds	r3, #1
 8005468:	607b      	str	r3, [r7, #4]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2b01      	cmp	r3, #1
 800546e:	d806      	bhi.n	800547e <enq_lock+0x26>
 8005470:	4a09      	ldr	r2, [pc, #36]	; (8005498 <enq_lock+0x40>)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	011b      	lsls	r3, r3, #4
 8005476:	4413      	add	r3, r2
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d1f2      	bne.n	8005464 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2b02      	cmp	r3, #2
 8005482:	bf14      	ite	ne
 8005484:	2301      	movne	r3, #1
 8005486:	2300      	moveq	r3, #0
 8005488:	b2db      	uxtb	r3, r3
}
 800548a:	4618      	mov	r0, r3
 800548c:	370c      	adds	r7, #12
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop
 8005498:	2000262c 	.word	0x2000262c

0800549c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800549c:	b480      	push	{r7}
 800549e:	b085      	sub	sp, #20
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80054a6:	2300      	movs	r3, #0
 80054a8:	60fb      	str	r3, [r7, #12]
 80054aa:	e01f      	b.n	80054ec <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80054ac:	4a41      	ldr	r2, [pc, #260]	; (80055b4 <inc_lock+0x118>)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	011b      	lsls	r3, r3, #4
 80054b2:	4413      	add	r3, r2
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	429a      	cmp	r2, r3
 80054bc:	d113      	bne.n	80054e6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80054be:	4a3d      	ldr	r2, [pc, #244]	; (80055b4 <inc_lock+0x118>)
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	011b      	lsls	r3, r3, #4
 80054c4:	4413      	add	r3, r2
 80054c6:	3304      	adds	r3, #4
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d109      	bne.n	80054e6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80054d2:	4a38      	ldr	r2, [pc, #224]	; (80055b4 <inc_lock+0x118>)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	011b      	lsls	r3, r3, #4
 80054d8:	4413      	add	r3, r2
 80054da:	3308      	adds	r3, #8
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d006      	beq.n	80054f4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	3301      	adds	r3, #1
 80054ea:	60fb      	str	r3, [r7, #12]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	d9dc      	bls.n	80054ac <inc_lock+0x10>
 80054f2:	e000      	b.n	80054f6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80054f4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2b02      	cmp	r3, #2
 80054fa:	d132      	bne.n	8005562 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80054fc:	2300      	movs	r3, #0
 80054fe:	60fb      	str	r3, [r7, #12]
 8005500:	e002      	b.n	8005508 <inc_lock+0x6c>
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	3301      	adds	r3, #1
 8005506:	60fb      	str	r3, [r7, #12]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2b01      	cmp	r3, #1
 800550c:	d806      	bhi.n	800551c <inc_lock+0x80>
 800550e:	4a29      	ldr	r2, [pc, #164]	; (80055b4 <inc_lock+0x118>)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	011b      	lsls	r3, r3, #4
 8005514:	4413      	add	r3, r2
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d1f2      	bne.n	8005502 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2b02      	cmp	r3, #2
 8005520:	d101      	bne.n	8005526 <inc_lock+0x8a>
 8005522:	2300      	movs	r3, #0
 8005524:	e040      	b.n	80055a8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	4922      	ldr	r1, [pc, #136]	; (80055b4 <inc_lock+0x118>)
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	011b      	lsls	r3, r3, #4
 8005530:	440b      	add	r3, r1
 8005532:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	689a      	ldr	r2, [r3, #8]
 8005538:	491e      	ldr	r1, [pc, #120]	; (80055b4 <inc_lock+0x118>)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	011b      	lsls	r3, r3, #4
 800553e:	440b      	add	r3, r1
 8005540:	3304      	adds	r3, #4
 8005542:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	695a      	ldr	r2, [r3, #20]
 8005548:	491a      	ldr	r1, [pc, #104]	; (80055b4 <inc_lock+0x118>)
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	011b      	lsls	r3, r3, #4
 800554e:	440b      	add	r3, r1
 8005550:	3308      	adds	r3, #8
 8005552:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8005554:	4a17      	ldr	r2, [pc, #92]	; (80055b4 <inc_lock+0x118>)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	011b      	lsls	r3, r3, #4
 800555a:	4413      	add	r3, r2
 800555c:	330c      	adds	r3, #12
 800555e:	2200      	movs	r2, #0
 8005560:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d009      	beq.n	800557c <inc_lock+0xe0>
 8005568:	4a12      	ldr	r2, [pc, #72]	; (80055b4 <inc_lock+0x118>)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	011b      	lsls	r3, r3, #4
 800556e:	4413      	add	r3, r2
 8005570:	330c      	adds	r3, #12
 8005572:	881b      	ldrh	r3, [r3, #0]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d001      	beq.n	800557c <inc_lock+0xe0>
 8005578:	2300      	movs	r3, #0
 800557a:	e015      	b.n	80055a8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d108      	bne.n	8005594 <inc_lock+0xf8>
 8005582:	4a0c      	ldr	r2, [pc, #48]	; (80055b4 <inc_lock+0x118>)
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	011b      	lsls	r3, r3, #4
 8005588:	4413      	add	r3, r2
 800558a:	330c      	adds	r3, #12
 800558c:	881b      	ldrh	r3, [r3, #0]
 800558e:	3301      	adds	r3, #1
 8005590:	b29a      	uxth	r2, r3
 8005592:	e001      	b.n	8005598 <inc_lock+0xfc>
 8005594:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005598:	4906      	ldr	r1, [pc, #24]	; (80055b4 <inc_lock+0x118>)
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	011b      	lsls	r3, r3, #4
 800559e:	440b      	add	r3, r1
 80055a0:	330c      	adds	r3, #12
 80055a2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	3301      	adds	r3, #1
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3714      	adds	r7, #20
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr
 80055b4:	2000262c 	.word	0x2000262c

080055b8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b085      	sub	sp, #20
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	3b01      	subs	r3, #1
 80055c4:	607b      	str	r3, [r7, #4]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d825      	bhi.n	8005618 <dec_lock+0x60>
		n = Files[i].ctr;
 80055cc:	4a17      	ldr	r2, [pc, #92]	; (800562c <dec_lock+0x74>)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	011b      	lsls	r3, r3, #4
 80055d2:	4413      	add	r3, r2
 80055d4:	330c      	adds	r3, #12
 80055d6:	881b      	ldrh	r3, [r3, #0]
 80055d8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80055da:	89fb      	ldrh	r3, [r7, #14]
 80055dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055e0:	d101      	bne.n	80055e6 <dec_lock+0x2e>
 80055e2:	2300      	movs	r3, #0
 80055e4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80055e6:	89fb      	ldrh	r3, [r7, #14]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d002      	beq.n	80055f2 <dec_lock+0x3a>
 80055ec:	89fb      	ldrh	r3, [r7, #14]
 80055ee:	3b01      	subs	r3, #1
 80055f0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80055f2:	4a0e      	ldr	r2, [pc, #56]	; (800562c <dec_lock+0x74>)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	011b      	lsls	r3, r3, #4
 80055f8:	4413      	add	r3, r2
 80055fa:	330c      	adds	r3, #12
 80055fc:	89fa      	ldrh	r2, [r7, #14]
 80055fe:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005600:	89fb      	ldrh	r3, [r7, #14]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d105      	bne.n	8005612 <dec_lock+0x5a>
 8005606:	4a09      	ldr	r2, [pc, #36]	; (800562c <dec_lock+0x74>)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	011b      	lsls	r3, r3, #4
 800560c:	4413      	add	r3, r2
 800560e:	2200      	movs	r2, #0
 8005610:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8005612:	2300      	movs	r3, #0
 8005614:	737b      	strb	r3, [r7, #13]
 8005616:	e001      	b.n	800561c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005618:	2302      	movs	r3, #2
 800561a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800561c:	7b7b      	ldrb	r3, [r7, #13]
}
 800561e:	4618      	mov	r0, r3
 8005620:	3714      	adds	r7, #20
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	2000262c 	.word	0x2000262c

08005630 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005630:	b480      	push	{r7}
 8005632:	b085      	sub	sp, #20
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005638:	2300      	movs	r3, #0
 800563a:	60fb      	str	r3, [r7, #12]
 800563c:	e010      	b.n	8005660 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800563e:	4a0d      	ldr	r2, [pc, #52]	; (8005674 <clear_lock+0x44>)
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	011b      	lsls	r3, r3, #4
 8005644:	4413      	add	r3, r2
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	687a      	ldr	r2, [r7, #4]
 800564a:	429a      	cmp	r2, r3
 800564c:	d105      	bne.n	800565a <clear_lock+0x2a>
 800564e:	4a09      	ldr	r2, [pc, #36]	; (8005674 <clear_lock+0x44>)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	011b      	lsls	r3, r3, #4
 8005654:	4413      	add	r3, r2
 8005656:	2200      	movs	r2, #0
 8005658:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	3301      	adds	r3, #1
 800565e:	60fb      	str	r3, [r7, #12]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d9eb      	bls.n	800563e <clear_lock+0xe>
	}
}
 8005666:	bf00      	nop
 8005668:	bf00      	nop
 800566a:	3714      	adds	r7, #20
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr
 8005674:	2000262c 	.word	0x2000262c

08005678 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b086      	sub	sp, #24
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005680:	2300      	movs	r3, #0
 8005682:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	78db      	ldrb	r3, [r3, #3]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d034      	beq.n	80056f6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005690:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	7858      	ldrb	r0, [r3, #1]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800569c:	2301      	movs	r3, #1
 800569e:	697a      	ldr	r2, [r7, #20]
 80056a0:	f7ff fd40 	bl	8005124 <disk_write>
 80056a4:	4603      	mov	r3, r0
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d002      	beq.n	80056b0 <sync_window+0x38>
			res = FR_DISK_ERR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	73fb      	strb	r3, [r7, #15]
 80056ae:	e022      	b.n	80056f6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ba:	697a      	ldr	r2, [r7, #20]
 80056bc:	1ad2      	subs	r2, r2, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d217      	bcs.n	80056f6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	789b      	ldrb	r3, [r3, #2]
 80056ca:	613b      	str	r3, [r7, #16]
 80056cc:	e010      	b.n	80056f0 <sync_window+0x78>
					wsect += fs->fsize;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6a1b      	ldr	r3, [r3, #32]
 80056d2:	697a      	ldr	r2, [r7, #20]
 80056d4:	4413      	add	r3, r2
 80056d6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	7858      	ldrb	r0, [r3, #1]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80056e2:	2301      	movs	r3, #1
 80056e4:	697a      	ldr	r2, [r7, #20]
 80056e6:	f7ff fd1d 	bl	8005124 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	3b01      	subs	r3, #1
 80056ee:	613b      	str	r3, [r7, #16]
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d8eb      	bhi.n	80056ce <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80056f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3718      	adds	r7, #24
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}

08005700 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b084      	sub	sp, #16
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800570a:	2300      	movs	r3, #0
 800570c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005712:	683a      	ldr	r2, [r7, #0]
 8005714:	429a      	cmp	r2, r3
 8005716:	d01b      	beq.n	8005750 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f7ff ffad 	bl	8005678 <sync_window>
 800571e:	4603      	mov	r3, r0
 8005720:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005722:	7bfb      	ldrb	r3, [r7, #15]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d113      	bne.n	8005750 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	7858      	ldrb	r0, [r3, #1]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005732:	2301      	movs	r3, #1
 8005734:	683a      	ldr	r2, [r7, #0]
 8005736:	f7ff fcd5 	bl	80050e4 <disk_read>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d004      	beq.n	800574a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005740:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005744:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005746:	2301      	movs	r3, #1
 8005748:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	683a      	ldr	r2, [r7, #0]
 800574e:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8005750:	7bfb      	ldrb	r3, [r7, #15]
}
 8005752:	4618      	mov	r0, r3
 8005754:	3710      	adds	r7, #16
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
	...

0800575c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f7ff ff87 	bl	8005678 <sync_window>
 800576a:	4603      	mov	r3, r0
 800576c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800576e:	7bfb      	ldrb	r3, [r7, #15]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d159      	bne.n	8005828 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	781b      	ldrb	r3, [r3, #0]
 8005778:	2b03      	cmp	r3, #3
 800577a:	d149      	bne.n	8005810 <sync_fs+0xb4>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	791b      	ldrb	r3, [r3, #4]
 8005780:	2b01      	cmp	r3, #1
 8005782:	d145      	bne.n	8005810 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	899b      	ldrh	r3, [r3, #12]
 800578e:	461a      	mov	r2, r3
 8005790:	2100      	movs	r1, #0
 8005792:	f7ff fda8 	bl	80052e6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	3338      	adds	r3, #56	; 0x38
 800579a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800579e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80057a2:	4618      	mov	r0, r3
 80057a4:	f7ff fd37 	bl	8005216 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	3338      	adds	r3, #56	; 0x38
 80057ac:	4921      	ldr	r1, [pc, #132]	; (8005834 <sync_fs+0xd8>)
 80057ae:	4618      	mov	r0, r3
 80057b0:	f7ff fd4c 	bl	800524c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	3338      	adds	r3, #56	; 0x38
 80057b8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80057bc:	491e      	ldr	r1, [pc, #120]	; (8005838 <sync_fs+0xdc>)
 80057be:	4618      	mov	r0, r3
 80057c0:	f7ff fd44 	bl	800524c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	3338      	adds	r3, #56	; 0x38
 80057c8:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	699b      	ldr	r3, [r3, #24]
 80057d0:	4619      	mov	r1, r3
 80057d2:	4610      	mov	r0, r2
 80057d4:	f7ff fd3a 	bl	800524c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	3338      	adds	r3, #56	; 0x38
 80057dc:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	695b      	ldr	r3, [r3, #20]
 80057e4:	4619      	mov	r1, r3
 80057e6:	4610      	mov	r0, r2
 80057e8:	f7ff fd30 	bl	800524c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f0:	1c5a      	adds	r2, r3, #1
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	7858      	ldrb	r0, [r3, #1]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005804:	2301      	movs	r3, #1
 8005806:	f7ff fc8d 	bl	8005124 <disk_write>
			fs->fsi_flag = 0;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	785b      	ldrb	r3, [r3, #1]
 8005814:	2200      	movs	r2, #0
 8005816:	2100      	movs	r1, #0
 8005818:	4618      	mov	r0, r3
 800581a:	f7ff fca3 	bl	8005164 <disk_ioctl>
 800581e:	4603      	mov	r3, r0
 8005820:	2b00      	cmp	r3, #0
 8005822:	d001      	beq.n	8005828 <sync_fs+0xcc>
 8005824:	2301      	movs	r3, #1
 8005826:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8005828:	7bfb      	ldrb	r3, [r7, #15]
}
 800582a:	4618      	mov	r0, r3
 800582c:	3710      	adds	r7, #16
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	41615252 	.word	0x41615252
 8005838:	61417272 	.word	0x61417272

0800583c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	3b02      	subs	r3, #2
 800584a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	69db      	ldr	r3, [r3, #28]
 8005850:	3b02      	subs	r3, #2
 8005852:	683a      	ldr	r2, [r7, #0]
 8005854:	429a      	cmp	r2, r3
 8005856:	d301      	bcc.n	800585c <clust2sect+0x20>
 8005858:	2300      	movs	r3, #0
 800585a:	e008      	b.n	800586e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	895b      	ldrh	r3, [r3, #10]
 8005860:	461a      	mov	r2, r3
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	fb03 f202 	mul.w	r2, r3, r2
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800586c:	4413      	add	r3, r2
}
 800586e:	4618      	mov	r0, r3
 8005870:	370c      	adds	r7, #12
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr

0800587a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800587a:	b580      	push	{r7, lr}
 800587c:	b086      	sub	sp, #24
 800587e:	af00      	add	r7, sp, #0
 8005880:	6078      	str	r0, [r7, #4]
 8005882:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	2b01      	cmp	r3, #1
 800588e:	d904      	bls.n	800589a <get_fat+0x20>
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	69db      	ldr	r3, [r3, #28]
 8005894:	683a      	ldr	r2, [r7, #0]
 8005896:	429a      	cmp	r2, r3
 8005898:	d302      	bcc.n	80058a0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800589a:	2301      	movs	r3, #1
 800589c:	617b      	str	r3, [r7, #20]
 800589e:	e0bb      	b.n	8005a18 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80058a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80058a4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	2b03      	cmp	r3, #3
 80058ac:	f000 8083 	beq.w	80059b6 <get_fat+0x13c>
 80058b0:	2b03      	cmp	r3, #3
 80058b2:	f300 80a7 	bgt.w	8005a04 <get_fat+0x18a>
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d002      	beq.n	80058c0 <get_fat+0x46>
 80058ba:	2b02      	cmp	r3, #2
 80058bc:	d056      	beq.n	800596c <get_fat+0xf2>
 80058be:	e0a1      	b.n	8005a04 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	60fb      	str	r3, [r7, #12]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	085b      	lsrs	r3, r3, #1
 80058c8:	68fa      	ldr	r2, [r7, #12]
 80058ca:	4413      	add	r3, r2
 80058cc:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	899b      	ldrh	r3, [r3, #12]
 80058d6:	4619      	mov	r1, r3
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	fbb3 f3f1 	udiv	r3, r3, r1
 80058de:	4413      	add	r3, r2
 80058e0:	4619      	mov	r1, r3
 80058e2:	6938      	ldr	r0, [r7, #16]
 80058e4:	f7ff ff0c 	bl	8005700 <move_window>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	f040 808d 	bne.w	8005a0a <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	1c5a      	adds	r2, r3, #1
 80058f4:	60fa      	str	r2, [r7, #12]
 80058f6:	693a      	ldr	r2, [r7, #16]
 80058f8:	8992      	ldrh	r2, [r2, #12]
 80058fa:	fbb3 f1f2 	udiv	r1, r3, r2
 80058fe:	fb01 f202 	mul.w	r2, r1, r2
 8005902:	1a9b      	subs	r3, r3, r2
 8005904:	693a      	ldr	r2, [r7, #16]
 8005906:	4413      	add	r3, r2
 8005908:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800590c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	899b      	ldrh	r3, [r3, #12]
 8005916:	4619      	mov	r1, r3
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	fbb3 f3f1 	udiv	r3, r3, r1
 800591e:	4413      	add	r3, r2
 8005920:	4619      	mov	r1, r3
 8005922:	6938      	ldr	r0, [r7, #16]
 8005924:	f7ff feec 	bl	8005700 <move_window>
 8005928:	4603      	mov	r3, r0
 800592a:	2b00      	cmp	r3, #0
 800592c:	d16f      	bne.n	8005a0e <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	899b      	ldrh	r3, [r3, #12]
 8005932:	461a      	mov	r2, r3
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	fbb3 f1f2 	udiv	r1, r3, r2
 800593a:	fb01 f202 	mul.w	r2, r1, r2
 800593e:	1a9b      	subs	r3, r3, r2
 8005940:	693a      	ldr	r2, [r7, #16]
 8005942:	4413      	add	r3, r2
 8005944:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005948:	021b      	lsls	r3, r3, #8
 800594a:	461a      	mov	r2, r3
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	4313      	orrs	r3, r2
 8005950:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	f003 0301 	and.w	r3, r3, #1
 8005958:	2b00      	cmp	r3, #0
 800595a:	d002      	beq.n	8005962 <get_fat+0xe8>
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	091b      	lsrs	r3, r3, #4
 8005960:	e002      	b.n	8005968 <get_fat+0xee>
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005968:	617b      	str	r3, [r7, #20]
			break;
 800596a:	e055      	b.n	8005a18 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	899b      	ldrh	r3, [r3, #12]
 8005974:	085b      	lsrs	r3, r3, #1
 8005976:	b29b      	uxth	r3, r3
 8005978:	4619      	mov	r1, r3
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	fbb3 f3f1 	udiv	r3, r3, r1
 8005980:	4413      	add	r3, r2
 8005982:	4619      	mov	r1, r3
 8005984:	6938      	ldr	r0, [r7, #16]
 8005986:	f7ff febb 	bl	8005700 <move_window>
 800598a:	4603      	mov	r3, r0
 800598c:	2b00      	cmp	r3, #0
 800598e:	d140      	bne.n	8005a12 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005990:	693b      	ldr	r3, [r7, #16]
 8005992:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	005b      	lsls	r3, r3, #1
 800599a:	693a      	ldr	r2, [r7, #16]
 800599c:	8992      	ldrh	r2, [r2, #12]
 800599e:	fbb3 f0f2 	udiv	r0, r3, r2
 80059a2:	fb00 f202 	mul.w	r2, r0, r2
 80059a6:	1a9b      	subs	r3, r3, r2
 80059a8:	440b      	add	r3, r1
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7ff fbf8 	bl	80051a0 <ld_word>
 80059b0:	4603      	mov	r3, r0
 80059b2:	617b      	str	r3, [r7, #20]
			break;
 80059b4:	e030      	b.n	8005a18 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	899b      	ldrh	r3, [r3, #12]
 80059be:	089b      	lsrs	r3, r3, #2
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	4619      	mov	r1, r3
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80059ca:	4413      	add	r3, r2
 80059cc:	4619      	mov	r1, r3
 80059ce:	6938      	ldr	r0, [r7, #16]
 80059d0:	f7ff fe96 	bl	8005700 <move_window>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d11d      	bne.n	8005a16 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	693a      	ldr	r2, [r7, #16]
 80059e6:	8992      	ldrh	r2, [r2, #12]
 80059e8:	fbb3 f0f2 	udiv	r0, r3, r2
 80059ec:	fb00 f202 	mul.w	r2, r0, r2
 80059f0:	1a9b      	subs	r3, r3, r2
 80059f2:	440b      	add	r3, r1
 80059f4:	4618      	mov	r0, r3
 80059f6:	f7ff fbeb 	bl	80051d0 <ld_dword>
 80059fa:	4603      	mov	r3, r0
 80059fc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005a00:	617b      	str	r3, [r7, #20]
			break;
 8005a02:	e009      	b.n	8005a18 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8005a04:	2301      	movs	r3, #1
 8005a06:	617b      	str	r3, [r7, #20]
 8005a08:	e006      	b.n	8005a18 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005a0a:	bf00      	nop
 8005a0c:	e004      	b.n	8005a18 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005a0e:	bf00      	nop
 8005a10:	e002      	b.n	8005a18 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005a12:	bf00      	nop
 8005a14:	e000      	b.n	8005a18 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005a16:	bf00      	nop
		}
	}

	return val;
 8005a18:	697b      	ldr	r3, [r7, #20]
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3718      	adds	r7, #24
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8005a22:	b590      	push	{r4, r7, lr}
 8005a24:	b089      	sub	sp, #36	; 0x24
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	60f8      	str	r0, [r7, #12]
 8005a2a:	60b9      	str	r1, [r7, #8]
 8005a2c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8005a2e:	2302      	movs	r3, #2
 8005a30:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	f240 8102 	bls.w	8005c3e <put_fat+0x21c>
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	69db      	ldr	r3, [r3, #28]
 8005a3e:	68ba      	ldr	r2, [r7, #8]
 8005a40:	429a      	cmp	r2, r3
 8005a42:	f080 80fc 	bcs.w	8005c3e <put_fat+0x21c>
		switch (fs->fs_type) {
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	2b03      	cmp	r3, #3
 8005a4c:	f000 80b6 	beq.w	8005bbc <put_fat+0x19a>
 8005a50:	2b03      	cmp	r3, #3
 8005a52:	f300 80fd 	bgt.w	8005c50 <put_fat+0x22e>
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d003      	beq.n	8005a62 <put_fat+0x40>
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	f000 8083 	beq.w	8005b66 <put_fat+0x144>
 8005a60:	e0f6      	b.n	8005c50 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	61bb      	str	r3, [r7, #24]
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	085b      	lsrs	r3, r3, #1
 8005a6a:	69ba      	ldr	r2, [r7, #24]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	899b      	ldrh	r3, [r3, #12]
 8005a78:	4619      	mov	r1, r3
 8005a7a:	69bb      	ldr	r3, [r7, #24]
 8005a7c:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a80:	4413      	add	r3, r2
 8005a82:	4619      	mov	r1, r3
 8005a84:	68f8      	ldr	r0, [r7, #12]
 8005a86:	f7ff fe3b 	bl	8005700 <move_window>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005a8e:	7ffb      	ldrb	r3, [r7, #31]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	f040 80d6 	bne.w	8005c42 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005a9c:	69bb      	ldr	r3, [r7, #24]
 8005a9e:	1c5a      	adds	r2, r3, #1
 8005aa0:	61ba      	str	r2, [r7, #24]
 8005aa2:	68fa      	ldr	r2, [r7, #12]
 8005aa4:	8992      	ldrh	r2, [r2, #12]
 8005aa6:	fbb3 f0f2 	udiv	r0, r3, r2
 8005aaa:	fb00 f202 	mul.w	r2, r0, r2
 8005aae:	1a9b      	subs	r3, r3, r2
 8005ab0:	440b      	add	r3, r1
 8005ab2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	f003 0301 	and.w	r3, r3, #1
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d00d      	beq.n	8005ada <put_fat+0xb8>
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	781b      	ldrb	r3, [r3, #0]
 8005ac2:	b25b      	sxtb	r3, r3
 8005ac4:	f003 030f 	and.w	r3, r3, #15
 8005ac8:	b25a      	sxtb	r2, r3
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	b2db      	uxtb	r3, r3
 8005ace:	011b      	lsls	r3, r3, #4
 8005ad0:	b25b      	sxtb	r3, r3
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	b25b      	sxtb	r3, r3
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	e001      	b.n	8005ade <put_fat+0xbc>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	697a      	ldr	r2, [r7, #20]
 8005ae0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	899b      	ldrh	r3, [r3, #12]
 8005af0:	4619      	mov	r1, r3
 8005af2:	69bb      	ldr	r3, [r7, #24]
 8005af4:	fbb3 f3f1 	udiv	r3, r3, r1
 8005af8:	4413      	add	r3, r2
 8005afa:	4619      	mov	r1, r3
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	f7ff fdff 	bl	8005700 <move_window>
 8005b02:	4603      	mov	r3, r0
 8005b04:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005b06:	7ffb      	ldrb	r3, [r7, #31]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	f040 809c 	bne.w	8005c46 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	899b      	ldrh	r3, [r3, #12]
 8005b18:	461a      	mov	r2, r3
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	fbb3 f0f2 	udiv	r0, r3, r2
 8005b20:	fb00 f202 	mul.w	r2, r0, r2
 8005b24:	1a9b      	subs	r3, r3, r2
 8005b26:	440b      	add	r3, r1
 8005b28:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	f003 0301 	and.w	r3, r3, #1
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d003      	beq.n	8005b3c <put_fat+0x11a>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	091b      	lsrs	r3, r3, #4
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	e00e      	b.n	8005b5a <put_fat+0x138>
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	b25b      	sxtb	r3, r3
 8005b42:	f023 030f 	bic.w	r3, r3, #15
 8005b46:	b25a      	sxtb	r2, r3
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	0a1b      	lsrs	r3, r3, #8
 8005b4c:	b25b      	sxtb	r3, r3
 8005b4e:	f003 030f 	and.w	r3, r3, #15
 8005b52:	b25b      	sxtb	r3, r3
 8005b54:	4313      	orrs	r3, r2
 8005b56:	b25b      	sxtb	r3, r3
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	697a      	ldr	r2, [r7, #20]
 8005b5c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2201      	movs	r2, #1
 8005b62:	70da      	strb	r2, [r3, #3]
			break;
 8005b64:	e074      	b.n	8005c50 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	899b      	ldrh	r3, [r3, #12]
 8005b6e:	085b      	lsrs	r3, r3, #1
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	4619      	mov	r1, r3
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	fbb3 f3f1 	udiv	r3, r3, r1
 8005b7a:	4413      	add	r3, r2
 8005b7c:	4619      	mov	r1, r3
 8005b7e:	68f8      	ldr	r0, [r7, #12]
 8005b80:	f7ff fdbe 	bl	8005700 <move_window>
 8005b84:	4603      	mov	r3, r0
 8005b86:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005b88:	7ffb      	ldrb	r3, [r7, #31]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d15d      	bne.n	8005c4a <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	005b      	lsls	r3, r3, #1
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	8992      	ldrh	r2, [r2, #12]
 8005b9c:	fbb3 f0f2 	udiv	r0, r3, r2
 8005ba0:	fb00 f202 	mul.w	r2, r0, r2
 8005ba4:	1a9b      	subs	r3, r3, r2
 8005ba6:	440b      	add	r3, r1
 8005ba8:	687a      	ldr	r2, [r7, #4]
 8005baa:	b292      	uxth	r2, r2
 8005bac:	4611      	mov	r1, r2
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f7ff fb31 	bl	8005216 <st_word>
			fs->wflag = 1;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	70da      	strb	r2, [r3, #3]
			break;
 8005bba:	e049      	b.n	8005c50 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	899b      	ldrh	r3, [r3, #12]
 8005bc4:	089b      	lsrs	r3, r3, #2
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	4619      	mov	r1, r3
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	fbb3 f3f1 	udiv	r3, r3, r1
 8005bd0:	4413      	add	r3, r2
 8005bd2:	4619      	mov	r1, r3
 8005bd4:	68f8      	ldr	r0, [r7, #12]
 8005bd6:	f7ff fd93 	bl	8005700 <move_window>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8005bde:	7ffb      	ldrb	r3, [r7, #31]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d134      	bne.n	8005c4e <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	8992      	ldrh	r2, [r2, #12]
 8005bf8:	fbb3 f0f2 	udiv	r0, r3, r2
 8005bfc:	fb00 f202 	mul.w	r2, r0, r2
 8005c00:	1a9b      	subs	r3, r3, r2
 8005c02:	440b      	add	r3, r1
 8005c04:	4618      	mov	r0, r3
 8005c06:	f7ff fae3 	bl	80051d0 <ld_dword>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8005c10:	4323      	orrs	r3, r4
 8005c12:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	009b      	lsls	r3, r3, #2
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	8992      	ldrh	r2, [r2, #12]
 8005c22:	fbb3 f0f2 	udiv	r0, r3, r2
 8005c26:	fb00 f202 	mul.w	r2, r0, r2
 8005c2a:	1a9b      	subs	r3, r3, r2
 8005c2c:	440b      	add	r3, r1
 8005c2e:	6879      	ldr	r1, [r7, #4]
 8005c30:	4618      	mov	r0, r3
 8005c32:	f7ff fb0b 	bl	800524c <st_dword>
			fs->wflag = 1;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	70da      	strb	r2, [r3, #3]
			break;
 8005c3c:	e008      	b.n	8005c50 <put_fat+0x22e>
		}
	}
 8005c3e:	bf00      	nop
 8005c40:	e006      	b.n	8005c50 <put_fat+0x22e>
			if (res != FR_OK) break;
 8005c42:	bf00      	nop
 8005c44:	e004      	b.n	8005c50 <put_fat+0x22e>
			if (res != FR_OK) break;
 8005c46:	bf00      	nop
 8005c48:	e002      	b.n	8005c50 <put_fat+0x22e>
			if (res != FR_OK) break;
 8005c4a:	bf00      	nop
 8005c4c:	e000      	b.n	8005c50 <put_fat+0x22e>
			if (res != FR_OK) break;
 8005c4e:	bf00      	nop
	return res;
 8005c50:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3724      	adds	r7, #36	; 0x24
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd90      	pop	{r4, r7, pc}

08005c5a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8005c5a:	b580      	push	{r7, lr}
 8005c5c:	b088      	sub	sp, #32
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	60f8      	str	r0, [r7, #12]
 8005c62:	60b9      	str	r1, [r7, #8]
 8005c64:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8005c66:	2300      	movs	r3, #0
 8005c68:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d904      	bls.n	8005c80 <remove_chain+0x26>
 8005c76:	69bb      	ldr	r3, [r7, #24]
 8005c78:	69db      	ldr	r3, [r3, #28]
 8005c7a:	68ba      	ldr	r2, [r7, #8]
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d301      	bcc.n	8005c84 <remove_chain+0x2a>
 8005c80:	2302      	movs	r3, #2
 8005c82:	e04b      	b.n	8005d1c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d00c      	beq.n	8005ca4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8005c8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c8e:	6879      	ldr	r1, [r7, #4]
 8005c90:	69b8      	ldr	r0, [r7, #24]
 8005c92:	f7ff fec6 	bl	8005a22 <put_fat>
 8005c96:	4603      	mov	r3, r0
 8005c98:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8005c9a:	7ffb      	ldrb	r3, [r7, #31]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d001      	beq.n	8005ca4 <remove_chain+0x4a>
 8005ca0:	7ffb      	ldrb	r3, [r7, #31]
 8005ca2:	e03b      	b.n	8005d1c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8005ca4:	68b9      	ldr	r1, [r7, #8]
 8005ca6:	68f8      	ldr	r0, [r7, #12]
 8005ca8:	f7ff fde7 	bl	800587a <get_fat>
 8005cac:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d031      	beq.n	8005d18 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	2b01      	cmp	r3, #1
 8005cb8:	d101      	bne.n	8005cbe <remove_chain+0x64>
 8005cba:	2302      	movs	r3, #2
 8005cbc:	e02e      	b.n	8005d1c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005cc4:	d101      	bne.n	8005cca <remove_chain+0x70>
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e028      	b.n	8005d1c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8005cca:	2200      	movs	r2, #0
 8005ccc:	68b9      	ldr	r1, [r7, #8]
 8005cce:	69b8      	ldr	r0, [r7, #24]
 8005cd0:	f7ff fea7 	bl	8005a22 <put_fat>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8005cd8:	7ffb      	ldrb	r3, [r7, #31]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d001      	beq.n	8005ce2 <remove_chain+0x88>
 8005cde:	7ffb      	ldrb	r3, [r7, #31]
 8005ce0:	e01c      	b.n	8005d1c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8005ce2:	69bb      	ldr	r3, [r7, #24]
 8005ce4:	699a      	ldr	r2, [r3, #24]
 8005ce6:	69bb      	ldr	r3, [r7, #24]
 8005ce8:	69db      	ldr	r3, [r3, #28]
 8005cea:	3b02      	subs	r3, #2
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d20b      	bcs.n	8005d08 <remove_chain+0xae>
			fs->free_clst++;
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	699b      	ldr	r3, [r3, #24]
 8005cf4:	1c5a      	adds	r2, r3, #1
 8005cf6:	69bb      	ldr	r3, [r7, #24]
 8005cf8:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	791b      	ldrb	r3, [r3, #4]
 8005cfe:	f043 0301 	orr.w	r3, r3, #1
 8005d02:	b2da      	uxtb	r2, r3
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8005d0c:	69bb      	ldr	r3, [r7, #24]
 8005d0e:	69db      	ldr	r3, [r3, #28]
 8005d10:	68ba      	ldr	r2, [r7, #8]
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d3c6      	bcc.n	8005ca4 <remove_chain+0x4a>
 8005d16:	e000      	b.n	8005d1a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8005d18:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3720      	adds	r7, #32
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b088      	sub	sp, #32
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d10d      	bne.n	8005d56 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8005d40:	69bb      	ldr	r3, [r7, #24]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d004      	beq.n	8005d50 <create_chain+0x2c>
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	69db      	ldr	r3, [r3, #28]
 8005d4a:	69ba      	ldr	r2, [r7, #24]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d31b      	bcc.n	8005d88 <create_chain+0x64>
 8005d50:	2301      	movs	r3, #1
 8005d52:	61bb      	str	r3, [r7, #24]
 8005d54:	e018      	b.n	8005d88 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8005d56:	6839      	ldr	r1, [r7, #0]
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f7ff fd8e 	bl	800587a <get_fat>
 8005d5e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	d801      	bhi.n	8005d6a <create_chain+0x46>
 8005d66:	2301      	movs	r3, #1
 8005d68:	e070      	b.n	8005e4c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d70:	d101      	bne.n	8005d76 <create_chain+0x52>
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	e06a      	b.n	8005e4c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	69db      	ldr	r3, [r3, #28]
 8005d7a:	68fa      	ldr	r2, [r7, #12]
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d201      	bcs.n	8005d84 <create_chain+0x60>
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	e063      	b.n	8005e4c <create_chain+0x128>
		scl = clst;
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8005d88:	69bb      	ldr	r3, [r7, #24]
 8005d8a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8005d8c:	69fb      	ldr	r3, [r7, #28]
 8005d8e:	3301      	adds	r3, #1
 8005d90:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	69db      	ldr	r3, [r3, #28]
 8005d96:	69fa      	ldr	r2, [r7, #28]
 8005d98:	429a      	cmp	r2, r3
 8005d9a:	d307      	bcc.n	8005dac <create_chain+0x88>
				ncl = 2;
 8005d9c:	2302      	movs	r3, #2
 8005d9e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8005da0:	69fa      	ldr	r2, [r7, #28]
 8005da2:	69bb      	ldr	r3, [r7, #24]
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d901      	bls.n	8005dac <create_chain+0x88>
 8005da8:	2300      	movs	r3, #0
 8005daa:	e04f      	b.n	8005e4c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8005dac:	69f9      	ldr	r1, [r7, #28]
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f7ff fd63 	bl	800587a <get_fat>
 8005db4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d00e      	beq.n	8005dda <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d003      	beq.n	8005dca <create_chain+0xa6>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005dc8:	d101      	bne.n	8005dce <create_chain+0xaa>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	e03e      	b.n	8005e4c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8005dce:	69fa      	ldr	r2, [r7, #28]
 8005dd0:	69bb      	ldr	r3, [r7, #24]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d1da      	bne.n	8005d8c <create_chain+0x68>
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	e038      	b.n	8005e4c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8005dda:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8005ddc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005de0:	69f9      	ldr	r1, [r7, #28]
 8005de2:	6938      	ldr	r0, [r7, #16]
 8005de4:	f7ff fe1d 	bl	8005a22 <put_fat>
 8005de8:	4603      	mov	r3, r0
 8005dea:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8005dec:	7dfb      	ldrb	r3, [r7, #23]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d109      	bne.n	8005e06 <create_chain+0xe2>
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d006      	beq.n	8005e06 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8005df8:	69fa      	ldr	r2, [r7, #28]
 8005dfa:	6839      	ldr	r1, [r7, #0]
 8005dfc:	6938      	ldr	r0, [r7, #16]
 8005dfe:	f7ff fe10 	bl	8005a22 <put_fat>
 8005e02:	4603      	mov	r3, r0
 8005e04:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8005e06:	7dfb      	ldrb	r3, [r7, #23]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d116      	bne.n	8005e3a <create_chain+0x116>
		fs->last_clst = ncl;
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	69fa      	ldr	r2, [r7, #28]
 8005e10:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	699a      	ldr	r2, [r3, #24]
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	69db      	ldr	r3, [r3, #28]
 8005e1a:	3b02      	subs	r3, #2
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	d804      	bhi.n	8005e2a <create_chain+0x106>
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	699b      	ldr	r3, [r3, #24]
 8005e24:	1e5a      	subs	r2, r3, #1
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	791b      	ldrb	r3, [r3, #4]
 8005e2e:	f043 0301 	orr.w	r3, r3, #1
 8005e32:	b2da      	uxtb	r2, r3
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	711a      	strb	r2, [r3, #4]
 8005e38:	e007      	b.n	8005e4a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8005e3a:	7dfb      	ldrb	r3, [r7, #23]
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d102      	bne.n	8005e46 <create_chain+0x122>
 8005e40:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005e44:	e000      	b.n	8005e48 <create_chain+0x124>
 8005e46:	2301      	movs	r3, #1
 8005e48:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8005e4a:	69fb      	ldr	r3, [r7, #28]
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3720      	adds	r7, #32
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b087      	sub	sp, #28
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e68:	3304      	adds	r3, #4
 8005e6a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	899b      	ldrh	r3, [r3, #12]
 8005e70:	461a      	mov	r2, r3
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	8952      	ldrh	r2, [r2, #10]
 8005e7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e80:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	1d1a      	adds	r2, r3, #4
 8005e86:	613a      	str	r2, [r7, #16]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d101      	bne.n	8005e96 <clmt_clust+0x42>
 8005e92:	2300      	movs	r3, #0
 8005e94:	e010      	b.n	8005eb8 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8005e96:	697a      	ldr	r2, [r7, #20]
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d307      	bcc.n	8005eae <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8005e9e:	697a      	ldr	r2, [r7, #20]
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	1ad3      	subs	r3, r2, r3
 8005ea4:	617b      	str	r3, [r7, #20]
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	3304      	adds	r3, #4
 8005eaa:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8005eac:	e7e9      	b.n	8005e82 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8005eae:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	4413      	add	r3, r2
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	371c      	adds	r7, #28
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr

08005ec4 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b086      	sub	sp, #24
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005eda:	d204      	bcs.n	8005ee6 <dir_sdi+0x22>
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	f003 031f 	and.w	r3, r3, #31
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d001      	beq.n	8005eea <dir_sdi+0x26>
		return FR_INT_ERR;
 8005ee6:	2302      	movs	r3, #2
 8005ee8:	e071      	b.n	8005fce <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	683a      	ldr	r2, [r7, #0]
 8005eee:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d106      	bne.n	8005f0a <dir_sdi+0x46>
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	2b02      	cmp	r3, #2
 8005f02:	d902      	bls.n	8005f0a <dir_sdi+0x46>
		clst = fs->dirbase;
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f08:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d10c      	bne.n	8005f2a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	095b      	lsrs	r3, r3, #5
 8005f14:	693a      	ldr	r2, [r7, #16]
 8005f16:	8912      	ldrh	r2, [r2, #8]
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d301      	bcc.n	8005f20 <dir_sdi+0x5c>
 8005f1c:	2302      	movs	r3, #2
 8005f1e:	e056      	b.n	8005fce <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	61da      	str	r2, [r3, #28]
 8005f28:	e02d      	b.n	8005f86 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	895b      	ldrh	r3, [r3, #10]
 8005f2e:	461a      	mov	r2, r3
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	899b      	ldrh	r3, [r3, #12]
 8005f34:	fb02 f303 	mul.w	r3, r2, r3
 8005f38:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005f3a:	e019      	b.n	8005f70 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6979      	ldr	r1, [r7, #20]
 8005f40:	4618      	mov	r0, r3
 8005f42:	f7ff fc9a 	bl	800587a <get_fat>
 8005f46:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f4e:	d101      	bne.n	8005f54 <dir_sdi+0x90>
 8005f50:	2301      	movs	r3, #1
 8005f52:	e03c      	b.n	8005fce <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d904      	bls.n	8005f64 <dir_sdi+0xa0>
 8005f5a:	693b      	ldr	r3, [r7, #16]
 8005f5c:	69db      	ldr	r3, [r3, #28]
 8005f5e:	697a      	ldr	r2, [r7, #20]
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d301      	bcc.n	8005f68 <dir_sdi+0xa4>
 8005f64:	2302      	movs	r3, #2
 8005f66:	e032      	b.n	8005fce <dir_sdi+0x10a>
			ofs -= csz;
 8005f68:	683a      	ldr	r2, [r7, #0]
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	1ad3      	subs	r3, r2, r3
 8005f6e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8005f70:	683a      	ldr	r2, [r7, #0]
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d2e1      	bcs.n	8005f3c <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8005f78:	6979      	ldr	r1, [r7, #20]
 8005f7a:	6938      	ldr	r0, [r7, #16]
 8005f7c:	f7ff fc5e 	bl	800583c <clust2sect>
 8005f80:	4602      	mov	r2, r0
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	697a      	ldr	r2, [r7, #20]
 8005f8a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	69db      	ldr	r3, [r3, #28]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d101      	bne.n	8005f98 <dir_sdi+0xd4>
 8005f94:	2302      	movs	r3, #2
 8005f96:	e01a      	b.n	8005fce <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	69da      	ldr	r2, [r3, #28]
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	899b      	ldrh	r3, [r3, #12]
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	fbb3 f3f1 	udiv	r3, r3, r1
 8005fa8:	441a      	add	r2, r3
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	899b      	ldrh	r3, [r3, #12]
 8005fb8:	461a      	mov	r2, r3
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	fbb3 f0f2 	udiv	r0, r3, r2
 8005fc0:	fb00 f202 	mul.w	r2, r0, r2
 8005fc4:	1a9b      	subs	r3, r3, r2
 8005fc6:	18ca      	adds	r2, r1, r3
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8005fcc:	2300      	movs	r3, #0
}
 8005fce:	4618      	mov	r0, r3
 8005fd0:	3718      	adds	r7, #24
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}

08005fd6 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8005fd6:	b580      	push	{r7, lr}
 8005fd8:	b086      	sub	sp, #24
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
 8005fde:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	695b      	ldr	r3, [r3, #20]
 8005fea:	3320      	adds	r3, #32
 8005fec:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	69db      	ldr	r3, [r3, #28]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d003      	beq.n	8005ffe <dir_next+0x28>
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005ffc:	d301      	bcc.n	8006002 <dir_next+0x2c>
 8005ffe:	2304      	movs	r3, #4
 8006000:	e0bb      	b.n	800617a <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	899b      	ldrh	r3, [r3, #12]
 8006006:	461a      	mov	r2, r3
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	fbb3 f1f2 	udiv	r1, r3, r2
 800600e:	fb01 f202 	mul.w	r2, r1, r2
 8006012:	1a9b      	subs	r3, r3, r2
 8006014:	2b00      	cmp	r3, #0
 8006016:	f040 809d 	bne.w	8006154 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	69db      	ldr	r3, [r3, #28]
 800601e:	1c5a      	adds	r2, r3, #1
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	699b      	ldr	r3, [r3, #24]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d10b      	bne.n	8006044 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	095b      	lsrs	r3, r3, #5
 8006030:	68fa      	ldr	r2, [r7, #12]
 8006032:	8912      	ldrh	r2, [r2, #8]
 8006034:	4293      	cmp	r3, r2
 8006036:	f0c0 808d 	bcc.w	8006154 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	61da      	str	r2, [r3, #28]
 8006040:	2304      	movs	r3, #4
 8006042:	e09a      	b.n	800617a <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	899b      	ldrh	r3, [r3, #12]
 8006048:	461a      	mov	r2, r3
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	8952      	ldrh	r2, [r2, #10]
 8006054:	3a01      	subs	r2, #1
 8006056:	4013      	ands	r3, r2
 8006058:	2b00      	cmp	r3, #0
 800605a:	d17b      	bne.n	8006154 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800605c:	687a      	ldr	r2, [r7, #4]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	699b      	ldr	r3, [r3, #24]
 8006062:	4619      	mov	r1, r3
 8006064:	4610      	mov	r0, r2
 8006066:	f7ff fc08 	bl	800587a <get_fat>
 800606a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	2b01      	cmp	r3, #1
 8006070:	d801      	bhi.n	8006076 <dir_next+0xa0>
 8006072:	2302      	movs	r3, #2
 8006074:	e081      	b.n	800617a <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800607c:	d101      	bne.n	8006082 <dir_next+0xac>
 800607e:	2301      	movs	r3, #1
 8006080:	e07b      	b.n	800617a <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	69db      	ldr	r3, [r3, #28]
 8006086:	697a      	ldr	r2, [r7, #20]
 8006088:	429a      	cmp	r2, r3
 800608a:	d359      	bcc.n	8006140 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d104      	bne.n	800609c <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	61da      	str	r2, [r3, #28]
 8006098:	2304      	movs	r3, #4
 800609a:	e06e      	b.n	800617a <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800609c:	687a      	ldr	r2, [r7, #4]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	699b      	ldr	r3, [r3, #24]
 80060a2:	4619      	mov	r1, r3
 80060a4:	4610      	mov	r0, r2
 80060a6:	f7ff fe3d 	bl	8005d24 <create_chain>
 80060aa:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d101      	bne.n	80060b6 <dir_next+0xe0>
 80060b2:	2307      	movs	r3, #7
 80060b4:	e061      	b.n	800617a <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d101      	bne.n	80060c0 <dir_next+0xea>
 80060bc:	2302      	movs	r3, #2
 80060be:	e05c      	b.n	800617a <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80060c6:	d101      	bne.n	80060cc <dir_next+0xf6>
 80060c8:	2301      	movs	r3, #1
 80060ca:	e056      	b.n	800617a <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80060cc:	68f8      	ldr	r0, [r7, #12]
 80060ce:	f7ff fad3 	bl	8005678 <sync_window>
 80060d2:	4603      	mov	r3, r0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d001      	beq.n	80060dc <dir_next+0x106>
 80060d8:	2301      	movs	r3, #1
 80060da:	e04e      	b.n	800617a <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	899b      	ldrh	r3, [r3, #12]
 80060e6:	461a      	mov	r2, r3
 80060e8:	2100      	movs	r1, #0
 80060ea:	f7ff f8fc 	bl	80052e6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80060ee:	2300      	movs	r3, #0
 80060f0:	613b      	str	r3, [r7, #16]
 80060f2:	6979      	ldr	r1, [r7, #20]
 80060f4:	68f8      	ldr	r0, [r7, #12]
 80060f6:	f7ff fba1 	bl	800583c <clust2sect>
 80060fa:	4602      	mov	r2, r0
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	635a      	str	r2, [r3, #52]	; 0x34
 8006100:	e012      	b.n	8006128 <dir_next+0x152>
						fs->wflag = 1;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2201      	movs	r2, #1
 8006106:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8006108:	68f8      	ldr	r0, [r7, #12]
 800610a:	f7ff fab5 	bl	8005678 <sync_window>
 800610e:	4603      	mov	r3, r0
 8006110:	2b00      	cmp	r3, #0
 8006112:	d001      	beq.n	8006118 <dir_next+0x142>
 8006114:	2301      	movs	r3, #1
 8006116:	e030      	b.n	800617a <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	3301      	adds	r3, #1
 800611c:	613b      	str	r3, [r7, #16]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006122:	1c5a      	adds	r2, r3, #1
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	635a      	str	r2, [r3, #52]	; 0x34
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	895b      	ldrh	r3, [r3, #10]
 800612c:	461a      	mov	r2, r3
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	4293      	cmp	r3, r2
 8006132:	d3e6      	bcc.n	8006102 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	1ad2      	subs	r2, r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	697a      	ldr	r2, [r7, #20]
 8006144:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8006146:	6979      	ldr	r1, [r7, #20]
 8006148:	68f8      	ldr	r0, [r7, #12]
 800614a:	f7ff fb77 	bl	800583c <clust2sect>
 800614e:	4602      	mov	r2, r0
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	68ba      	ldr	r2, [r7, #8]
 8006158:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	899b      	ldrh	r3, [r3, #12]
 8006164:	461a      	mov	r2, r3
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	fbb3 f0f2 	udiv	r0, r3, r2
 800616c:	fb00 f202 	mul.w	r2, r0, r2
 8006170:	1a9b      	subs	r3, r3, r2
 8006172:	18ca      	adds	r2, r1, r3
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006178:	2300      	movs	r3, #0
}
 800617a:	4618      	mov	r0, r3
 800617c:	3718      	adds	r7, #24
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}

08006182 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8006182:	b580      	push	{r7, lr}
 8006184:	b086      	sub	sp, #24
 8006186:	af00      	add	r7, sp, #0
 8006188:	6078      	str	r0, [r7, #4]
 800618a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8006192:	2100      	movs	r1, #0
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f7ff fe95 	bl	8005ec4 <dir_sdi>
 800619a:	4603      	mov	r3, r0
 800619c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800619e:	7dfb      	ldrb	r3, [r7, #23]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d12b      	bne.n	80061fc <dir_alloc+0x7a>
		n = 0;
 80061a4:	2300      	movs	r3, #0
 80061a6:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	69db      	ldr	r3, [r3, #28]
 80061ac:	4619      	mov	r1, r3
 80061ae:	68f8      	ldr	r0, [r7, #12]
 80061b0:	f7ff faa6 	bl	8005700 <move_window>
 80061b4:	4603      	mov	r3, r0
 80061b6:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80061b8:	7dfb      	ldrb	r3, [r7, #23]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d11d      	bne.n	80061fa <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6a1b      	ldr	r3, [r3, #32]
 80061c2:	781b      	ldrb	r3, [r3, #0]
 80061c4:	2be5      	cmp	r3, #229	; 0xe5
 80061c6:	d004      	beq.n	80061d2 <dir_alloc+0x50>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a1b      	ldr	r3, [r3, #32]
 80061cc:	781b      	ldrb	r3, [r3, #0]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d107      	bne.n	80061e2 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	3301      	adds	r3, #1
 80061d6:	613b      	str	r3, [r7, #16]
 80061d8:	693a      	ldr	r2, [r7, #16]
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	429a      	cmp	r2, r3
 80061de:	d102      	bne.n	80061e6 <dir_alloc+0x64>
 80061e0:	e00c      	b.n	80061fc <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80061e2:	2300      	movs	r3, #0
 80061e4:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80061e6:	2101      	movs	r1, #1
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f7ff fef4 	bl	8005fd6 <dir_next>
 80061ee:	4603      	mov	r3, r0
 80061f0:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80061f2:	7dfb      	ldrb	r3, [r7, #23]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d0d7      	beq.n	80061a8 <dir_alloc+0x26>
 80061f8:	e000      	b.n	80061fc <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80061fa:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80061fc:	7dfb      	ldrb	r3, [r7, #23]
 80061fe:	2b04      	cmp	r3, #4
 8006200:	d101      	bne.n	8006206 <dir_alloc+0x84>
 8006202:	2307      	movs	r3, #7
 8006204:	75fb      	strb	r3, [r7, #23]
	return res;
 8006206:	7dfb      	ldrb	r3, [r7, #23]
}
 8006208:	4618      	mov	r0, r3
 800620a:	3718      	adds	r7, #24
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	331a      	adds	r3, #26
 800621e:	4618      	mov	r0, r3
 8006220:	f7fe ffbe 	bl	80051a0 <ld_word>
 8006224:	4603      	mov	r3, r0
 8006226:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	781b      	ldrb	r3, [r3, #0]
 800622c:	2b03      	cmp	r3, #3
 800622e:	d109      	bne.n	8006244 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	3314      	adds	r3, #20
 8006234:	4618      	mov	r0, r3
 8006236:	f7fe ffb3 	bl	80051a0 <ld_word>
 800623a:	4603      	mov	r3, r0
 800623c:	041b      	lsls	r3, r3, #16
 800623e:	68fa      	ldr	r2, [r7, #12]
 8006240:	4313      	orrs	r3, r2
 8006242:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8006244:	68fb      	ldr	r3, [r7, #12]
}
 8006246:	4618      	mov	r0, r3
 8006248:	3710      	adds	r7, #16
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}

0800624e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800624e:	b580      	push	{r7, lr}
 8006250:	b084      	sub	sp, #16
 8006252:	af00      	add	r7, sp, #0
 8006254:	60f8      	str	r0, [r7, #12]
 8006256:	60b9      	str	r1, [r7, #8]
 8006258:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	331a      	adds	r3, #26
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	b292      	uxth	r2, r2
 8006262:	4611      	mov	r1, r2
 8006264:	4618      	mov	r0, r3
 8006266:	f7fe ffd6 	bl	8005216 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	2b03      	cmp	r3, #3
 8006270:	d109      	bne.n	8006286 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	f103 0214 	add.w	r2, r3, #20
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	0c1b      	lsrs	r3, r3, #16
 800627c:	b29b      	uxth	r3, r3
 800627e:	4619      	mov	r1, r3
 8006280:	4610      	mov	r0, r2
 8006282:	f7fe ffc8 	bl	8005216 <st_word>
	}
}
 8006286:	bf00      	nop
 8006288:	3710      	adds	r7, #16
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
	...

08006290 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8006290:	b590      	push	{r4, r7, lr}
 8006292:	b087      	sub	sp, #28
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	331a      	adds	r3, #26
 800629e:	4618      	mov	r0, r3
 80062a0:	f7fe ff7e 	bl	80051a0 <ld_word>
 80062a4:	4603      	mov	r3, r0
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d001      	beq.n	80062ae <cmp_lfn+0x1e>
 80062aa:	2300      	movs	r3, #0
 80062ac:	e059      	b.n	8006362 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	781b      	ldrb	r3, [r3, #0]
 80062b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80062b6:	1e5a      	subs	r2, r3, #1
 80062b8:	4613      	mov	r3, r2
 80062ba:	005b      	lsls	r3, r3, #1
 80062bc:	4413      	add	r3, r2
 80062be:	009b      	lsls	r3, r3, #2
 80062c0:	4413      	add	r3, r2
 80062c2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80062c4:	2301      	movs	r3, #1
 80062c6:	81fb      	strh	r3, [r7, #14]
 80062c8:	2300      	movs	r3, #0
 80062ca:	613b      	str	r3, [r7, #16]
 80062cc:	e033      	b.n	8006336 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 80062ce:	4a27      	ldr	r2, [pc, #156]	; (800636c <cmp_lfn+0xdc>)
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	4413      	add	r3, r2
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	461a      	mov	r2, r3
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	4413      	add	r3, r2
 80062dc:	4618      	mov	r0, r3
 80062de:	f7fe ff5f 	bl	80051a0 <ld_word>
 80062e2:	4603      	mov	r3, r0
 80062e4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80062e6:	89fb      	ldrh	r3, [r7, #14]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d01a      	beq.n	8006322 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	2bfe      	cmp	r3, #254	; 0xfe
 80062f0:	d812      	bhi.n	8006318 <cmp_lfn+0x88>
 80062f2:	89bb      	ldrh	r3, [r7, #12]
 80062f4:	4618      	mov	r0, r3
 80062f6:	f002 f861 	bl	80083bc <ff_wtoupper>
 80062fa:	4603      	mov	r3, r0
 80062fc:	461c      	mov	r4, r3
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	1c5a      	adds	r2, r3, #1
 8006302:	617a      	str	r2, [r7, #20]
 8006304:	005b      	lsls	r3, r3, #1
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	4413      	add	r3, r2
 800630a:	881b      	ldrh	r3, [r3, #0]
 800630c:	4618      	mov	r0, r3
 800630e:	f002 f855 	bl	80083bc <ff_wtoupper>
 8006312:	4603      	mov	r3, r0
 8006314:	429c      	cmp	r4, r3
 8006316:	d001      	beq.n	800631c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8006318:	2300      	movs	r3, #0
 800631a:	e022      	b.n	8006362 <cmp_lfn+0xd2>
			}
			wc = uc;
 800631c:	89bb      	ldrh	r3, [r7, #12]
 800631e:	81fb      	strh	r3, [r7, #14]
 8006320:	e006      	b.n	8006330 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8006322:	89bb      	ldrh	r3, [r7, #12]
 8006324:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006328:	4293      	cmp	r3, r2
 800632a:	d001      	beq.n	8006330 <cmp_lfn+0xa0>
 800632c:	2300      	movs	r3, #0
 800632e:	e018      	b.n	8006362 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	3301      	adds	r3, #1
 8006334:	613b      	str	r3, [r7, #16]
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	2b0c      	cmp	r3, #12
 800633a:	d9c8      	bls.n	80062ce <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	781b      	ldrb	r3, [r3, #0]
 8006340:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006344:	2b00      	cmp	r3, #0
 8006346:	d00b      	beq.n	8006360 <cmp_lfn+0xd0>
 8006348:	89fb      	ldrh	r3, [r7, #14]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d008      	beq.n	8006360 <cmp_lfn+0xd0>
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	005b      	lsls	r3, r3, #1
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	4413      	add	r3, r2
 8006356:	881b      	ldrh	r3, [r3, #0]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d001      	beq.n	8006360 <cmp_lfn+0xd0>
 800635c:	2300      	movs	r3, #0
 800635e:	e000      	b.n	8006362 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8006360:	2301      	movs	r3, #1
}
 8006362:	4618      	mov	r0, r3
 8006364:	371c      	adds	r7, #28
 8006366:	46bd      	mov	sp, r7
 8006368:	bd90      	pop	{r4, r7, pc}
 800636a:	bf00      	nop
 800636c:	08009080 	.word	0x08009080

08006370 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b088      	sub	sp, #32
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	4611      	mov	r1, r2
 800637c:	461a      	mov	r2, r3
 800637e:	460b      	mov	r3, r1
 8006380:	71fb      	strb	r3, [r7, #7]
 8006382:	4613      	mov	r3, r2
 8006384:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	330d      	adds	r3, #13
 800638a:	79ba      	ldrb	r2, [r7, #6]
 800638c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	330b      	adds	r3, #11
 8006392:	220f      	movs	r2, #15
 8006394:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	330c      	adds	r3, #12
 800639a:	2200      	movs	r2, #0
 800639c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	331a      	adds	r3, #26
 80063a2:	2100      	movs	r1, #0
 80063a4:	4618      	mov	r0, r3
 80063a6:	f7fe ff36 	bl	8005216 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80063aa:	79fb      	ldrb	r3, [r7, #7]
 80063ac:	1e5a      	subs	r2, r3, #1
 80063ae:	4613      	mov	r3, r2
 80063b0:	005b      	lsls	r3, r3, #1
 80063b2:	4413      	add	r3, r2
 80063b4:	009b      	lsls	r3, r3, #2
 80063b6:	4413      	add	r3, r2
 80063b8:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 80063ba:	2300      	movs	r3, #0
 80063bc:	82fb      	strh	r3, [r7, #22]
 80063be:	2300      	movs	r3, #0
 80063c0:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80063c2:	8afb      	ldrh	r3, [r7, #22]
 80063c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80063c8:	4293      	cmp	r3, r2
 80063ca:	d007      	beq.n	80063dc <put_lfn+0x6c>
 80063cc:	69fb      	ldr	r3, [r7, #28]
 80063ce:	1c5a      	adds	r2, r3, #1
 80063d0:	61fa      	str	r2, [r7, #28]
 80063d2:	005b      	lsls	r3, r3, #1
 80063d4:	68fa      	ldr	r2, [r7, #12]
 80063d6:	4413      	add	r3, r2
 80063d8:	881b      	ldrh	r3, [r3, #0]
 80063da:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80063dc:	4a17      	ldr	r2, [pc, #92]	; (800643c <put_lfn+0xcc>)
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	4413      	add	r3, r2
 80063e2:	781b      	ldrb	r3, [r3, #0]
 80063e4:	461a      	mov	r2, r3
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	4413      	add	r3, r2
 80063ea:	8afa      	ldrh	r2, [r7, #22]
 80063ec:	4611      	mov	r1, r2
 80063ee:	4618      	mov	r0, r3
 80063f0:	f7fe ff11 	bl	8005216 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80063f4:	8afb      	ldrh	r3, [r7, #22]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d102      	bne.n	8006400 <put_lfn+0x90>
 80063fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80063fe:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8006400:	69bb      	ldr	r3, [r7, #24]
 8006402:	3301      	adds	r3, #1
 8006404:	61bb      	str	r3, [r7, #24]
 8006406:	69bb      	ldr	r3, [r7, #24]
 8006408:	2b0c      	cmp	r3, #12
 800640a:	d9da      	bls.n	80063c2 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800640c:	8afb      	ldrh	r3, [r7, #22]
 800640e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006412:	4293      	cmp	r3, r2
 8006414:	d006      	beq.n	8006424 <put_lfn+0xb4>
 8006416:	69fb      	ldr	r3, [r7, #28]
 8006418:	005b      	lsls	r3, r3, #1
 800641a:	68fa      	ldr	r2, [r7, #12]
 800641c:	4413      	add	r3, r2
 800641e:	881b      	ldrh	r3, [r3, #0]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d103      	bne.n	800642c <put_lfn+0xbc>
 8006424:	79fb      	ldrb	r3, [r7, #7]
 8006426:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800642a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	79fa      	ldrb	r2, [r7, #7]
 8006430:	701a      	strb	r2, [r3, #0]
}
 8006432:	bf00      	nop
 8006434:	3720      	adds	r7, #32
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}
 800643a:	bf00      	nop
 800643c:	08009080 	.word	0x08009080

08006440 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b08c      	sub	sp, #48	; 0x30
 8006444:	af00      	add	r7, sp, #0
 8006446:	60f8      	str	r0, [r7, #12]
 8006448:	60b9      	str	r1, [r7, #8]
 800644a:	607a      	str	r2, [r7, #4]
 800644c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800644e:	220b      	movs	r2, #11
 8006450:	68b9      	ldr	r1, [r7, #8]
 8006452:	68f8      	ldr	r0, [r7, #12]
 8006454:	f7fe ff26 	bl	80052a4 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	2b05      	cmp	r3, #5
 800645c:	d92b      	bls.n	80064b6 <gen_numname+0x76>
		sr = seq;
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8006462:	e022      	b.n	80064aa <gen_numname+0x6a>
			wc = *lfn++;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	1c9a      	adds	r2, r3, #2
 8006468:	607a      	str	r2, [r7, #4]
 800646a:	881b      	ldrh	r3, [r3, #0]
 800646c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800646e:	2300      	movs	r3, #0
 8006470:	62bb      	str	r3, [r7, #40]	; 0x28
 8006472:	e017      	b.n	80064a4 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	005a      	lsls	r2, r3, #1
 8006478:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800647a:	f003 0301 	and.w	r3, r3, #1
 800647e:	4413      	add	r3, r2
 8006480:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8006482:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006484:	085b      	lsrs	r3, r3, #1
 8006486:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800648e:	2b00      	cmp	r3, #0
 8006490:	d005      	beq.n	800649e <gen_numname+0x5e>
 8006492:	69fb      	ldr	r3, [r7, #28]
 8006494:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8006498:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800649c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800649e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a0:	3301      	adds	r3, #1
 80064a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80064a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a6:	2b0f      	cmp	r3, #15
 80064a8:	d9e4      	bls.n	8006474 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	881b      	ldrh	r3, [r3, #0]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d1d8      	bne.n	8006464 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 80064b2:	69fb      	ldr	r3, [r7, #28]
 80064b4:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 80064b6:	2307      	movs	r3, #7
 80064b8:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	b2db      	uxtb	r3, r3
 80064be:	f003 030f 	and.w	r3, r3, #15
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	3330      	adds	r3, #48	; 0x30
 80064c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 80064ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80064ce:	2b39      	cmp	r3, #57	; 0x39
 80064d0:	d904      	bls.n	80064dc <gen_numname+0x9c>
 80064d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80064d6:	3307      	adds	r3, #7
 80064d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 80064dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064de:	1e5a      	subs	r2, r3, #1
 80064e0:	62ba      	str	r2, [r7, #40]	; 0x28
 80064e2:	3330      	adds	r3, #48	; 0x30
 80064e4:	443b      	add	r3, r7
 80064e6:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80064ea:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	091b      	lsrs	r3, r3, #4
 80064f2:	603b      	str	r3, [r7, #0]
	} while (seq);
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d1df      	bne.n	80064ba <gen_numname+0x7a>
	ns[i] = '~';
 80064fa:	f107 0214 	add.w	r2, r7, #20
 80064fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006500:	4413      	add	r3, r2
 8006502:	227e      	movs	r2, #126	; 0x7e
 8006504:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8006506:	2300      	movs	r3, #0
 8006508:	627b      	str	r3, [r7, #36]	; 0x24
 800650a:	e002      	b.n	8006512 <gen_numname+0xd2>
 800650c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800650e:	3301      	adds	r3, #1
 8006510:	627b      	str	r3, [r7, #36]	; 0x24
 8006512:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006516:	429a      	cmp	r2, r3
 8006518:	d205      	bcs.n	8006526 <gen_numname+0xe6>
 800651a:	68fa      	ldr	r2, [r7, #12]
 800651c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800651e:	4413      	add	r3, r2
 8006520:	781b      	ldrb	r3, [r3, #0]
 8006522:	2b20      	cmp	r3, #32
 8006524:	d1f2      	bne.n	800650c <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8006526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006528:	2b07      	cmp	r3, #7
 800652a:	d807      	bhi.n	800653c <gen_numname+0xfc>
 800652c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800652e:	1c5a      	adds	r2, r3, #1
 8006530:	62ba      	str	r2, [r7, #40]	; 0x28
 8006532:	3330      	adds	r3, #48	; 0x30
 8006534:	443b      	add	r3, r7
 8006536:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800653a:	e000      	b.n	800653e <gen_numname+0xfe>
 800653c:	2120      	movs	r1, #32
 800653e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006540:	1c5a      	adds	r2, r3, #1
 8006542:	627a      	str	r2, [r7, #36]	; 0x24
 8006544:	68fa      	ldr	r2, [r7, #12]
 8006546:	4413      	add	r3, r2
 8006548:	460a      	mov	r2, r1
 800654a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800654c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800654e:	2b07      	cmp	r3, #7
 8006550:	d9e9      	bls.n	8006526 <gen_numname+0xe6>
}
 8006552:	bf00      	nop
 8006554:	bf00      	nop
 8006556:	3730      	adds	r7, #48	; 0x30
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}

0800655c <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800655c:	b480      	push	{r7}
 800655e:	b085      	sub	sp, #20
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8006564:	2300      	movs	r3, #0
 8006566:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8006568:	230b      	movs	r3, #11
 800656a:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800656c:	7bfb      	ldrb	r3, [r7, #15]
 800656e:	b2da      	uxtb	r2, r3
 8006570:	0852      	lsrs	r2, r2, #1
 8006572:	01db      	lsls	r3, r3, #7
 8006574:	4313      	orrs	r3, r2
 8006576:	b2da      	uxtb	r2, r3
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	1c59      	adds	r1, r3, #1
 800657c:	6079      	str	r1, [r7, #4]
 800657e:	781b      	ldrb	r3, [r3, #0]
 8006580:	4413      	add	r3, r2
 8006582:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	3b01      	subs	r3, #1
 8006588:	60bb      	str	r3, [r7, #8]
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d1ed      	bne.n	800656c <sum_sfn+0x10>
	return sum;
 8006590:	7bfb      	ldrb	r3, [r7, #15]
}
 8006592:	4618      	mov	r0, r3
 8006594:	3714      	adds	r7, #20
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr

0800659e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800659e:	b580      	push	{r7, lr}
 80065a0:	b086      	sub	sp, #24
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80065ac:	2100      	movs	r1, #0
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f7ff fc88 	bl	8005ec4 <dir_sdi>
 80065b4:	4603      	mov	r3, r0
 80065b6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80065b8:	7dfb      	ldrb	r3, [r7, #23]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d001      	beq.n	80065c2 <dir_find+0x24>
 80065be:	7dfb      	ldrb	r3, [r7, #23]
 80065c0:	e0a9      	b.n	8006716 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80065c2:	23ff      	movs	r3, #255	; 0xff
 80065c4:	753b      	strb	r3, [r7, #20]
 80065c6:	7d3b      	ldrb	r3, [r7, #20]
 80065c8:	757b      	strb	r3, [r7, #21]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80065d0:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	69db      	ldr	r3, [r3, #28]
 80065d6:	4619      	mov	r1, r3
 80065d8:	6938      	ldr	r0, [r7, #16]
 80065da:	f7ff f891 	bl	8005700 <move_window>
 80065de:	4603      	mov	r3, r0
 80065e0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80065e2:	7dfb      	ldrb	r3, [r7, #23]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	f040 8090 	bne.w	800670a <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a1b      	ldr	r3, [r3, #32]
 80065ee:	781b      	ldrb	r3, [r3, #0]
 80065f0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80065f2:	7dbb      	ldrb	r3, [r7, #22]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d102      	bne.n	80065fe <dir_find+0x60>
 80065f8:	2304      	movs	r3, #4
 80065fa:	75fb      	strb	r3, [r7, #23]
 80065fc:	e08a      	b.n	8006714 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6a1b      	ldr	r3, [r3, #32]
 8006602:	330b      	adds	r3, #11
 8006604:	781b      	ldrb	r3, [r3, #0]
 8006606:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800660a:	73fb      	strb	r3, [r7, #15]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	7bfa      	ldrb	r2, [r7, #15]
 8006610:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8006612:	7dbb      	ldrb	r3, [r7, #22]
 8006614:	2be5      	cmp	r3, #229	; 0xe5
 8006616:	d007      	beq.n	8006628 <dir_find+0x8a>
 8006618:	7bfb      	ldrb	r3, [r7, #15]
 800661a:	f003 0308 	and.w	r3, r3, #8
 800661e:	2b00      	cmp	r3, #0
 8006620:	d009      	beq.n	8006636 <dir_find+0x98>
 8006622:	7bfb      	ldrb	r3, [r7, #15]
 8006624:	2b0f      	cmp	r3, #15
 8006626:	d006      	beq.n	8006636 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8006628:	23ff      	movs	r3, #255	; 0xff
 800662a:	757b      	strb	r3, [r7, #21]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006632:	631a      	str	r2, [r3, #48]	; 0x30
 8006634:	e05e      	b.n	80066f4 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8006636:	7bfb      	ldrb	r3, [r7, #15]
 8006638:	2b0f      	cmp	r3, #15
 800663a:	d136      	bne.n	80066aa <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006642:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006646:	2b00      	cmp	r3, #0
 8006648:	d154      	bne.n	80066f4 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800664a:	7dbb      	ldrb	r3, [r7, #22]
 800664c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006650:	2b00      	cmp	r3, #0
 8006652:	d00d      	beq.n	8006670 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6a1b      	ldr	r3, [r3, #32]
 8006658:	7b5b      	ldrb	r3, [r3, #13]
 800665a:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800665c:	7dbb      	ldrb	r3, [r7, #22]
 800665e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006662:	75bb      	strb	r3, [r7, #22]
 8006664:	7dbb      	ldrb	r3, [r7, #22]
 8006666:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	695a      	ldr	r2, [r3, #20]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8006670:	7dba      	ldrb	r2, [r7, #22]
 8006672:	7d7b      	ldrb	r3, [r7, #21]
 8006674:	429a      	cmp	r2, r3
 8006676:	d115      	bne.n	80066a4 <dir_find+0x106>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6a1b      	ldr	r3, [r3, #32]
 800667c:	330d      	adds	r3, #13
 800667e:	781b      	ldrb	r3, [r3, #0]
 8006680:	7d3a      	ldrb	r2, [r7, #20]
 8006682:	429a      	cmp	r2, r3
 8006684:	d10e      	bne.n	80066a4 <dir_find+0x106>
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	691a      	ldr	r2, [r3, #16]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6a1b      	ldr	r3, [r3, #32]
 800668e:	4619      	mov	r1, r3
 8006690:	4610      	mov	r0, r2
 8006692:	f7ff fdfd 	bl	8006290 <cmp_lfn>
 8006696:	4603      	mov	r3, r0
 8006698:	2b00      	cmp	r3, #0
 800669a:	d003      	beq.n	80066a4 <dir_find+0x106>
 800669c:	7d7b      	ldrb	r3, [r7, #21]
 800669e:	3b01      	subs	r3, #1
 80066a0:	b2db      	uxtb	r3, r3
 80066a2:	e000      	b.n	80066a6 <dir_find+0x108>
 80066a4:	23ff      	movs	r3, #255	; 0xff
 80066a6:	757b      	strb	r3, [r7, #21]
 80066a8:	e024      	b.n	80066f4 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80066aa:	7d7b      	ldrb	r3, [r7, #21]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d109      	bne.n	80066c4 <dir_find+0x126>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a1b      	ldr	r3, [r3, #32]
 80066b4:	4618      	mov	r0, r3
 80066b6:	f7ff ff51 	bl	800655c <sum_sfn>
 80066ba:	4603      	mov	r3, r0
 80066bc:	461a      	mov	r2, r3
 80066be:	7d3b      	ldrb	r3, [r7, #20]
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d024      	beq.n	800670e <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80066ca:	f003 0301 	and.w	r3, r3, #1
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d10a      	bne.n	80066e8 <dir_find+0x14a>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a18      	ldr	r0, [r3, #32]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	3324      	adds	r3, #36	; 0x24
 80066da:	220b      	movs	r2, #11
 80066dc:	4619      	mov	r1, r3
 80066de:	f7fe fe1d 	bl	800531c <mem_cmp>
 80066e2:	4603      	mov	r3, r0
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d014      	beq.n	8006712 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80066e8:	23ff      	movs	r3, #255	; 0xff
 80066ea:	757b      	strb	r3, [r7, #21]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80066f2:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80066f4:	2100      	movs	r1, #0
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f7ff fc6d 	bl	8005fd6 <dir_next>
 80066fc:	4603      	mov	r3, r0
 80066fe:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8006700:	7dfb      	ldrb	r3, [r7, #23]
 8006702:	2b00      	cmp	r3, #0
 8006704:	f43f af65 	beq.w	80065d2 <dir_find+0x34>
 8006708:	e004      	b.n	8006714 <dir_find+0x176>
		if (res != FR_OK) break;
 800670a:	bf00      	nop
 800670c:	e002      	b.n	8006714 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800670e:	bf00      	nop
 8006710:	e000      	b.n	8006714 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8006712:	bf00      	nop

	return res;
 8006714:	7dfb      	ldrb	r3, [r7, #23]
}
 8006716:	4618      	mov	r0, r3
 8006718:	3718      	adds	r7, #24
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
	...

08006720 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b08c      	sub	sp, #48	; 0x30
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006734:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006738:	2b00      	cmp	r3, #0
 800673a:	d001      	beq.n	8006740 <dir_register+0x20>
 800673c:	2306      	movs	r3, #6
 800673e:	e0e0      	b.n	8006902 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8006740:	2300      	movs	r3, #0
 8006742:	627b      	str	r3, [r7, #36]	; 0x24
 8006744:	e002      	b.n	800674c <dir_register+0x2c>
 8006746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006748:	3301      	adds	r3, #1
 800674a:	627b      	str	r3, [r7, #36]	; 0x24
 800674c:	69fb      	ldr	r3, [r7, #28]
 800674e:	691a      	ldr	r2, [r3, #16]
 8006750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006752:	005b      	lsls	r3, r3, #1
 8006754:	4413      	add	r3, r2
 8006756:	881b      	ldrh	r3, [r3, #0]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d1f4      	bne.n	8006746 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8006762:	f107 030c 	add.w	r3, r7, #12
 8006766:	220c      	movs	r2, #12
 8006768:	4618      	mov	r0, r3
 800676a:	f7fe fd9b 	bl	80052a4 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800676e:	7dfb      	ldrb	r3, [r7, #23]
 8006770:	f003 0301 	and.w	r3, r3, #1
 8006774:	2b00      	cmp	r3, #0
 8006776:	d032      	beq.n	80067de <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2240      	movs	r2, #64	; 0x40
 800677c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8006780:	2301      	movs	r3, #1
 8006782:	62bb      	str	r3, [r7, #40]	; 0x28
 8006784:	e016      	b.n	80067b4 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	691a      	ldr	r2, [r3, #16]
 8006790:	f107 010c 	add.w	r1, r7, #12
 8006794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006796:	f7ff fe53 	bl	8006440 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f7ff feff 	bl	800659e <dir_find>
 80067a0:	4603      	mov	r3, r0
 80067a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 80067a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d106      	bne.n	80067bc <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 80067ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067b0:	3301      	adds	r3, #1
 80067b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80067b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067b6:	2b63      	cmp	r3, #99	; 0x63
 80067b8:	d9e5      	bls.n	8006786 <dir_register+0x66>
 80067ba:	e000      	b.n	80067be <dir_register+0x9e>
			if (res != FR_OK) break;
 80067bc:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80067be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067c0:	2b64      	cmp	r3, #100	; 0x64
 80067c2:	d101      	bne.n	80067c8 <dir_register+0xa8>
 80067c4:	2307      	movs	r3, #7
 80067c6:	e09c      	b.n	8006902 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 80067c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80067cc:	2b04      	cmp	r3, #4
 80067ce:	d002      	beq.n	80067d6 <dir_register+0xb6>
 80067d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80067d4:	e095      	b.n	8006902 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 80067d6:	7dfa      	ldrb	r2, [r7, #23]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80067de:	7dfb      	ldrb	r3, [r7, #23]
 80067e0:	f003 0302 	and.w	r3, r3, #2
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d007      	beq.n	80067f8 <dir_register+0xd8>
 80067e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ea:	330c      	adds	r3, #12
 80067ec:	4a47      	ldr	r2, [pc, #284]	; (800690c <dir_register+0x1ec>)
 80067ee:	fba2 2303 	umull	r2, r3, r2, r3
 80067f2:	089b      	lsrs	r3, r3, #2
 80067f4:	3301      	adds	r3, #1
 80067f6:	e000      	b.n	80067fa <dir_register+0xda>
 80067f8:	2301      	movs	r3, #1
 80067fa:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80067fc:	6a39      	ldr	r1, [r7, #32]
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f7ff fcbf 	bl	8006182 <dir_alloc>
 8006804:	4603      	mov	r3, r0
 8006806:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800680a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800680e:	2b00      	cmp	r3, #0
 8006810:	d148      	bne.n	80068a4 <dir_register+0x184>
 8006812:	6a3b      	ldr	r3, [r7, #32]
 8006814:	3b01      	subs	r3, #1
 8006816:	623b      	str	r3, [r7, #32]
 8006818:	6a3b      	ldr	r3, [r7, #32]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d042      	beq.n	80068a4 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	695a      	ldr	r2, [r3, #20]
 8006822:	6a3b      	ldr	r3, [r7, #32]
 8006824:	015b      	lsls	r3, r3, #5
 8006826:	1ad3      	subs	r3, r2, r3
 8006828:	4619      	mov	r1, r3
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f7ff fb4a 	bl	8005ec4 <dir_sdi>
 8006830:	4603      	mov	r3, r0
 8006832:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8006836:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800683a:	2b00      	cmp	r3, #0
 800683c:	d132      	bne.n	80068a4 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	3324      	adds	r3, #36	; 0x24
 8006842:	4618      	mov	r0, r3
 8006844:	f7ff fe8a 	bl	800655c <sum_sfn>
 8006848:	4603      	mov	r3, r0
 800684a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	69db      	ldr	r3, [r3, #28]
 8006850:	4619      	mov	r1, r3
 8006852:	69f8      	ldr	r0, [r7, #28]
 8006854:	f7fe ff54 	bl	8005700 <move_window>
 8006858:	4603      	mov	r3, r0
 800685a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800685e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006862:	2b00      	cmp	r3, #0
 8006864:	d11d      	bne.n	80068a2 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8006866:	69fb      	ldr	r3, [r7, #28]
 8006868:	6918      	ldr	r0, [r3, #16]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a19      	ldr	r1, [r3, #32]
 800686e:	6a3b      	ldr	r3, [r7, #32]
 8006870:	b2da      	uxtb	r2, r3
 8006872:	7efb      	ldrb	r3, [r7, #27]
 8006874:	f7ff fd7c 	bl	8006370 <put_lfn>
				fs->wflag = 1;
 8006878:	69fb      	ldr	r3, [r7, #28]
 800687a:	2201      	movs	r2, #1
 800687c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800687e:	2100      	movs	r1, #0
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f7ff fba8 	bl	8005fd6 <dir_next>
 8006886:	4603      	mov	r3, r0
 8006888:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800688c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006890:	2b00      	cmp	r3, #0
 8006892:	d107      	bne.n	80068a4 <dir_register+0x184>
 8006894:	6a3b      	ldr	r3, [r7, #32]
 8006896:	3b01      	subs	r3, #1
 8006898:	623b      	str	r3, [r7, #32]
 800689a:	6a3b      	ldr	r3, [r7, #32]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d1d5      	bne.n	800684c <dir_register+0x12c>
 80068a0:	e000      	b.n	80068a4 <dir_register+0x184>
				if (res != FR_OK) break;
 80068a2:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80068a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d128      	bne.n	80068fe <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	69db      	ldr	r3, [r3, #28]
 80068b0:	4619      	mov	r1, r3
 80068b2:	69f8      	ldr	r0, [r7, #28]
 80068b4:	f7fe ff24 	bl	8005700 <move_window>
 80068b8:	4603      	mov	r3, r0
 80068ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 80068be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d11b      	bne.n	80068fe <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6a1b      	ldr	r3, [r3, #32]
 80068ca:	2220      	movs	r2, #32
 80068cc:	2100      	movs	r1, #0
 80068ce:	4618      	mov	r0, r3
 80068d0:	f7fe fd09 	bl	80052e6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6a18      	ldr	r0, [r3, #32]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	3324      	adds	r3, #36	; 0x24
 80068dc:	220b      	movs	r2, #11
 80068de:	4619      	mov	r1, r3
 80068e0:	f7fe fce0 	bl	80052a4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6a1b      	ldr	r3, [r3, #32]
 80068ee:	330c      	adds	r3, #12
 80068f0:	f002 0218 	and.w	r2, r2, #24
 80068f4:	b2d2      	uxtb	r2, r2
 80068f6:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	2201      	movs	r2, #1
 80068fc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80068fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006902:	4618      	mov	r0, r3
 8006904:	3730      	adds	r7, #48	; 0x30
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
 800690a:	bf00      	nop
 800690c:	4ec4ec4f 	.word	0x4ec4ec4f

08006910 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b08a      	sub	sp, #40	; 0x28
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	613b      	str	r3, [r7, #16]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	691b      	ldr	r3, [r3, #16]
 8006926:	60fb      	str	r3, [r7, #12]
 8006928:	2300      	movs	r3, #0
 800692a:	617b      	str	r3, [r7, #20]
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8006930:	69bb      	ldr	r3, [r7, #24]
 8006932:	1c5a      	adds	r2, r3, #1
 8006934:	61ba      	str	r2, [r7, #24]
 8006936:	693a      	ldr	r2, [r7, #16]
 8006938:	4413      	add	r3, r2
 800693a:	781b      	ldrb	r3, [r3, #0]
 800693c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800693e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006940:	2b1f      	cmp	r3, #31
 8006942:	d940      	bls.n	80069c6 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8006944:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006946:	2b2f      	cmp	r3, #47	; 0x2f
 8006948:	d006      	beq.n	8006958 <create_name+0x48>
 800694a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800694c:	2b5c      	cmp	r3, #92	; 0x5c
 800694e:	d110      	bne.n	8006972 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006950:	e002      	b.n	8006958 <create_name+0x48>
 8006952:	69bb      	ldr	r3, [r7, #24]
 8006954:	3301      	adds	r3, #1
 8006956:	61bb      	str	r3, [r7, #24]
 8006958:	693a      	ldr	r2, [r7, #16]
 800695a:	69bb      	ldr	r3, [r7, #24]
 800695c:	4413      	add	r3, r2
 800695e:	781b      	ldrb	r3, [r3, #0]
 8006960:	2b2f      	cmp	r3, #47	; 0x2f
 8006962:	d0f6      	beq.n	8006952 <create_name+0x42>
 8006964:	693a      	ldr	r2, [r7, #16]
 8006966:	69bb      	ldr	r3, [r7, #24]
 8006968:	4413      	add	r3, r2
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	2b5c      	cmp	r3, #92	; 0x5c
 800696e:	d0f0      	beq.n	8006952 <create_name+0x42>
			break;
 8006970:	e02a      	b.n	80069c8 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	2bfe      	cmp	r3, #254	; 0xfe
 8006976:	d901      	bls.n	800697c <create_name+0x6c>
 8006978:	2306      	movs	r3, #6
 800697a:	e17d      	b.n	8006c78 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800697c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800697e:	b2db      	uxtb	r3, r3
 8006980:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8006982:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006984:	2101      	movs	r1, #1
 8006986:	4618      	mov	r0, r3
 8006988:	f001 fcdc 	bl	8008344 <ff_convert>
 800698c:	4603      	mov	r3, r0
 800698e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8006990:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006992:	2b00      	cmp	r3, #0
 8006994:	d101      	bne.n	800699a <create_name+0x8a>
 8006996:	2306      	movs	r3, #6
 8006998:	e16e      	b.n	8006c78 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800699a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800699c:	2b7f      	cmp	r3, #127	; 0x7f
 800699e:	d809      	bhi.n	80069b4 <create_name+0xa4>
 80069a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80069a2:	4619      	mov	r1, r3
 80069a4:	488d      	ldr	r0, [pc, #564]	; (8006bdc <create_name+0x2cc>)
 80069a6:	f7fe fce0 	bl	800536a <chk_chr>
 80069aa:	4603      	mov	r3, r0
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d001      	beq.n	80069b4 <create_name+0xa4>
 80069b0:	2306      	movs	r3, #6
 80069b2:	e161      	b.n	8006c78 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	1c5a      	adds	r2, r3, #1
 80069b8:	617a      	str	r2, [r7, #20]
 80069ba:	005b      	lsls	r3, r3, #1
 80069bc:	68fa      	ldr	r2, [r7, #12]
 80069be:	4413      	add	r3, r2
 80069c0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80069c2:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 80069c4:	e7b4      	b.n	8006930 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 80069c6:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80069c8:	693a      	ldr	r2, [r7, #16]
 80069ca:	69bb      	ldr	r3, [r7, #24]
 80069cc:	441a      	add	r2, r3
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80069d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80069d4:	2b1f      	cmp	r3, #31
 80069d6:	d801      	bhi.n	80069dc <create_name+0xcc>
 80069d8:	2304      	movs	r3, #4
 80069da:	e000      	b.n	80069de <create_name+0xce>
 80069dc:	2300      	movs	r3, #0
 80069de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80069e2:	e011      	b.n	8006a08 <create_name+0xf8>
		w = lfn[di - 1];
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80069ea:	3b01      	subs	r3, #1
 80069ec:	005b      	lsls	r3, r3, #1
 80069ee:	68fa      	ldr	r2, [r7, #12]
 80069f0:	4413      	add	r3, r2
 80069f2:	881b      	ldrh	r3, [r3, #0]
 80069f4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 80069f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80069f8:	2b20      	cmp	r3, #32
 80069fa:	d002      	beq.n	8006a02 <create_name+0xf2>
 80069fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80069fe:	2b2e      	cmp	r3, #46	; 0x2e
 8006a00:	d106      	bne.n	8006a10 <create_name+0x100>
		di--;
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	3b01      	subs	r3, #1
 8006a06:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d1ea      	bne.n	80069e4 <create_name+0xd4>
 8006a0e:	e000      	b.n	8006a12 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8006a10:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	005b      	lsls	r3, r3, #1
 8006a16:	68fa      	ldr	r2, [r7, #12]
 8006a18:	4413      	add	r3, r2
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d101      	bne.n	8006a28 <create_name+0x118>
 8006a24:	2306      	movs	r3, #6
 8006a26:	e127      	b.n	8006c78 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	3324      	adds	r3, #36	; 0x24
 8006a2c:	220b      	movs	r2, #11
 8006a2e:	2120      	movs	r1, #32
 8006a30:	4618      	mov	r0, r3
 8006a32:	f7fe fc58 	bl	80052e6 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8006a36:	2300      	movs	r3, #0
 8006a38:	61bb      	str	r3, [r7, #24]
 8006a3a:	e002      	b.n	8006a42 <create_name+0x132>
 8006a3c:	69bb      	ldr	r3, [r7, #24]
 8006a3e:	3301      	adds	r3, #1
 8006a40:	61bb      	str	r3, [r7, #24]
 8006a42:	69bb      	ldr	r3, [r7, #24]
 8006a44:	005b      	lsls	r3, r3, #1
 8006a46:	68fa      	ldr	r2, [r7, #12]
 8006a48:	4413      	add	r3, r2
 8006a4a:	881b      	ldrh	r3, [r3, #0]
 8006a4c:	2b20      	cmp	r3, #32
 8006a4e:	d0f5      	beq.n	8006a3c <create_name+0x12c>
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	005b      	lsls	r3, r3, #1
 8006a54:	68fa      	ldr	r2, [r7, #12]
 8006a56:	4413      	add	r3, r2
 8006a58:	881b      	ldrh	r3, [r3, #0]
 8006a5a:	2b2e      	cmp	r3, #46	; 0x2e
 8006a5c:	d0ee      	beq.n	8006a3c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8006a5e:	69bb      	ldr	r3, [r7, #24]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d009      	beq.n	8006a78 <create_name+0x168>
 8006a64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006a68:	f043 0303 	orr.w	r3, r3, #3
 8006a6c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8006a70:	e002      	b.n	8006a78 <create_name+0x168>
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	3b01      	subs	r3, #1
 8006a76:	617b      	str	r3, [r7, #20]
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d009      	beq.n	8006a92 <create_name+0x182>
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006a84:	3b01      	subs	r3, #1
 8006a86:	005b      	lsls	r3, r3, #1
 8006a88:	68fa      	ldr	r2, [r7, #12]
 8006a8a:	4413      	add	r3, r2
 8006a8c:	881b      	ldrh	r3, [r3, #0]
 8006a8e:	2b2e      	cmp	r3, #46	; 0x2e
 8006a90:	d1ef      	bne.n	8006a72 <create_name+0x162>

	i = b = 0; ni = 8;
 8006a92:	2300      	movs	r3, #0
 8006a94:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006a98:	2300      	movs	r3, #0
 8006a9a:	623b      	str	r3, [r7, #32]
 8006a9c:	2308      	movs	r3, #8
 8006a9e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8006aa0:	69bb      	ldr	r3, [r7, #24]
 8006aa2:	1c5a      	adds	r2, r3, #1
 8006aa4:	61ba      	str	r2, [r7, #24]
 8006aa6:	005b      	lsls	r3, r3, #1
 8006aa8:	68fa      	ldr	r2, [r7, #12]
 8006aaa:	4413      	add	r3, r2
 8006aac:	881b      	ldrh	r3, [r3, #0]
 8006aae:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8006ab0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	f000 8090 	beq.w	8006bd8 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8006ab8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006aba:	2b20      	cmp	r3, #32
 8006abc:	d006      	beq.n	8006acc <create_name+0x1bc>
 8006abe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006ac0:	2b2e      	cmp	r3, #46	; 0x2e
 8006ac2:	d10a      	bne.n	8006ada <create_name+0x1ca>
 8006ac4:	69ba      	ldr	r2, [r7, #24]
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d006      	beq.n	8006ada <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8006acc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ad0:	f043 0303 	orr.w	r3, r3, #3
 8006ad4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006ad8:	e07d      	b.n	8006bd6 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8006ada:	6a3a      	ldr	r2, [r7, #32]
 8006adc:	69fb      	ldr	r3, [r7, #28]
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d203      	bcs.n	8006aea <create_name+0x1da>
 8006ae2:	69ba      	ldr	r2, [r7, #24]
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d123      	bne.n	8006b32 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	2b0b      	cmp	r3, #11
 8006aee:	d106      	bne.n	8006afe <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8006af0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006af4:	f043 0303 	orr.w	r3, r3, #3
 8006af8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006afc:	e075      	b.n	8006bea <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8006afe:	69ba      	ldr	r2, [r7, #24]
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d005      	beq.n	8006b12 <create_name+0x202>
 8006b06:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006b0a:	f043 0303 	orr.w	r3, r3, #3
 8006b0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8006b12:	69ba      	ldr	r2, [r7, #24]
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d866      	bhi.n	8006be8 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	61bb      	str	r3, [r7, #24]
 8006b1e:	2308      	movs	r3, #8
 8006b20:	623b      	str	r3, [r7, #32]
 8006b22:	230b      	movs	r3, #11
 8006b24:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8006b26:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006b30:	e051      	b.n	8006bd6 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8006b32:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b34:	2b7f      	cmp	r3, #127	; 0x7f
 8006b36:	d914      	bls.n	8006b62 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8006b38:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b3a:	2100      	movs	r1, #0
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f001 fc01 	bl	8008344 <ff_convert>
 8006b42:	4603      	mov	r3, r0
 8006b44:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8006b46:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d004      	beq.n	8006b56 <create_name+0x246>
 8006b4c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b4e:	3b80      	subs	r3, #128	; 0x80
 8006b50:	4a23      	ldr	r2, [pc, #140]	; (8006be0 <create_name+0x2d0>)
 8006b52:	5cd3      	ldrb	r3, [r2, r3]
 8006b54:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8006b56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006b5a:	f043 0302 	orr.w	r3, r3, #2
 8006b5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8006b62:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d007      	beq.n	8006b78 <create_name+0x268>
 8006b68:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b6a:	4619      	mov	r1, r3
 8006b6c:	481d      	ldr	r0, [pc, #116]	; (8006be4 <create_name+0x2d4>)
 8006b6e:	f7fe fbfc 	bl	800536a <chk_chr>
 8006b72:	4603      	mov	r3, r0
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d008      	beq.n	8006b8a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8006b78:	235f      	movs	r3, #95	; 0x5f
 8006b7a:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006b7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006b80:	f043 0303 	orr.w	r3, r3, #3
 8006b84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006b88:	e01b      	b.n	8006bc2 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8006b8a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b8c:	2b40      	cmp	r3, #64	; 0x40
 8006b8e:	d909      	bls.n	8006ba4 <create_name+0x294>
 8006b90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006b92:	2b5a      	cmp	r3, #90	; 0x5a
 8006b94:	d806      	bhi.n	8006ba4 <create_name+0x294>
					b |= 2;
 8006b96:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006b9a:	f043 0302 	orr.w	r3, r3, #2
 8006b9e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006ba2:	e00e      	b.n	8006bc2 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8006ba4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006ba6:	2b60      	cmp	r3, #96	; 0x60
 8006ba8:	d90b      	bls.n	8006bc2 <create_name+0x2b2>
 8006baa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006bac:	2b7a      	cmp	r3, #122	; 0x7a
 8006bae:	d808      	bhi.n	8006bc2 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8006bb0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006bb4:	f043 0301 	orr.w	r3, r3, #1
 8006bb8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006bbc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006bbe:	3b20      	subs	r3, #32
 8006bc0:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8006bc2:	6a3b      	ldr	r3, [r7, #32]
 8006bc4:	1c5a      	adds	r2, r3, #1
 8006bc6:	623a      	str	r2, [r7, #32]
 8006bc8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006bca:	b2d1      	uxtb	r1, r2
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	4413      	add	r3, r2
 8006bd0:	460a      	mov	r2, r1
 8006bd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8006bd6:	e763      	b.n	8006aa0 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8006bd8:	bf00      	nop
 8006bda:	e006      	b.n	8006bea <create_name+0x2da>
 8006bdc:	08008f70 	.word	0x08008f70
 8006be0:	08009000 	.word	0x08009000
 8006be4:	08008f7c 	.word	0x08008f7c
			if (si > di) break;			/* No extension */
 8006be8:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006bf0:	2be5      	cmp	r3, #229	; 0xe5
 8006bf2:	d103      	bne.n	8006bfc <create_name+0x2ec>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2205      	movs	r2, #5
 8006bf8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8006bfc:	69fb      	ldr	r3, [r7, #28]
 8006bfe:	2b08      	cmp	r3, #8
 8006c00:	d104      	bne.n	8006c0c <create_name+0x2fc>
 8006c02:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006c06:	009b      	lsls	r3, r3, #2
 8006c08:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8006c0c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006c10:	f003 030c 	and.w	r3, r3, #12
 8006c14:	2b0c      	cmp	r3, #12
 8006c16:	d005      	beq.n	8006c24 <create_name+0x314>
 8006c18:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006c1c:	f003 0303 	and.w	r3, r3, #3
 8006c20:	2b03      	cmp	r3, #3
 8006c22:	d105      	bne.n	8006c30 <create_name+0x320>
 8006c24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006c28:	f043 0302 	orr.w	r3, r3, #2
 8006c2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8006c30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006c34:	f003 0302 	and.w	r3, r3, #2
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d117      	bne.n	8006c6c <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8006c3c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006c40:	f003 0303 	and.w	r3, r3, #3
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d105      	bne.n	8006c54 <create_name+0x344>
 8006c48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006c4c:	f043 0310 	orr.w	r3, r3, #16
 8006c50:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8006c54:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006c58:	f003 030c 	and.w	r3, r3, #12
 8006c5c:	2b04      	cmp	r3, #4
 8006c5e:	d105      	bne.n	8006c6c <create_name+0x35c>
 8006c60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006c64:	f043 0308 	orr.w	r3, r3, #8
 8006c68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8006c72:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8006c76:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3728      	adds	r7, #40	; 0x28
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}

08006c80 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b086      	sub	sp, #24
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
 8006c88:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8006c94:	e002      	b.n	8006c9c <follow_path+0x1c>
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	3301      	adds	r3, #1
 8006c9a:	603b      	str	r3, [r7, #0]
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	781b      	ldrb	r3, [r3, #0]
 8006ca0:	2b2f      	cmp	r3, #47	; 0x2f
 8006ca2:	d0f8      	beq.n	8006c96 <follow_path+0x16>
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	2b5c      	cmp	r3, #92	; 0x5c
 8006caa:	d0f4      	beq.n	8006c96 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	781b      	ldrb	r3, [r3, #0]
 8006cb6:	2b1f      	cmp	r3, #31
 8006cb8:	d80a      	bhi.n	8006cd0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2280      	movs	r2, #128	; 0x80
 8006cbe:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8006cc2:	2100      	movs	r1, #0
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f7ff f8fd 	bl	8005ec4 <dir_sdi>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	75fb      	strb	r3, [r7, #23]
 8006cce:	e048      	b.n	8006d62 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006cd0:	463b      	mov	r3, r7
 8006cd2:	4619      	mov	r1, r3
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f7ff fe1b 	bl	8006910 <create_name>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8006cde:	7dfb      	ldrb	r3, [r7, #23]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d139      	bne.n	8006d58 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f7ff fc5a 	bl	800659e <dir_find>
 8006cea:	4603      	mov	r3, r0
 8006cec:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006cf4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8006cf6:	7dfb      	ldrb	r3, [r7, #23]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d00a      	beq.n	8006d12 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006cfc:	7dfb      	ldrb	r3, [r7, #23]
 8006cfe:	2b04      	cmp	r3, #4
 8006d00:	d12c      	bne.n	8006d5c <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006d02:	7afb      	ldrb	r3, [r7, #11]
 8006d04:	f003 0304 	and.w	r3, r3, #4
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d127      	bne.n	8006d5c <follow_path+0xdc>
 8006d0c:	2305      	movs	r3, #5
 8006d0e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8006d10:	e024      	b.n	8006d5c <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006d12:	7afb      	ldrb	r3, [r7, #11]
 8006d14:	f003 0304 	and.w	r3, r3, #4
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d121      	bne.n	8006d60 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	799b      	ldrb	r3, [r3, #6]
 8006d20:	f003 0310 	and.w	r3, r3, #16
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d102      	bne.n	8006d2e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8006d28:	2305      	movs	r3, #5
 8006d2a:	75fb      	strb	r3, [r7, #23]
 8006d2c:	e019      	b.n	8006d62 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	695b      	ldr	r3, [r3, #20]
 8006d38:	68fa      	ldr	r2, [r7, #12]
 8006d3a:	8992      	ldrh	r2, [r2, #12]
 8006d3c:	fbb3 f0f2 	udiv	r0, r3, r2
 8006d40:	fb00 f202 	mul.w	r2, r0, r2
 8006d44:	1a9b      	subs	r3, r3, r2
 8006d46:	440b      	add	r3, r1
 8006d48:	4619      	mov	r1, r3
 8006d4a:	68f8      	ldr	r0, [r7, #12]
 8006d4c:	f7ff fa60 	bl	8006210 <ld_clust>
 8006d50:	4602      	mov	r2, r0
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006d56:	e7bb      	b.n	8006cd0 <follow_path+0x50>
			if (res != FR_OK) break;
 8006d58:	bf00      	nop
 8006d5a:	e002      	b.n	8006d62 <follow_path+0xe2>
				break;
 8006d5c:	bf00      	nop
 8006d5e:	e000      	b.n	8006d62 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006d60:	bf00      	nop
			}
		}
	}

	return res;
 8006d62:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3718      	adds	r7, #24
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}

08006d6c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b087      	sub	sp, #28
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006d74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006d78:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d031      	beq.n	8006de6 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	617b      	str	r3, [r7, #20]
 8006d88:	e002      	b.n	8006d90 <get_ldnumber+0x24>
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	3301      	adds	r3, #1
 8006d8e:	617b      	str	r3, [r7, #20]
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	781b      	ldrb	r3, [r3, #0]
 8006d94:	2b1f      	cmp	r3, #31
 8006d96:	d903      	bls.n	8006da0 <get_ldnumber+0x34>
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	781b      	ldrb	r3, [r3, #0]
 8006d9c:	2b3a      	cmp	r3, #58	; 0x3a
 8006d9e:	d1f4      	bne.n	8006d8a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	781b      	ldrb	r3, [r3, #0]
 8006da4:	2b3a      	cmp	r3, #58	; 0x3a
 8006da6:	d11c      	bne.n	8006de2 <get_ldnumber+0x76>
			tp = *path;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	1c5a      	adds	r2, r3, #1
 8006db2:	60fa      	str	r2, [r7, #12]
 8006db4:	781b      	ldrb	r3, [r3, #0]
 8006db6:	3b30      	subs	r3, #48	; 0x30
 8006db8:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	2b09      	cmp	r3, #9
 8006dbe:	d80e      	bhi.n	8006dde <get_ldnumber+0x72>
 8006dc0:	68fa      	ldr	r2, [r7, #12]
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d10a      	bne.n	8006dde <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d107      	bne.n	8006dde <get_ldnumber+0x72>
					vol = (int)i;
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	3301      	adds	r3, #1
 8006dd6:	617b      	str	r3, [r7, #20]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	697a      	ldr	r2, [r7, #20]
 8006ddc:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006dde:	693b      	ldr	r3, [r7, #16]
 8006de0:	e002      	b.n	8006de8 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006de2:	2300      	movs	r3, #0
 8006de4:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006de6:	693b      	ldr	r3, [r7, #16]
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	371c      	adds	r7, #28
 8006dec:	46bd      	mov	sp, r7
 8006dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df2:	4770      	bx	lr

08006df4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b082      	sub	sp, #8
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2200      	movs	r2, #0
 8006e02:	70da      	strb	r2, [r3, #3]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006e0a:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006e0c:	6839      	ldr	r1, [r7, #0]
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f7fe fc76 	bl	8005700 <move_window>
 8006e14:	4603      	mov	r3, r0
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d001      	beq.n	8006e1e <check_fs+0x2a>
 8006e1a:	2304      	movs	r3, #4
 8006e1c:	e038      	b.n	8006e90 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	3338      	adds	r3, #56	; 0x38
 8006e22:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8006e26:	4618      	mov	r0, r3
 8006e28:	f7fe f9ba 	bl	80051a0 <ld_word>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	461a      	mov	r2, r3
 8006e30:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d001      	beq.n	8006e3c <check_fs+0x48>
 8006e38:	2303      	movs	r3, #3
 8006e3a:	e029      	b.n	8006e90 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006e42:	2be9      	cmp	r3, #233	; 0xe9
 8006e44:	d009      	beq.n	8006e5a <check_fs+0x66>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006e4c:	2beb      	cmp	r3, #235	; 0xeb
 8006e4e:	d11e      	bne.n	8006e8e <check_fs+0x9a>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006e56:	2b90      	cmp	r3, #144	; 0x90
 8006e58:	d119      	bne.n	8006e8e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	3338      	adds	r3, #56	; 0x38
 8006e5e:	3336      	adds	r3, #54	; 0x36
 8006e60:	4618      	mov	r0, r3
 8006e62:	f7fe f9b5 	bl	80051d0 <ld_dword>
 8006e66:	4603      	mov	r3, r0
 8006e68:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006e6c:	4a0a      	ldr	r2, [pc, #40]	; (8006e98 <check_fs+0xa4>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d101      	bne.n	8006e76 <check_fs+0x82>
 8006e72:	2300      	movs	r3, #0
 8006e74:	e00c      	b.n	8006e90 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	3338      	adds	r3, #56	; 0x38
 8006e7a:	3352      	adds	r3, #82	; 0x52
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f7fe f9a7 	bl	80051d0 <ld_dword>
 8006e82:	4603      	mov	r3, r0
 8006e84:	4a05      	ldr	r2, [pc, #20]	; (8006e9c <check_fs+0xa8>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d101      	bne.n	8006e8e <check_fs+0x9a>
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	e000      	b.n	8006e90 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8006e8e:	2302      	movs	r3, #2
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	3708      	adds	r7, #8
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bd80      	pop	{r7, pc}
 8006e98:	00544146 	.word	0x00544146
 8006e9c:	33544146 	.word	0x33544146

08006ea0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b096      	sub	sp, #88	; 0x58
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	60f8      	str	r0, [r7, #12]
 8006ea8:	60b9      	str	r1, [r7, #8]
 8006eaa:	4613      	mov	r3, r2
 8006eac:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006eb4:	68f8      	ldr	r0, [r7, #12]
 8006eb6:	f7ff ff59 	bl	8006d6c <get_ldnumber>
 8006eba:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006ebc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	da01      	bge.n	8006ec6 <find_volume+0x26>
 8006ec2:	230b      	movs	r3, #11
 8006ec4:	e265      	b.n	8007392 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006ec6:	4a9f      	ldr	r2, [pc, #636]	; (8007144 <find_volume+0x2a4>)
 8006ec8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006eca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ece:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d101      	bne.n	8006eda <find_volume+0x3a>
 8006ed6:	230c      	movs	r3, #12
 8006ed8:	e25b      	b.n	8007392 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ede:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006ee0:	79fb      	ldrb	r3, [r7, #7]
 8006ee2:	f023 0301 	bic.w	r3, r3, #1
 8006ee6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006ee8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eea:	781b      	ldrb	r3, [r3, #0]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d01a      	beq.n	8006f26 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8006ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ef2:	785b      	ldrb	r3, [r3, #1]
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f7fe f8b5 	bl	8005064 <disk_status>
 8006efa:	4603      	mov	r3, r0
 8006efc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006f00:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006f04:	f003 0301 	and.w	r3, r3, #1
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d10c      	bne.n	8006f26 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006f0c:	79fb      	ldrb	r3, [r7, #7]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d007      	beq.n	8006f22 <find_volume+0x82>
 8006f12:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006f16:	f003 0304 	and.w	r3, r3, #4
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d001      	beq.n	8006f22 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8006f1e:	230a      	movs	r3, #10
 8006f20:	e237      	b.n	8007392 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8006f22:	2300      	movs	r3, #0
 8006f24:	e235      	b.n	8007392 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f28:	2200      	movs	r2, #0
 8006f2a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006f2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f2e:	b2da      	uxtb	r2, r3
 8006f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f32:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f36:	785b      	ldrb	r3, [r3, #1]
 8006f38:	4618      	mov	r0, r3
 8006f3a:	f7fe f8ad 	bl	8005098 <disk_initialize>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006f44:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006f48:	f003 0301 	and.w	r3, r3, #1
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d001      	beq.n	8006f54 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006f50:	2303      	movs	r3, #3
 8006f52:	e21e      	b.n	8007392 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006f54:	79fb      	ldrb	r3, [r7, #7]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d007      	beq.n	8006f6a <find_volume+0xca>
 8006f5a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006f5e:	f003 0304 	and.w	r3, r3, #4
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d001      	beq.n	8006f6a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8006f66:	230a      	movs	r3, #10
 8006f68:	e213      	b.n	8007392 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8006f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f6c:	7858      	ldrb	r0, [r3, #1]
 8006f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f70:	330c      	adds	r3, #12
 8006f72:	461a      	mov	r2, r3
 8006f74:	2102      	movs	r1, #2
 8006f76:	f7fe f8f5 	bl	8005164 <disk_ioctl>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d001      	beq.n	8006f84 <find_volume+0xe4>
 8006f80:	2301      	movs	r3, #1
 8006f82:	e206      	b.n	8007392 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8006f84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f86:	899b      	ldrh	r3, [r3, #12]
 8006f88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f8c:	d80d      	bhi.n	8006faa <find_volume+0x10a>
 8006f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f90:	899b      	ldrh	r3, [r3, #12]
 8006f92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006f96:	d308      	bcc.n	8006faa <find_volume+0x10a>
 8006f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f9a:	899b      	ldrh	r3, [r3, #12]
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fa0:	899b      	ldrh	r3, [r3, #12]
 8006fa2:	3b01      	subs	r3, #1
 8006fa4:	4013      	ands	r3, r2
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d001      	beq.n	8006fae <find_volume+0x10e>
 8006faa:	2301      	movs	r3, #1
 8006fac:	e1f1      	b.n	8007392 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006fb2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006fb4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006fb6:	f7ff ff1d 	bl	8006df4 <check_fs>
 8006fba:	4603      	mov	r3, r0
 8006fbc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8006fc0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006fc4:	2b02      	cmp	r3, #2
 8006fc6:	d149      	bne.n	800705c <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006fc8:	2300      	movs	r3, #0
 8006fca:	643b      	str	r3, [r7, #64]	; 0x40
 8006fcc:	e01e      	b.n	800700c <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8006fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fd0:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8006fd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fd6:	011b      	lsls	r3, r3, #4
 8006fd8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8006fdc:	4413      	add	r3, r2
 8006fde:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fe2:	3304      	adds	r3, #4
 8006fe4:	781b      	ldrb	r3, [r3, #0]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d006      	beq.n	8006ff8 <find_volume+0x158>
 8006fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fec:	3308      	adds	r3, #8
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f7fe f8ee 	bl	80051d0 <ld_dword>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	e000      	b.n	8006ffa <find_volume+0x15a>
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ffc:	009b      	lsls	r3, r3, #2
 8006ffe:	3358      	adds	r3, #88	; 0x58
 8007000:	443b      	add	r3, r7
 8007002:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8007006:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007008:	3301      	adds	r3, #1
 800700a:	643b      	str	r3, [r7, #64]	; 0x40
 800700c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800700e:	2b03      	cmp	r3, #3
 8007010:	d9dd      	bls.n	8006fce <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8007012:	2300      	movs	r3, #0
 8007014:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8007016:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007018:	2b00      	cmp	r3, #0
 800701a:	d002      	beq.n	8007022 <find_volume+0x182>
 800701c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800701e:	3b01      	subs	r3, #1
 8007020:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8007022:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007024:	009b      	lsls	r3, r3, #2
 8007026:	3358      	adds	r3, #88	; 0x58
 8007028:	443b      	add	r3, r7
 800702a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800702e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8007030:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007032:	2b00      	cmp	r3, #0
 8007034:	d005      	beq.n	8007042 <find_volume+0x1a2>
 8007036:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007038:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800703a:	f7ff fedb 	bl	8006df4 <check_fs>
 800703e:	4603      	mov	r3, r0
 8007040:	e000      	b.n	8007044 <find_volume+0x1a4>
 8007042:	2303      	movs	r3, #3
 8007044:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8007048:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800704c:	2b01      	cmp	r3, #1
 800704e:	d905      	bls.n	800705c <find_volume+0x1bc>
 8007050:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007052:	3301      	adds	r3, #1
 8007054:	643b      	str	r3, [r7, #64]	; 0x40
 8007056:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007058:	2b03      	cmp	r3, #3
 800705a:	d9e2      	bls.n	8007022 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800705c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007060:	2b04      	cmp	r3, #4
 8007062:	d101      	bne.n	8007068 <find_volume+0x1c8>
 8007064:	2301      	movs	r3, #1
 8007066:	e194      	b.n	8007392 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8007068:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800706c:	2b01      	cmp	r3, #1
 800706e:	d901      	bls.n	8007074 <find_volume+0x1d4>
 8007070:	230d      	movs	r3, #13
 8007072:	e18e      	b.n	8007392 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8007074:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007076:	3338      	adds	r3, #56	; 0x38
 8007078:	330b      	adds	r3, #11
 800707a:	4618      	mov	r0, r3
 800707c:	f7fe f890 	bl	80051a0 <ld_word>
 8007080:	4603      	mov	r3, r0
 8007082:	461a      	mov	r2, r3
 8007084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007086:	899b      	ldrh	r3, [r3, #12]
 8007088:	429a      	cmp	r2, r3
 800708a:	d001      	beq.n	8007090 <find_volume+0x1f0>
 800708c:	230d      	movs	r3, #13
 800708e:	e180      	b.n	8007392 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8007090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007092:	3338      	adds	r3, #56	; 0x38
 8007094:	3316      	adds	r3, #22
 8007096:	4618      	mov	r0, r3
 8007098:	f7fe f882 	bl	80051a0 <ld_word>
 800709c:	4603      	mov	r3, r0
 800709e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80070a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d106      	bne.n	80070b4 <find_volume+0x214>
 80070a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070a8:	3338      	adds	r3, #56	; 0x38
 80070aa:	3324      	adds	r3, #36	; 0x24
 80070ac:	4618      	mov	r0, r3
 80070ae:	f7fe f88f 	bl	80051d0 <ld_dword>
 80070b2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80070b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070b6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80070b8:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80070ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070bc:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 80070c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070c2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80070c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070c6:	789b      	ldrb	r3, [r3, #2]
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d005      	beq.n	80070d8 <find_volume+0x238>
 80070cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ce:	789b      	ldrb	r3, [r3, #2]
 80070d0:	2b02      	cmp	r3, #2
 80070d2:	d001      	beq.n	80070d8 <find_volume+0x238>
 80070d4:	230d      	movs	r3, #13
 80070d6:	e15c      	b.n	8007392 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80070d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070da:	789b      	ldrb	r3, [r3, #2]
 80070dc:	461a      	mov	r2, r3
 80070de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070e0:	fb02 f303 	mul.w	r3, r2, r3
 80070e4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80070e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80070ec:	b29a      	uxth	r2, r3
 80070ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070f0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80070f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070f4:	895b      	ldrh	r3, [r3, #10]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d008      	beq.n	800710c <find_volume+0x26c>
 80070fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070fc:	895b      	ldrh	r3, [r3, #10]
 80070fe:	461a      	mov	r2, r3
 8007100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007102:	895b      	ldrh	r3, [r3, #10]
 8007104:	3b01      	subs	r3, #1
 8007106:	4013      	ands	r3, r2
 8007108:	2b00      	cmp	r3, #0
 800710a:	d001      	beq.n	8007110 <find_volume+0x270>
 800710c:	230d      	movs	r3, #13
 800710e:	e140      	b.n	8007392 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8007110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007112:	3338      	adds	r3, #56	; 0x38
 8007114:	3311      	adds	r3, #17
 8007116:	4618      	mov	r0, r3
 8007118:	f7fe f842 	bl	80051a0 <ld_word>
 800711c:	4603      	mov	r3, r0
 800711e:	461a      	mov	r2, r3
 8007120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007122:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8007124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007126:	891b      	ldrh	r3, [r3, #8]
 8007128:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800712a:	8992      	ldrh	r2, [r2, #12]
 800712c:	0952      	lsrs	r2, r2, #5
 800712e:	b292      	uxth	r2, r2
 8007130:	fbb3 f1f2 	udiv	r1, r3, r2
 8007134:	fb01 f202 	mul.w	r2, r1, r2
 8007138:	1a9b      	subs	r3, r3, r2
 800713a:	b29b      	uxth	r3, r3
 800713c:	2b00      	cmp	r3, #0
 800713e:	d003      	beq.n	8007148 <find_volume+0x2a8>
 8007140:	230d      	movs	r3, #13
 8007142:	e126      	b.n	8007392 <find_volume+0x4f2>
 8007144:	20002624 	.word	0x20002624

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8007148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800714a:	3338      	adds	r3, #56	; 0x38
 800714c:	3313      	adds	r3, #19
 800714e:	4618      	mov	r0, r3
 8007150:	f7fe f826 	bl	80051a0 <ld_word>
 8007154:	4603      	mov	r3, r0
 8007156:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8007158:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800715a:	2b00      	cmp	r3, #0
 800715c:	d106      	bne.n	800716c <find_volume+0x2cc>
 800715e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007160:	3338      	adds	r3, #56	; 0x38
 8007162:	3320      	adds	r3, #32
 8007164:	4618      	mov	r0, r3
 8007166:	f7fe f833 	bl	80051d0 <ld_dword>
 800716a:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800716c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800716e:	3338      	adds	r3, #56	; 0x38
 8007170:	330e      	adds	r3, #14
 8007172:	4618      	mov	r0, r3
 8007174:	f7fe f814 	bl	80051a0 <ld_word>
 8007178:	4603      	mov	r3, r0
 800717a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800717c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800717e:	2b00      	cmp	r3, #0
 8007180:	d101      	bne.n	8007186 <find_volume+0x2e6>
 8007182:	230d      	movs	r3, #13
 8007184:	e105      	b.n	8007392 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8007186:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007188:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800718a:	4413      	add	r3, r2
 800718c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800718e:	8911      	ldrh	r1, [r2, #8]
 8007190:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007192:	8992      	ldrh	r2, [r2, #12]
 8007194:	0952      	lsrs	r2, r2, #5
 8007196:	b292      	uxth	r2, r2
 8007198:	fbb1 f2f2 	udiv	r2, r1, r2
 800719c:	b292      	uxth	r2, r2
 800719e:	4413      	add	r3, r2
 80071a0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80071a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80071a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d201      	bcs.n	80071ae <find_volume+0x30e>
 80071aa:	230d      	movs	r3, #13
 80071ac:	e0f1      	b.n	8007392 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80071ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80071b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071b2:	1ad3      	subs	r3, r2, r3
 80071b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80071b6:	8952      	ldrh	r2, [r2, #10]
 80071b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80071bc:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80071be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d101      	bne.n	80071c8 <find_volume+0x328>
 80071c4:	230d      	movs	r3, #13
 80071c6:	e0e4      	b.n	8007392 <find_volume+0x4f2>
		fmt = FS_FAT32;
 80071c8:	2303      	movs	r3, #3
 80071ca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80071ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d802      	bhi.n	80071de <find_volume+0x33e>
 80071d8:	2302      	movs	r3, #2
 80071da:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80071de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071e0:	f640 72f5 	movw	r2, #4085	; 0xff5
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d802      	bhi.n	80071ee <find_volume+0x34e>
 80071e8:	2301      	movs	r3, #1
 80071ea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80071ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f0:	1c9a      	adds	r2, r3, #2
 80071f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f4:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80071f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80071fa:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80071fc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80071fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007200:	441a      	add	r2, r3
 8007202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007204:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8007206:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800720a:	441a      	add	r2, r3
 800720c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800720e:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8007210:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007214:	2b03      	cmp	r3, #3
 8007216:	d11e      	bne.n	8007256 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8007218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800721a:	3338      	adds	r3, #56	; 0x38
 800721c:	332a      	adds	r3, #42	; 0x2a
 800721e:	4618      	mov	r0, r3
 8007220:	f7fd ffbe 	bl	80051a0 <ld_word>
 8007224:	4603      	mov	r3, r0
 8007226:	2b00      	cmp	r3, #0
 8007228:	d001      	beq.n	800722e <find_volume+0x38e>
 800722a:	230d      	movs	r3, #13
 800722c:	e0b1      	b.n	8007392 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800722e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007230:	891b      	ldrh	r3, [r3, #8]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d001      	beq.n	800723a <find_volume+0x39a>
 8007236:	230d      	movs	r3, #13
 8007238:	e0ab      	b.n	8007392 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800723a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800723c:	3338      	adds	r3, #56	; 0x38
 800723e:	332c      	adds	r3, #44	; 0x2c
 8007240:	4618      	mov	r0, r3
 8007242:	f7fd ffc5 	bl	80051d0 <ld_dword>
 8007246:	4602      	mov	r2, r0
 8007248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800724a:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800724c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800724e:	69db      	ldr	r3, [r3, #28]
 8007250:	009b      	lsls	r3, r3, #2
 8007252:	647b      	str	r3, [r7, #68]	; 0x44
 8007254:	e01f      	b.n	8007296 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8007256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007258:	891b      	ldrh	r3, [r3, #8]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d101      	bne.n	8007262 <find_volume+0x3c2>
 800725e:	230d      	movs	r3, #13
 8007260:	e097      	b.n	8007392 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8007262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007264:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007266:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007268:	441a      	add	r2, r3
 800726a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800726c:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800726e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8007272:	2b02      	cmp	r3, #2
 8007274:	d103      	bne.n	800727e <find_volume+0x3de>
 8007276:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007278:	69db      	ldr	r3, [r3, #28]
 800727a:	005b      	lsls	r3, r3, #1
 800727c:	e00a      	b.n	8007294 <find_volume+0x3f4>
 800727e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007280:	69da      	ldr	r2, [r3, #28]
 8007282:	4613      	mov	r3, r2
 8007284:	005b      	lsls	r3, r3, #1
 8007286:	4413      	add	r3, r2
 8007288:	085a      	lsrs	r2, r3, #1
 800728a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800728c:	69db      	ldr	r3, [r3, #28]
 800728e:	f003 0301 	and.w	r3, r3, #1
 8007292:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8007294:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8007296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007298:	6a1a      	ldr	r2, [r3, #32]
 800729a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800729c:	899b      	ldrh	r3, [r3, #12]
 800729e:	4619      	mov	r1, r3
 80072a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072a2:	440b      	add	r3, r1
 80072a4:	3b01      	subs	r3, #1
 80072a6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80072a8:	8989      	ldrh	r1, [r1, #12]
 80072aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80072ae:	429a      	cmp	r2, r3
 80072b0:	d201      	bcs.n	80072b6 <find_volume+0x416>
 80072b2:	230d      	movs	r3, #13
 80072b4:	e06d      	b.n	8007392 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80072b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80072bc:	619a      	str	r2, [r3, #24]
 80072be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c0:	699a      	ldr	r2, [r3, #24]
 80072c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 80072c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c8:	2280      	movs	r2, #128	; 0x80
 80072ca:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80072cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80072d0:	2b03      	cmp	r3, #3
 80072d2:	d149      	bne.n	8007368 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80072d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072d6:	3338      	adds	r3, #56	; 0x38
 80072d8:	3330      	adds	r3, #48	; 0x30
 80072da:	4618      	mov	r0, r3
 80072dc:	f7fd ff60 	bl	80051a0 <ld_word>
 80072e0:	4603      	mov	r3, r0
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d140      	bne.n	8007368 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 80072e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80072e8:	3301      	adds	r3, #1
 80072ea:	4619      	mov	r1, r3
 80072ec:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80072ee:	f7fe fa07 	bl	8005700 <move_window>
 80072f2:	4603      	mov	r3, r0
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d137      	bne.n	8007368 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 80072f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072fa:	2200      	movs	r2, #0
 80072fc:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80072fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007300:	3338      	adds	r3, #56	; 0x38
 8007302:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007306:	4618      	mov	r0, r3
 8007308:	f7fd ff4a 	bl	80051a0 <ld_word>
 800730c:	4603      	mov	r3, r0
 800730e:	461a      	mov	r2, r3
 8007310:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8007314:	429a      	cmp	r2, r3
 8007316:	d127      	bne.n	8007368 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8007318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800731a:	3338      	adds	r3, #56	; 0x38
 800731c:	4618      	mov	r0, r3
 800731e:	f7fd ff57 	bl	80051d0 <ld_dword>
 8007322:	4603      	mov	r3, r0
 8007324:	4a1d      	ldr	r2, [pc, #116]	; (800739c <find_volume+0x4fc>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d11e      	bne.n	8007368 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800732a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800732c:	3338      	adds	r3, #56	; 0x38
 800732e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007332:	4618      	mov	r0, r3
 8007334:	f7fd ff4c 	bl	80051d0 <ld_dword>
 8007338:	4603      	mov	r3, r0
 800733a:	4a19      	ldr	r2, [pc, #100]	; (80073a0 <find_volume+0x500>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d113      	bne.n	8007368 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8007340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007342:	3338      	adds	r3, #56	; 0x38
 8007344:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8007348:	4618      	mov	r0, r3
 800734a:	f7fd ff41 	bl	80051d0 <ld_dword>
 800734e:	4602      	mov	r2, r0
 8007350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007352:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8007354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007356:	3338      	adds	r3, #56	; 0x38
 8007358:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800735c:	4618      	mov	r0, r3
 800735e:	f7fd ff37 	bl	80051d0 <ld_dword>
 8007362:	4602      	mov	r2, r0
 8007364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007366:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8007368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800736a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800736e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007370:	4b0c      	ldr	r3, [pc, #48]	; (80073a4 <find_volume+0x504>)
 8007372:	881b      	ldrh	r3, [r3, #0]
 8007374:	3301      	adds	r3, #1
 8007376:	b29a      	uxth	r2, r3
 8007378:	4b0a      	ldr	r3, [pc, #40]	; (80073a4 <find_volume+0x504>)
 800737a:	801a      	strh	r2, [r3, #0]
 800737c:	4b09      	ldr	r3, [pc, #36]	; (80073a4 <find_volume+0x504>)
 800737e:	881a      	ldrh	r2, [r3, #0]
 8007380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007382:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8007384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007386:	4a08      	ldr	r2, [pc, #32]	; (80073a8 <find_volume+0x508>)
 8007388:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800738a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800738c:	f7fe f950 	bl	8005630 <clear_lock>
#endif
	return FR_OK;
 8007390:	2300      	movs	r3, #0
}
 8007392:	4618      	mov	r0, r3
 8007394:	3758      	adds	r7, #88	; 0x58
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	41615252 	.word	0x41615252
 80073a0:	61417272 	.word	0x61417272
 80073a4:	20002628 	.word	0x20002628
 80073a8:	2000264c 	.word	0x2000264c

080073ac <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b084      	sub	sp, #16
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
 80073b4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80073b6:	2309      	movs	r3, #9
 80073b8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d01c      	beq.n	80073fa <validate+0x4e>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d018      	beq.n	80073fa <validate+0x4e>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	781b      	ldrb	r3, [r3, #0]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d013      	beq.n	80073fa <validate+0x4e>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	889a      	ldrh	r2, [r3, #4]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	88db      	ldrh	r3, [r3, #6]
 80073dc:	429a      	cmp	r2, r3
 80073de:	d10c      	bne.n	80073fa <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	785b      	ldrb	r3, [r3, #1]
 80073e6:	4618      	mov	r0, r3
 80073e8:	f7fd fe3c 	bl	8005064 <disk_status>
 80073ec:	4603      	mov	r3, r0
 80073ee:	f003 0301 	and.w	r3, r3, #1
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d101      	bne.n	80073fa <validate+0x4e>
			res = FR_OK;
 80073f6:	2300      	movs	r3, #0
 80073f8:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80073fa:	7bfb      	ldrb	r3, [r7, #15]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d102      	bne.n	8007406 <validate+0x5a>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	e000      	b.n	8007408 <validate+0x5c>
 8007406:	2300      	movs	r3, #0
 8007408:	683a      	ldr	r2, [r7, #0]
 800740a:	6013      	str	r3, [r2, #0]
	return res;
 800740c:	7bfb      	ldrb	r3, [r7, #15]
}
 800740e:	4618      	mov	r0, r3
 8007410:	3710      	adds	r7, #16
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}
	...

08007418 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b088      	sub	sp, #32
 800741c:	af00      	add	r7, sp, #0
 800741e:	60f8      	str	r0, [r7, #12]
 8007420:	60b9      	str	r1, [r7, #8]
 8007422:	4613      	mov	r3, r2
 8007424:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800742a:	f107 0310 	add.w	r3, r7, #16
 800742e:	4618      	mov	r0, r3
 8007430:	f7ff fc9c 	bl	8006d6c <get_ldnumber>
 8007434:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007436:	69fb      	ldr	r3, [r7, #28]
 8007438:	2b00      	cmp	r3, #0
 800743a:	da01      	bge.n	8007440 <f_mount+0x28>
 800743c:	230b      	movs	r3, #11
 800743e:	e02b      	b.n	8007498 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007440:	4a17      	ldr	r2, [pc, #92]	; (80074a0 <f_mount+0x88>)
 8007442:	69fb      	ldr	r3, [r7, #28]
 8007444:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007448:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800744a:	69bb      	ldr	r3, [r7, #24]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d005      	beq.n	800745c <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007450:	69b8      	ldr	r0, [r7, #24]
 8007452:	f7fe f8ed 	bl	8005630 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8007456:	69bb      	ldr	r3, [r7, #24]
 8007458:	2200      	movs	r2, #0
 800745a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d002      	beq.n	8007468 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2200      	movs	r2, #0
 8007466:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8007468:	68fa      	ldr	r2, [r7, #12]
 800746a:	490d      	ldr	r1, [pc, #52]	; (80074a0 <f_mount+0x88>)
 800746c:	69fb      	ldr	r3, [r7, #28]
 800746e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d002      	beq.n	800747e <f_mount+0x66>
 8007478:	79fb      	ldrb	r3, [r7, #7]
 800747a:	2b01      	cmp	r3, #1
 800747c:	d001      	beq.n	8007482 <f_mount+0x6a>
 800747e:	2300      	movs	r3, #0
 8007480:	e00a      	b.n	8007498 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8007482:	f107 010c 	add.w	r1, r7, #12
 8007486:	f107 0308 	add.w	r3, r7, #8
 800748a:	2200      	movs	r2, #0
 800748c:	4618      	mov	r0, r3
 800748e:	f7ff fd07 	bl	8006ea0 <find_volume>
 8007492:	4603      	mov	r3, r0
 8007494:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8007496:	7dfb      	ldrb	r3, [r7, #23]
}
 8007498:	4618      	mov	r0, r3
 800749a:	3720      	adds	r7, #32
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}
 80074a0:	20002624 	.word	0x20002624

080074a4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b09a      	sub	sp, #104	; 0x68
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	60b9      	str	r1, [r7, #8]
 80074ae:	4613      	mov	r3, r2
 80074b0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d101      	bne.n	80074bc <f_open+0x18>
 80074b8:	2309      	movs	r3, #9
 80074ba:	e1bb      	b.n	8007834 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80074bc:	79fb      	ldrb	r3, [r7, #7]
 80074be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80074c2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80074c4:	79fa      	ldrb	r2, [r7, #7]
 80074c6:	f107 0114 	add.w	r1, r7, #20
 80074ca:	f107 0308 	add.w	r3, r7, #8
 80074ce:	4618      	mov	r0, r3
 80074d0:	f7ff fce6 	bl	8006ea0 <find_volume>
 80074d4:	4603      	mov	r3, r0
 80074d6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 80074da:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80074de:	2b00      	cmp	r3, #0
 80074e0:	f040 819f 	bne.w	8007822 <f_open+0x37e>
		dj.obj.fs = fs;
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80074e8:	68ba      	ldr	r2, [r7, #8]
 80074ea:	f107 0318 	add.w	r3, r7, #24
 80074ee:	4611      	mov	r1, r2
 80074f0:	4618      	mov	r0, r3
 80074f2:	f7ff fbc5 	bl	8006c80 <follow_path>
 80074f6:	4603      	mov	r3, r0
 80074f8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80074fc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007500:	2b00      	cmp	r3, #0
 8007502:	d11a      	bne.n	800753a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007504:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007508:	b25b      	sxtb	r3, r3
 800750a:	2b00      	cmp	r3, #0
 800750c:	da03      	bge.n	8007516 <f_open+0x72>
				res = FR_INVALID_NAME;
 800750e:	2306      	movs	r3, #6
 8007510:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8007514:	e011      	b.n	800753a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007516:	79fb      	ldrb	r3, [r7, #7]
 8007518:	f023 0301 	bic.w	r3, r3, #1
 800751c:	2b00      	cmp	r3, #0
 800751e:	bf14      	ite	ne
 8007520:	2301      	movne	r3, #1
 8007522:	2300      	moveq	r3, #0
 8007524:	b2db      	uxtb	r3, r3
 8007526:	461a      	mov	r2, r3
 8007528:	f107 0318 	add.w	r3, r7, #24
 800752c:	4611      	mov	r1, r2
 800752e:	4618      	mov	r0, r3
 8007530:	f7fd ff36 	bl	80053a0 <chk_lock>
 8007534:	4603      	mov	r3, r0
 8007536:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800753a:	79fb      	ldrb	r3, [r7, #7]
 800753c:	f003 031c 	and.w	r3, r3, #28
 8007540:	2b00      	cmp	r3, #0
 8007542:	d07f      	beq.n	8007644 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8007544:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007548:	2b00      	cmp	r3, #0
 800754a:	d017      	beq.n	800757c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800754c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007550:	2b04      	cmp	r3, #4
 8007552:	d10e      	bne.n	8007572 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8007554:	f7fd ff80 	bl	8005458 <enq_lock>
 8007558:	4603      	mov	r3, r0
 800755a:	2b00      	cmp	r3, #0
 800755c:	d006      	beq.n	800756c <f_open+0xc8>
 800755e:	f107 0318 	add.w	r3, r7, #24
 8007562:	4618      	mov	r0, r3
 8007564:	f7ff f8dc 	bl	8006720 <dir_register>
 8007568:	4603      	mov	r3, r0
 800756a:	e000      	b.n	800756e <f_open+0xca>
 800756c:	2312      	movs	r3, #18
 800756e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8007572:	79fb      	ldrb	r3, [r7, #7]
 8007574:	f043 0308 	orr.w	r3, r3, #8
 8007578:	71fb      	strb	r3, [r7, #7]
 800757a:	e010      	b.n	800759e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800757c:	7fbb      	ldrb	r3, [r7, #30]
 800757e:	f003 0311 	and.w	r3, r3, #17
 8007582:	2b00      	cmp	r3, #0
 8007584:	d003      	beq.n	800758e <f_open+0xea>
					res = FR_DENIED;
 8007586:	2307      	movs	r3, #7
 8007588:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800758c:	e007      	b.n	800759e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800758e:	79fb      	ldrb	r3, [r7, #7]
 8007590:	f003 0304 	and.w	r3, r3, #4
 8007594:	2b00      	cmp	r3, #0
 8007596:	d002      	beq.n	800759e <f_open+0xfa>
 8007598:	2308      	movs	r3, #8
 800759a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800759e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d168      	bne.n	8007678 <f_open+0x1d4>
 80075a6:	79fb      	ldrb	r3, [r7, #7]
 80075a8:	f003 0308 	and.w	r3, r3, #8
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d063      	beq.n	8007678 <f_open+0x1d4>
				dw = GET_FATTIME();
 80075b0:	f7fd fcfa 	bl	8004fa8 <get_fattime>
 80075b4:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80075b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075b8:	330e      	adds	r3, #14
 80075ba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80075bc:	4618      	mov	r0, r3
 80075be:	f7fd fe45 	bl	800524c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80075c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075c4:	3316      	adds	r3, #22
 80075c6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80075c8:	4618      	mov	r0, r3
 80075ca:	f7fd fe3f 	bl	800524c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80075ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075d0:	330b      	adds	r3, #11
 80075d2:	2220      	movs	r2, #32
 80075d4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80075da:	4611      	mov	r1, r2
 80075dc:	4618      	mov	r0, r3
 80075de:	f7fe fe17 	bl	8006210 <ld_clust>
 80075e2:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80075e8:	2200      	movs	r2, #0
 80075ea:	4618      	mov	r0, r3
 80075ec:	f7fe fe2f 	bl	800624e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80075f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075f2:	331c      	adds	r3, #28
 80075f4:	2100      	movs	r1, #0
 80075f6:	4618      	mov	r0, r3
 80075f8:	f7fd fe28 	bl	800524c <st_dword>
					fs->wflag = 1;
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	2201      	movs	r2, #1
 8007600:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8007602:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007604:	2b00      	cmp	r3, #0
 8007606:	d037      	beq.n	8007678 <f_open+0x1d4>
						dw = fs->winsect;
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800760c:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800760e:	f107 0318 	add.w	r3, r7, #24
 8007612:	2200      	movs	r2, #0
 8007614:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007616:	4618      	mov	r0, r3
 8007618:	f7fe fb1f 	bl	8005c5a <remove_chain>
 800761c:	4603      	mov	r3, r0
 800761e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8007622:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007626:	2b00      	cmp	r3, #0
 8007628:	d126      	bne.n	8007678 <f_open+0x1d4>
							res = move_window(fs, dw);
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800762e:	4618      	mov	r0, r3
 8007630:	f7fe f866 	bl	8005700 <move_window>
 8007634:	4603      	mov	r3, r0
 8007636:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800763e:	3a01      	subs	r2, #1
 8007640:	615a      	str	r2, [r3, #20]
 8007642:	e019      	b.n	8007678 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8007644:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007648:	2b00      	cmp	r3, #0
 800764a:	d115      	bne.n	8007678 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800764c:	7fbb      	ldrb	r3, [r7, #30]
 800764e:	f003 0310 	and.w	r3, r3, #16
 8007652:	2b00      	cmp	r3, #0
 8007654:	d003      	beq.n	800765e <f_open+0x1ba>
					res = FR_NO_FILE;
 8007656:	2304      	movs	r3, #4
 8007658:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800765c:	e00c      	b.n	8007678 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800765e:	79fb      	ldrb	r3, [r7, #7]
 8007660:	f003 0302 	and.w	r3, r3, #2
 8007664:	2b00      	cmp	r3, #0
 8007666:	d007      	beq.n	8007678 <f_open+0x1d4>
 8007668:	7fbb      	ldrb	r3, [r7, #30]
 800766a:	f003 0301 	and.w	r3, r3, #1
 800766e:	2b00      	cmp	r3, #0
 8007670:	d002      	beq.n	8007678 <f_open+0x1d4>
						res = FR_DENIED;
 8007672:	2307      	movs	r3, #7
 8007674:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8007678:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800767c:	2b00      	cmp	r3, #0
 800767e:	d128      	bne.n	80076d2 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007680:	79fb      	ldrb	r3, [r7, #7]
 8007682:	f003 0308 	and.w	r3, r3, #8
 8007686:	2b00      	cmp	r3, #0
 8007688:	d003      	beq.n	8007692 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800768a:	79fb      	ldrb	r3, [r7, #7]
 800768c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007690:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800769a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80076a0:	79fb      	ldrb	r3, [r7, #7]
 80076a2:	f023 0301 	bic.w	r3, r3, #1
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	bf14      	ite	ne
 80076aa:	2301      	movne	r3, #1
 80076ac:	2300      	moveq	r3, #0
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	461a      	mov	r2, r3
 80076b2:	f107 0318 	add.w	r3, r7, #24
 80076b6:	4611      	mov	r1, r2
 80076b8:	4618      	mov	r0, r3
 80076ba:	f7fd feef 	bl	800549c <inc_lock>
 80076be:	4602      	mov	r2, r0
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	691b      	ldr	r3, [r3, #16]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d102      	bne.n	80076d2 <f_open+0x22e>
 80076cc:	2302      	movs	r3, #2
 80076ce:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80076d2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	f040 80a3 	bne.w	8007822 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80076dc:	697b      	ldr	r3, [r7, #20]
 80076de:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80076e0:	4611      	mov	r1, r2
 80076e2:	4618      	mov	r0, r3
 80076e4:	f7fe fd94 	bl	8006210 <ld_clust>
 80076e8:	4602      	mov	r2, r0
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80076ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076f0:	331c      	adds	r3, #28
 80076f2:	4618      	mov	r0, r3
 80076f4:	f7fd fd6c 	bl	80051d0 <ld_dword>
 80076f8:	4602      	mov	r2, r0
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2200      	movs	r2, #0
 8007702:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8007704:	697a      	ldr	r2, [r7, #20]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	88da      	ldrh	r2, [r3, #6]
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	79fa      	ldrb	r2, [r7, #7]
 8007716:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2200      	movs	r2, #0
 800771c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2200      	movs	r2, #0
 8007722:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2200      	movs	r2, #0
 8007728:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	3330      	adds	r3, #48	; 0x30
 800772e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007732:	2100      	movs	r1, #0
 8007734:	4618      	mov	r0, r3
 8007736:	f7fd fdd6 	bl	80052e6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800773a:	79fb      	ldrb	r3, [r7, #7]
 800773c:	f003 0320 	and.w	r3, r3, #32
 8007740:	2b00      	cmp	r3, #0
 8007742:	d06e      	beq.n	8007822 <f_open+0x37e>
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	68db      	ldr	r3, [r3, #12]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d06a      	beq.n	8007822 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	68da      	ldr	r2, [r3, #12]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	895b      	ldrh	r3, [r3, #10]
 8007758:	461a      	mov	r2, r3
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	899b      	ldrh	r3, [r3, #12]
 800775e:	fb02 f303 	mul.w	r3, r2, r3
 8007762:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	68db      	ldr	r3, [r3, #12]
 800776e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007770:	e016      	b.n	80077a0 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8007776:	4618      	mov	r0, r3
 8007778:	f7fe f87f 	bl	800587a <get_fat>
 800777c:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800777e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007780:	2b01      	cmp	r3, #1
 8007782:	d802      	bhi.n	800778a <f_open+0x2e6>
 8007784:	2302      	movs	r3, #2
 8007786:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800778a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800778c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007790:	d102      	bne.n	8007798 <f_open+0x2f4>
 8007792:	2301      	movs	r3, #1
 8007794:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007798:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800779a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800779c:	1ad3      	subs	r3, r2, r3
 800779e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80077a0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d103      	bne.n	80077b0 <f_open+0x30c>
 80077a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80077aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077ac:	429a      	cmp	r2, r3
 80077ae:	d8e0      	bhi.n	8007772 <f_open+0x2ce>
				}
				fp->clust = clst;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80077b4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80077b6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d131      	bne.n	8007822 <f_open+0x37e>
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	899b      	ldrh	r3, [r3, #12]
 80077c2:	461a      	mov	r2, r3
 80077c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80077c6:	fbb3 f1f2 	udiv	r1, r3, r2
 80077ca:	fb01 f202 	mul.w	r2, r1, r2
 80077ce:	1a9b      	subs	r3, r3, r2
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d026      	beq.n	8007822 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80077d8:	4618      	mov	r0, r3
 80077da:	f7fe f82f 	bl	800583c <clust2sect>
 80077de:	64f8      	str	r0, [r7, #76]	; 0x4c
 80077e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d103      	bne.n	80077ee <f_open+0x34a>
						res = FR_INT_ERR;
 80077e6:	2302      	movs	r3, #2
 80077e8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80077ec:	e019      	b.n	8007822 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	899b      	ldrh	r3, [r3, #12]
 80077f2:	461a      	mov	r2, r3
 80077f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80077f6:	fbb3 f2f2 	udiv	r2, r3, r2
 80077fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80077fc:	441a      	add	r2, r3
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	7858      	ldrb	r0, [r3, #1]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	6a1a      	ldr	r2, [r3, #32]
 8007810:	2301      	movs	r3, #1
 8007812:	f7fd fc67 	bl	80050e4 <disk_read>
 8007816:	4603      	mov	r3, r0
 8007818:	2b00      	cmp	r3, #0
 800781a:	d002      	beq.n	8007822 <f_open+0x37e>
 800781c:	2301      	movs	r3, #1
 800781e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8007822:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8007826:	2b00      	cmp	r3, #0
 8007828:	d002      	beq.n	8007830 <f_open+0x38c>
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2200      	movs	r2, #0
 800782e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8007830:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8007834:	4618      	mov	r0, r3
 8007836:	3768      	adds	r7, #104	; 0x68
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}

0800783c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b08e      	sub	sp, #56	; 0x38
 8007840:	af00      	add	r7, sp, #0
 8007842:	60f8      	str	r0, [r7, #12]
 8007844:	60b9      	str	r1, [r7, #8]
 8007846:	607a      	str	r2, [r7, #4]
 8007848:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	2200      	movs	r2, #0
 8007852:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f107 0214 	add.w	r2, r7, #20
 800785a:	4611      	mov	r1, r2
 800785c:	4618      	mov	r0, r3
 800785e:	f7ff fda5 	bl	80073ac <validate>
 8007862:	4603      	mov	r3, r0
 8007864:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007868:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800786c:	2b00      	cmp	r3, #0
 800786e:	d107      	bne.n	8007880 <f_read+0x44>
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	7d5b      	ldrb	r3, [r3, #21]
 8007874:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8007878:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800787c:	2b00      	cmp	r3, #0
 800787e:	d002      	beq.n	8007886 <f_read+0x4a>
 8007880:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007884:	e135      	b.n	8007af2 <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	7d1b      	ldrb	r3, [r3, #20]
 800788a:	f003 0301 	and.w	r3, r3, #1
 800788e:	2b00      	cmp	r3, #0
 8007890:	d101      	bne.n	8007896 <f_read+0x5a>
 8007892:	2307      	movs	r3, #7
 8007894:	e12d      	b.n	8007af2 <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	68da      	ldr	r2, [r3, #12]
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	699b      	ldr	r3, [r3, #24]
 800789e:	1ad3      	subs	r3, r2, r3
 80078a0:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80078a2:	687a      	ldr	r2, [r7, #4]
 80078a4:	6a3b      	ldr	r3, [r7, #32]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	f240 811e 	bls.w	8007ae8 <f_read+0x2ac>
 80078ac:	6a3b      	ldr	r3, [r7, #32]
 80078ae:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80078b0:	e11a      	b.n	8007ae8 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	699b      	ldr	r3, [r3, #24]
 80078b6:	697a      	ldr	r2, [r7, #20]
 80078b8:	8992      	ldrh	r2, [r2, #12]
 80078ba:	fbb3 f1f2 	udiv	r1, r3, r2
 80078be:	fb01 f202 	mul.w	r2, r1, r2
 80078c2:	1a9b      	subs	r3, r3, r2
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	f040 80d5 	bne.w	8007a74 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	699b      	ldr	r3, [r3, #24]
 80078ce:	697a      	ldr	r2, [r7, #20]
 80078d0:	8992      	ldrh	r2, [r2, #12]
 80078d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80078d6:	697a      	ldr	r2, [r7, #20]
 80078d8:	8952      	ldrh	r2, [r2, #10]
 80078da:	3a01      	subs	r2, #1
 80078dc:	4013      	ands	r3, r2
 80078de:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80078e0:	69fb      	ldr	r3, [r7, #28]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d12f      	bne.n	8007946 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	699b      	ldr	r3, [r3, #24]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d103      	bne.n	80078f6 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	689b      	ldr	r3, [r3, #8]
 80078f2:	633b      	str	r3, [r7, #48]	; 0x30
 80078f4:	e013      	b.n	800791e <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d007      	beq.n	800790e <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	699b      	ldr	r3, [r3, #24]
 8007902:	4619      	mov	r1, r3
 8007904:	68f8      	ldr	r0, [r7, #12]
 8007906:	f7fe faa5 	bl	8005e54 <clmt_clust>
 800790a:	6338      	str	r0, [r7, #48]	; 0x30
 800790c:	e007      	b.n	800791e <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800790e:	68fa      	ldr	r2, [r7, #12]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	69db      	ldr	r3, [r3, #28]
 8007914:	4619      	mov	r1, r3
 8007916:	4610      	mov	r0, r2
 8007918:	f7fd ffaf 	bl	800587a <get_fat>
 800791c:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800791e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007920:	2b01      	cmp	r3, #1
 8007922:	d804      	bhi.n	800792e <f_read+0xf2>
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	2202      	movs	r2, #2
 8007928:	755a      	strb	r2, [r3, #21]
 800792a:	2302      	movs	r3, #2
 800792c:	e0e1      	b.n	8007af2 <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800792e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007930:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007934:	d104      	bne.n	8007940 <f_read+0x104>
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2201      	movs	r2, #1
 800793a:	755a      	strb	r2, [r3, #21]
 800793c:	2301      	movs	r3, #1
 800793e:	e0d8      	b.n	8007af2 <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007944:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007946:	697a      	ldr	r2, [r7, #20]
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	69db      	ldr	r3, [r3, #28]
 800794c:	4619      	mov	r1, r3
 800794e:	4610      	mov	r0, r2
 8007950:	f7fd ff74 	bl	800583c <clust2sect>
 8007954:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007956:	69bb      	ldr	r3, [r7, #24]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d104      	bne.n	8007966 <f_read+0x12a>
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2202      	movs	r2, #2
 8007960:	755a      	strb	r2, [r3, #21]
 8007962:	2302      	movs	r3, #2
 8007964:	e0c5      	b.n	8007af2 <f_read+0x2b6>
			sect += csect;
 8007966:	69ba      	ldr	r2, [r7, #24]
 8007968:	69fb      	ldr	r3, [r7, #28]
 800796a:	4413      	add	r3, r2
 800796c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	899b      	ldrh	r3, [r3, #12]
 8007972:	461a      	mov	r2, r3
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	fbb3 f3f2 	udiv	r3, r3, r2
 800797a:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800797c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800797e:	2b00      	cmp	r3, #0
 8007980:	d041      	beq.n	8007a06 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007982:	69fa      	ldr	r2, [r7, #28]
 8007984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007986:	4413      	add	r3, r2
 8007988:	697a      	ldr	r2, [r7, #20]
 800798a:	8952      	ldrh	r2, [r2, #10]
 800798c:	4293      	cmp	r3, r2
 800798e:	d905      	bls.n	800799c <f_read+0x160>
					cc = fs->csize - csect;
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	895b      	ldrh	r3, [r3, #10]
 8007994:	461a      	mov	r2, r3
 8007996:	69fb      	ldr	r3, [r7, #28]
 8007998:	1ad3      	subs	r3, r2, r3
 800799a:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	7858      	ldrb	r0, [r3, #1]
 80079a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079a2:	69ba      	ldr	r2, [r7, #24]
 80079a4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80079a6:	f7fd fb9d 	bl	80050e4 <disk_read>
 80079aa:	4603      	mov	r3, r0
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d004      	beq.n	80079ba <f_read+0x17e>
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2201      	movs	r2, #1
 80079b4:	755a      	strb	r2, [r3, #21]
 80079b6:	2301      	movs	r3, #1
 80079b8:	e09b      	b.n	8007af2 <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	7d1b      	ldrb	r3, [r3, #20]
 80079be:	b25b      	sxtb	r3, r3
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	da18      	bge.n	80079f6 <f_read+0x1ba>
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6a1a      	ldr	r2, [r3, #32]
 80079c8:	69bb      	ldr	r3, [r7, #24]
 80079ca:	1ad3      	subs	r3, r2, r3
 80079cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d911      	bls.n	80079f6 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	6a1a      	ldr	r2, [r3, #32]
 80079d6:	69bb      	ldr	r3, [r7, #24]
 80079d8:	1ad3      	subs	r3, r2, r3
 80079da:	697a      	ldr	r2, [r7, #20]
 80079dc:	8992      	ldrh	r2, [r2, #12]
 80079de:	fb02 f303 	mul.w	r3, r2, r3
 80079e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80079e4:	18d0      	adds	r0, r2, r3
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	899b      	ldrh	r3, [r3, #12]
 80079f0:	461a      	mov	r2, r3
 80079f2:	f7fd fc57 	bl	80052a4 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	899b      	ldrh	r3, [r3, #12]
 80079fa:	461a      	mov	r2, r3
 80079fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079fe:	fb02 f303 	mul.w	r3, r2, r3
 8007a02:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8007a04:	e05c      	b.n	8007ac0 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	6a1b      	ldr	r3, [r3, #32]
 8007a0a:	69ba      	ldr	r2, [r7, #24]
 8007a0c:	429a      	cmp	r2, r3
 8007a0e:	d02e      	beq.n	8007a6e <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	7d1b      	ldrb	r3, [r3, #20]
 8007a14:	b25b      	sxtb	r3, r3
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	da18      	bge.n	8007a4c <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	7858      	ldrb	r0, [r3, #1]
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	6a1a      	ldr	r2, [r3, #32]
 8007a28:	2301      	movs	r3, #1
 8007a2a:	f7fd fb7b 	bl	8005124 <disk_write>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d004      	beq.n	8007a3e <f_read+0x202>
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2201      	movs	r2, #1
 8007a38:	755a      	strb	r2, [r3, #21]
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e059      	b.n	8007af2 <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	7d1b      	ldrb	r3, [r3, #20]
 8007a42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a46:	b2da      	uxtb	r2, r3
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	7858      	ldrb	r0, [r3, #1]
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007a56:	2301      	movs	r3, #1
 8007a58:	69ba      	ldr	r2, [r7, #24]
 8007a5a:	f7fd fb43 	bl	80050e4 <disk_read>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d004      	beq.n	8007a6e <f_read+0x232>
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2201      	movs	r2, #1
 8007a68:	755a      	strb	r2, [r3, #21]
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	e041      	b.n	8007af2 <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	69ba      	ldr	r2, [r7, #24]
 8007a72:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	899b      	ldrh	r3, [r3, #12]
 8007a78:	4618      	mov	r0, r3
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	699b      	ldr	r3, [r3, #24]
 8007a7e:	697a      	ldr	r2, [r7, #20]
 8007a80:	8992      	ldrh	r2, [r2, #12]
 8007a82:	fbb3 f1f2 	udiv	r1, r3, r2
 8007a86:	fb01 f202 	mul.w	r2, r1, r2
 8007a8a:	1a9b      	subs	r3, r3, r2
 8007a8c:	1ac3      	subs	r3, r0, r3
 8007a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8007a90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	429a      	cmp	r2, r3
 8007a96:	d901      	bls.n	8007a9c <f_read+0x260>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	699b      	ldr	r3, [r3, #24]
 8007aa6:	697a      	ldr	r2, [r7, #20]
 8007aa8:	8992      	ldrh	r2, [r2, #12]
 8007aaa:	fbb3 f0f2 	udiv	r0, r3, r2
 8007aae:	fb00 f202 	mul.w	r2, r0, r2
 8007ab2:	1a9b      	subs	r3, r3, r2
 8007ab4:	440b      	add	r3, r1
 8007ab6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ab8:	4619      	mov	r1, r3
 8007aba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007abc:	f7fd fbf2 	bl	80052a4 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8007ac0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ac4:	4413      	add	r3, r2
 8007ac6:	627b      	str	r3, [r7, #36]	; 0x24
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	699a      	ldr	r2, [r3, #24]
 8007acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ace:	441a      	add	r2, r3
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	619a      	str	r2, [r3, #24]
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	681a      	ldr	r2, [r3, #0]
 8007ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ada:	441a      	add	r2, r3
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	601a      	str	r2, [r3, #0]
 8007ae0:	687a      	ldr	r2, [r7, #4]
 8007ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ae4:	1ad3      	subs	r3, r2, r3
 8007ae6:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	f47f aee1 	bne.w	80078b2 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8007af0:	2300      	movs	r3, #0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3738      	adds	r7, #56	; 0x38
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}

08007afa <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8007afa:	b580      	push	{r7, lr}
 8007afc:	b08c      	sub	sp, #48	; 0x30
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	60f8      	str	r0, [r7, #12]
 8007b02:	60b9      	str	r1, [r7, #8]
 8007b04:	607a      	str	r2, [r7, #4]
 8007b06:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	f107 0210 	add.w	r2, r7, #16
 8007b18:	4611      	mov	r1, r2
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	f7ff fc46 	bl	80073ac <validate>
 8007b20:	4603      	mov	r3, r0
 8007b22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8007b26:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d107      	bne.n	8007b3e <f_write+0x44>
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	7d5b      	ldrb	r3, [r3, #21]
 8007b32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8007b36:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d002      	beq.n	8007b44 <f_write+0x4a>
 8007b3e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8007b42:	e16a      	b.n	8007e1a <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	7d1b      	ldrb	r3, [r3, #20]
 8007b48:	f003 0302 	and.w	r3, r3, #2
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d101      	bne.n	8007b54 <f_write+0x5a>
 8007b50:	2307      	movs	r3, #7
 8007b52:	e162      	b.n	8007e1a <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	699a      	ldr	r2, [r3, #24]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	441a      	add	r2, r3
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	699b      	ldr	r3, [r3, #24]
 8007b60:	429a      	cmp	r2, r3
 8007b62:	f080 814c 	bcs.w	8007dfe <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	699b      	ldr	r3, [r3, #24]
 8007b6a:	43db      	mvns	r3, r3
 8007b6c:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8007b6e:	e146      	b.n	8007dfe <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	699b      	ldr	r3, [r3, #24]
 8007b74:	693a      	ldr	r2, [r7, #16]
 8007b76:	8992      	ldrh	r2, [r2, #12]
 8007b78:	fbb3 f1f2 	udiv	r1, r3, r2
 8007b7c:	fb01 f202 	mul.w	r2, r1, r2
 8007b80:	1a9b      	subs	r3, r3, r2
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	f040 80f1 	bne.w	8007d6a <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	699b      	ldr	r3, [r3, #24]
 8007b8c:	693a      	ldr	r2, [r7, #16]
 8007b8e:	8992      	ldrh	r2, [r2, #12]
 8007b90:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b94:	693a      	ldr	r2, [r7, #16]
 8007b96:	8952      	ldrh	r2, [r2, #10]
 8007b98:	3a01      	subs	r2, #1
 8007b9a:	4013      	ands	r3, r2
 8007b9c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8007b9e:	69bb      	ldr	r3, [r7, #24]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d143      	bne.n	8007c2c <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	699b      	ldr	r3, [r3, #24]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d10c      	bne.n	8007bc6 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	689b      	ldr	r3, [r3, #8]
 8007bb0:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8007bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d11a      	bne.n	8007bee <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2100      	movs	r1, #0
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	f7fe f8b1 	bl	8005d24 <create_chain>
 8007bc2:	62b8      	str	r0, [r7, #40]	; 0x28
 8007bc4:	e013      	b.n	8007bee <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d007      	beq.n	8007bde <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	699b      	ldr	r3, [r3, #24]
 8007bd2:	4619      	mov	r1, r3
 8007bd4:	68f8      	ldr	r0, [r7, #12]
 8007bd6:	f7fe f93d 	bl	8005e54 <clmt_clust>
 8007bda:	62b8      	str	r0, [r7, #40]	; 0x28
 8007bdc:	e007      	b.n	8007bee <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8007bde:	68fa      	ldr	r2, [r7, #12]
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	69db      	ldr	r3, [r3, #28]
 8007be4:	4619      	mov	r1, r3
 8007be6:	4610      	mov	r0, r2
 8007be8:	f7fe f89c 	bl	8005d24 <create_chain>
 8007bec:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	f000 8109 	beq.w	8007e08 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8007bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	d104      	bne.n	8007c06 <f_write+0x10c>
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2202      	movs	r2, #2
 8007c00:	755a      	strb	r2, [r3, #21]
 8007c02:	2302      	movs	r3, #2
 8007c04:	e109      	b.n	8007e1a <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c0c:	d104      	bne.n	8007c18 <f_write+0x11e>
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	2201      	movs	r2, #1
 8007c12:	755a      	strb	r2, [r3, #21]
 8007c14:	2301      	movs	r3, #1
 8007c16:	e100      	b.n	8007e1a <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c1c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	689b      	ldr	r3, [r3, #8]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d102      	bne.n	8007c2c <f_write+0x132>
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c2a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	7d1b      	ldrb	r3, [r3, #20]
 8007c30:	b25b      	sxtb	r3, r3
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	da18      	bge.n	8007c68 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	7858      	ldrb	r0, [r3, #1]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	6a1a      	ldr	r2, [r3, #32]
 8007c44:	2301      	movs	r3, #1
 8007c46:	f7fd fa6d 	bl	8005124 <disk_write>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d004      	beq.n	8007c5a <f_write+0x160>
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2201      	movs	r2, #1
 8007c54:	755a      	strb	r2, [r3, #21]
 8007c56:	2301      	movs	r3, #1
 8007c58:	e0df      	b.n	8007e1a <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	7d1b      	ldrb	r3, [r3, #20]
 8007c5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c62:	b2da      	uxtb	r2, r3
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007c68:	693a      	ldr	r2, [r7, #16]
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	69db      	ldr	r3, [r3, #28]
 8007c6e:	4619      	mov	r1, r3
 8007c70:	4610      	mov	r0, r2
 8007c72:	f7fd fde3 	bl	800583c <clust2sect>
 8007c76:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d104      	bne.n	8007c88 <f_write+0x18e>
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2202      	movs	r2, #2
 8007c82:	755a      	strb	r2, [r3, #21]
 8007c84:	2302      	movs	r3, #2
 8007c86:	e0c8      	b.n	8007e1a <f_write+0x320>
			sect += csect;
 8007c88:	697a      	ldr	r2, [r7, #20]
 8007c8a:	69bb      	ldr	r3, [r7, #24]
 8007c8c:	4413      	add	r3, r2
 8007c8e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	899b      	ldrh	r3, [r3, #12]
 8007c94:	461a      	mov	r2, r3
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c9c:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8007c9e:	6a3b      	ldr	r3, [r7, #32]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d043      	beq.n	8007d2c <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007ca4:	69ba      	ldr	r2, [r7, #24]
 8007ca6:	6a3b      	ldr	r3, [r7, #32]
 8007ca8:	4413      	add	r3, r2
 8007caa:	693a      	ldr	r2, [r7, #16]
 8007cac:	8952      	ldrh	r2, [r2, #10]
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d905      	bls.n	8007cbe <f_write+0x1c4>
					cc = fs->csize - csect;
 8007cb2:	693b      	ldr	r3, [r7, #16]
 8007cb4:	895b      	ldrh	r3, [r3, #10]
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	69bb      	ldr	r3, [r7, #24]
 8007cba:	1ad3      	subs	r3, r2, r3
 8007cbc:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	7858      	ldrb	r0, [r3, #1]
 8007cc2:	6a3b      	ldr	r3, [r7, #32]
 8007cc4:	697a      	ldr	r2, [r7, #20]
 8007cc6:	69f9      	ldr	r1, [r7, #28]
 8007cc8:	f7fd fa2c 	bl	8005124 <disk_write>
 8007ccc:	4603      	mov	r3, r0
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d004      	beq.n	8007cdc <f_write+0x1e2>
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2201      	movs	r2, #1
 8007cd6:	755a      	strb	r2, [r3, #21]
 8007cd8:	2301      	movs	r3, #1
 8007cda:	e09e      	b.n	8007e1a <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	6a1a      	ldr	r2, [r3, #32]
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	1ad3      	subs	r3, r2, r3
 8007ce4:	6a3a      	ldr	r2, [r7, #32]
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	d918      	bls.n	8007d1c <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	6a1a      	ldr	r2, [r3, #32]
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	1ad3      	subs	r3, r2, r3
 8007cf8:	693a      	ldr	r2, [r7, #16]
 8007cfa:	8992      	ldrh	r2, [r2, #12]
 8007cfc:	fb02 f303 	mul.w	r3, r2, r3
 8007d00:	69fa      	ldr	r2, [r7, #28]
 8007d02:	18d1      	adds	r1, r2, r3
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	899b      	ldrh	r3, [r3, #12]
 8007d08:	461a      	mov	r2, r3
 8007d0a:	f7fd facb 	bl	80052a4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	7d1b      	ldrb	r3, [r3, #20]
 8007d12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d16:	b2da      	uxtb	r2, r3
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	899b      	ldrh	r3, [r3, #12]
 8007d20:	461a      	mov	r2, r3
 8007d22:	6a3b      	ldr	r3, [r7, #32]
 8007d24:	fb02 f303 	mul.w	r3, r2, r3
 8007d28:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8007d2a:	e04b      	b.n	8007dc4 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	6a1b      	ldr	r3, [r3, #32]
 8007d30:	697a      	ldr	r2, [r7, #20]
 8007d32:	429a      	cmp	r2, r3
 8007d34:	d016      	beq.n	8007d64 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	699a      	ldr	r2, [r3, #24]
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007d3e:	429a      	cmp	r2, r3
 8007d40:	d210      	bcs.n	8007d64 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	7858      	ldrb	r0, [r3, #1]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	697a      	ldr	r2, [r7, #20]
 8007d50:	f7fd f9c8 	bl	80050e4 <disk_read>
 8007d54:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d004      	beq.n	8007d64 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	755a      	strb	r2, [r3, #21]
 8007d60:	2301      	movs	r3, #1
 8007d62:	e05a      	b.n	8007e1a <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	697a      	ldr	r2, [r7, #20]
 8007d68:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007d6a:	693b      	ldr	r3, [r7, #16]
 8007d6c:	899b      	ldrh	r3, [r3, #12]
 8007d6e:	4618      	mov	r0, r3
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	699b      	ldr	r3, [r3, #24]
 8007d74:	693a      	ldr	r2, [r7, #16]
 8007d76:	8992      	ldrh	r2, [r2, #12]
 8007d78:	fbb3 f1f2 	udiv	r1, r3, r2
 8007d7c:	fb01 f202 	mul.w	r2, r1, r2
 8007d80:	1a9b      	subs	r3, r3, r2
 8007d82:	1ac3      	subs	r3, r0, r3
 8007d84:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8007d86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	429a      	cmp	r2, r3
 8007d8c:	d901      	bls.n	8007d92 <f_write+0x298>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	699b      	ldr	r3, [r3, #24]
 8007d9c:	693a      	ldr	r2, [r7, #16]
 8007d9e:	8992      	ldrh	r2, [r2, #12]
 8007da0:	fbb3 f0f2 	udiv	r0, r3, r2
 8007da4:	fb00 f202 	mul.w	r2, r0, r2
 8007da8:	1a9b      	subs	r3, r3, r2
 8007daa:	440b      	add	r3, r1
 8007dac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007dae:	69f9      	ldr	r1, [r7, #28]
 8007db0:	4618      	mov	r0, r3
 8007db2:	f7fd fa77 	bl	80052a4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	7d1b      	ldrb	r3, [r3, #20]
 8007dba:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007dbe:	b2da      	uxtb	r2, r3
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8007dc4:	69fa      	ldr	r2, [r7, #28]
 8007dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dc8:	4413      	add	r3, r2
 8007dca:	61fb      	str	r3, [r7, #28]
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	699a      	ldr	r2, [r3, #24]
 8007dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dd2:	441a      	add	r2, r3
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	619a      	str	r2, [r3, #24]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	68da      	ldr	r2, [r3, #12]
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	699b      	ldr	r3, [r3, #24]
 8007de0:	429a      	cmp	r2, r3
 8007de2:	bf38      	it	cc
 8007de4:	461a      	movcc	r2, r3
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	60da      	str	r2, [r3, #12]
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	681a      	ldr	r2, [r3, #0]
 8007dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df0:	441a      	add	r2, r3
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	601a      	str	r2, [r3, #0]
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dfa:	1ad3      	subs	r3, r2, r3
 8007dfc:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	f47f aeb5 	bne.w	8007b70 <f_write+0x76>
 8007e06:	e000      	b.n	8007e0a <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007e08:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	7d1b      	ldrb	r3, [r3, #20]
 8007e0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e12:	b2da      	uxtb	r2, r3
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8007e18:	2300      	movs	r3, #0
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3730      	adds	r7, #48	; 0x30
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bd80      	pop	{r7, pc}

08007e22 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007e22:	b580      	push	{r7, lr}
 8007e24:	b086      	sub	sp, #24
 8007e26:	af00      	add	r7, sp, #0
 8007e28:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f107 0208 	add.w	r2, r7, #8
 8007e30:	4611      	mov	r1, r2
 8007e32:	4618      	mov	r0, r3
 8007e34:	f7ff faba 	bl	80073ac <validate>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007e3c:	7dfb      	ldrb	r3, [r7, #23]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d168      	bne.n	8007f14 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	7d1b      	ldrb	r3, [r3, #20]
 8007e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d062      	beq.n	8007f14 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	7d1b      	ldrb	r3, [r3, #20]
 8007e52:	b25b      	sxtb	r3, r3
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	da15      	bge.n	8007e84 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	7858      	ldrb	r0, [r3, #1]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6a1a      	ldr	r2, [r3, #32]
 8007e66:	2301      	movs	r3, #1
 8007e68:	f7fd f95c 	bl	8005124 <disk_write>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d001      	beq.n	8007e76 <f_sync+0x54>
 8007e72:	2301      	movs	r3, #1
 8007e74:	e04f      	b.n	8007f16 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	7d1b      	ldrb	r3, [r3, #20]
 8007e7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e7e:	b2da      	uxtb	r2, r3
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8007e84:	f7fd f890 	bl	8004fa8 <get_fattime>
 8007e88:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007e8a:	68ba      	ldr	r2, [r7, #8]
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e90:	4619      	mov	r1, r3
 8007e92:	4610      	mov	r0, r2
 8007e94:	f7fd fc34 	bl	8005700 <move_window>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8007e9c:	7dfb      	ldrb	r3, [r7, #23]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d138      	bne.n	8007f14 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ea6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	330b      	adds	r3, #11
 8007eac:	781a      	ldrb	r2, [r3, #0]
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	330b      	adds	r3, #11
 8007eb2:	f042 0220 	orr.w	r2, r2, #32
 8007eb6:	b2d2      	uxtb	r2, r2
 8007eb8:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6818      	ldr	r0, [r3, #0]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	461a      	mov	r2, r3
 8007ec4:	68f9      	ldr	r1, [r7, #12]
 8007ec6:	f7fe f9c2 	bl	800624e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	f103 021c 	add.w	r2, r3, #28
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	68db      	ldr	r3, [r3, #12]
 8007ed4:	4619      	mov	r1, r3
 8007ed6:	4610      	mov	r0, r2
 8007ed8:	f7fd f9b8 	bl	800524c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	3316      	adds	r3, #22
 8007ee0:	6939      	ldr	r1, [r7, #16]
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f7fd f9b2 	bl	800524c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	3312      	adds	r3, #18
 8007eec:	2100      	movs	r1, #0
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f7fd f991 	bl	8005216 <st_word>
					fs->wflag = 1;
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	4618      	mov	r0, r3
 8007efe:	f7fd fc2d 	bl	800575c <sync_fs>
 8007f02:	4603      	mov	r3, r0
 8007f04:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	7d1b      	ldrb	r3, [r3, #20]
 8007f0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f0e:	b2da      	uxtb	r2, r3
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007f14:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3718      	adds	r7, #24
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}

08007f1e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8007f1e:	b580      	push	{r7, lr}
 8007f20:	b084      	sub	sp, #16
 8007f22:	af00      	add	r7, sp, #0
 8007f24:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	f7ff ff7b 	bl	8007e22 <f_sync>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8007f30:	7bfb      	ldrb	r3, [r7, #15]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d118      	bne.n	8007f68 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f107 0208 	add.w	r2, r7, #8
 8007f3c:	4611      	mov	r1, r2
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f7ff fa34 	bl	80073ac <validate>
 8007f44:	4603      	mov	r3, r0
 8007f46:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8007f48:	7bfb      	ldrb	r3, [r7, #15]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d10c      	bne.n	8007f68 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	691b      	ldr	r3, [r3, #16]
 8007f52:	4618      	mov	r0, r3
 8007f54:	f7fd fb30 	bl	80055b8 <dec_lock>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8007f5c:	7bfb      	ldrb	r3, [r7, #15]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d102      	bne.n	8007f68 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	2200      	movs	r2, #0
 8007f66:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8007f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3710      	adds	r7, #16
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bd80      	pop	{r7, pc}

08007f72 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8007f72:	b580      	push	{r7, lr}
 8007f74:	b092      	sub	sp, #72	; 0x48
 8007f76:	af00      	add	r7, sp, #0
 8007f78:	60f8      	str	r0, [r7, #12]
 8007f7a:	60b9      	str	r1, [r7, #8]
 8007f7c:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8007f7e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8007f82:	f107 030c 	add.w	r3, r7, #12
 8007f86:	2200      	movs	r2, #0
 8007f88:	4618      	mov	r0, r3
 8007f8a:	f7fe ff89 	bl	8006ea0 <find_volume>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 8007f94:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	f040 8099 	bne.w	80080d0 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8007f9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8007fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fa6:	699a      	ldr	r2, [r3, #24]
 8007fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007faa:	69db      	ldr	r3, [r3, #28]
 8007fac:	3b02      	subs	r3, #2
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d804      	bhi.n	8007fbc <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8007fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fb4:	699a      	ldr	r2, [r3, #24]
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	601a      	str	r2, [r3, #0]
 8007fba:	e089      	b.n	80080d0 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8007fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fc2:	781b      	ldrb	r3, [r3, #0]
 8007fc4:	2b01      	cmp	r3, #1
 8007fc6:	d128      	bne.n	800801a <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8007fc8:	2302      	movs	r3, #2
 8007fca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fce:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8007fd0:	f107 0314 	add.w	r3, r7, #20
 8007fd4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f7fd fc4f 	bl	800587a <get_fat>
 8007fdc:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8007fde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fe0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007fe4:	d103      	bne.n	8007fee <f_getfree+0x7c>
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8007fec:	e063      	b.n	80080b6 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8007fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ff0:	2b01      	cmp	r3, #1
 8007ff2:	d103      	bne.n	8007ffc <f_getfree+0x8a>
 8007ff4:	2302      	movs	r3, #2
 8007ff6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8007ffa:	e05c      	b.n	80080b6 <f_getfree+0x144>
					if (stat == 0) nfree++;
 8007ffc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d102      	bne.n	8008008 <f_getfree+0x96>
 8008002:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008004:	3301      	adds	r3, #1
 8008006:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 8008008:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800800a:	3301      	adds	r3, #1
 800800c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800800e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008010:	69db      	ldr	r3, [r3, #28]
 8008012:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008014:	429a      	cmp	r2, r3
 8008016:	d3db      	bcc.n	8007fd0 <f_getfree+0x5e>
 8008018:	e04d      	b.n	80080b6 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800801a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800801c:	69db      	ldr	r3, [r3, #28]
 800801e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008024:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 8008026:	2300      	movs	r3, #0
 8008028:	637b      	str	r3, [r7, #52]	; 0x34
 800802a:	2300      	movs	r3, #0
 800802c:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 800802e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008030:	2b00      	cmp	r3, #0
 8008032:	d113      	bne.n	800805c <f_getfree+0xea>
							res = move_window(fs, sect++);
 8008034:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008038:	1c5a      	adds	r2, r3, #1
 800803a:	63ba      	str	r2, [r7, #56]	; 0x38
 800803c:	4619      	mov	r1, r3
 800803e:	f7fd fb5f 	bl	8005700 <move_window>
 8008042:	4603      	mov	r3, r0
 8008044:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 8008048:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800804c:	2b00      	cmp	r3, #0
 800804e:	d131      	bne.n	80080b4 <f_getfree+0x142>
							p = fs->win;
 8008050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008052:	3338      	adds	r3, #56	; 0x38
 8008054:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 8008056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008058:	899b      	ldrh	r3, [r3, #12]
 800805a:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800805c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800805e:	781b      	ldrb	r3, [r3, #0]
 8008060:	2b02      	cmp	r3, #2
 8008062:	d10f      	bne.n	8008084 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8008064:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008066:	f7fd f89b 	bl	80051a0 <ld_word>
 800806a:	4603      	mov	r3, r0
 800806c:	2b00      	cmp	r3, #0
 800806e:	d102      	bne.n	8008076 <f_getfree+0x104>
 8008070:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008072:	3301      	adds	r3, #1
 8008074:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 8008076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008078:	3302      	adds	r3, #2
 800807a:	633b      	str	r3, [r7, #48]	; 0x30
 800807c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800807e:	3b02      	subs	r3, #2
 8008080:	637b      	str	r3, [r7, #52]	; 0x34
 8008082:	e010      	b.n	80080a6 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8008084:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008086:	f7fd f8a3 	bl	80051d0 <ld_dword>
 800808a:	4603      	mov	r3, r0
 800808c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008090:	2b00      	cmp	r3, #0
 8008092:	d102      	bne.n	800809a <f_getfree+0x128>
 8008094:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008096:	3301      	adds	r3, #1
 8008098:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 800809a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800809c:	3304      	adds	r3, #4
 800809e:	633b      	str	r3, [r7, #48]	; 0x30
 80080a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080a2:	3b04      	subs	r3, #4
 80080a4:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 80080a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080a8:	3b01      	subs	r3, #1
 80080aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80080ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d1bd      	bne.n	800802e <f_getfree+0xbc>
 80080b2:	e000      	b.n	80080b6 <f_getfree+0x144>
							if (res != FR_OK) break;
 80080b4:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80080ba:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 80080bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080be:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80080c0:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 80080c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080c4:	791a      	ldrb	r2, [r3, #4]
 80080c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080c8:	f042 0201 	orr.w	r2, r2, #1
 80080cc:	b2d2      	uxtb	r2, r2
 80080ce:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 80080d0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3748      	adds	r7, #72	; 0x48
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}

080080dc <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b088      	sub	sp, #32
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	60f8      	str	r0, [r7, #12]
 80080e4:	60b9      	str	r1, [r7, #8]
 80080e6:	607a      	str	r2, [r7, #4]
	int n = 0;
 80080e8:	2300      	movs	r3, #0
 80080ea:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 80080f0:	e01b      	b.n	800812a <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 80080f2:	f107 0310 	add.w	r3, r7, #16
 80080f6:	f107 0114 	add.w	r1, r7, #20
 80080fa:	2201      	movs	r2, #1
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f7ff fb9d 	bl	800783c <f_read>
		if (rc != 1) break;
 8008102:	693b      	ldr	r3, [r7, #16]
 8008104:	2b01      	cmp	r3, #1
 8008106:	d116      	bne.n	8008136 <f_gets+0x5a>
		c = s[0];
 8008108:	7d3b      	ldrb	r3, [r7, #20]
 800810a:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800810c:	7dfb      	ldrb	r3, [r7, #23]
 800810e:	2b0d      	cmp	r3, #13
 8008110:	d100      	bne.n	8008114 <f_gets+0x38>
 8008112:	e00a      	b.n	800812a <f_gets+0x4e>
		*p++ = c;
 8008114:	69bb      	ldr	r3, [r7, #24]
 8008116:	1c5a      	adds	r2, r3, #1
 8008118:	61ba      	str	r2, [r7, #24]
 800811a:	7dfa      	ldrb	r2, [r7, #23]
 800811c:	701a      	strb	r2, [r3, #0]
		n++;
 800811e:	69fb      	ldr	r3, [r7, #28]
 8008120:	3301      	adds	r3, #1
 8008122:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8008124:	7dfb      	ldrb	r3, [r7, #23]
 8008126:	2b0a      	cmp	r3, #10
 8008128:	d007      	beq.n	800813a <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	3b01      	subs	r3, #1
 800812e:	69fa      	ldr	r2, [r7, #28]
 8008130:	429a      	cmp	r2, r3
 8008132:	dbde      	blt.n	80080f2 <f_gets+0x16>
 8008134:	e002      	b.n	800813c <f_gets+0x60>
		if (rc != 1) break;
 8008136:	bf00      	nop
 8008138:	e000      	b.n	800813c <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 800813a:	bf00      	nop
	}
	*p = 0;
 800813c:	69bb      	ldr	r3, [r7, #24]
 800813e:	2200      	movs	r2, #0
 8008140:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8008142:	69fb      	ldr	r3, [r7, #28]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d001      	beq.n	800814c <f_gets+0x70>
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	e000      	b.n	800814e <f_gets+0x72>
 800814c:	2300      	movs	r3, #0
}
 800814e:	4618      	mov	r0, r3
 8008150:	3720      	adds	r7, #32
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}

08008156 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 8008156:	b580      	push	{r7, lr}
 8008158:	b084      	sub	sp, #16
 800815a:	af00      	add	r7, sp, #0
 800815c:	6078      	str	r0, [r7, #4]
 800815e:	460b      	mov	r3, r1
 8008160:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 8008162:	78fb      	ldrb	r3, [r7, #3]
 8008164:	2b0a      	cmp	r3, #10
 8008166:	d103      	bne.n	8008170 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8008168:	210d      	movs	r1, #13
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f7ff fff3 	bl	8008156 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	685b      	ldr	r3, [r3, #4]
 8008174:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	2b00      	cmp	r3, #0
 800817a:	db25      	blt.n	80081c8 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	1c5a      	adds	r2, r3, #1
 8008180:	60fa      	str	r2, [r7, #12]
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	4413      	add	r3, r2
 8008186:	78fa      	ldrb	r2, [r7, #3]
 8008188:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	2b3c      	cmp	r3, #60	; 0x3c
 800818e:	dd12      	ble.n	80081b6 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6818      	ldr	r0, [r3, #0]
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f103 010c 	add.w	r1, r3, #12
 800819a:	68fa      	ldr	r2, [r7, #12]
 800819c:	f107 0308 	add.w	r3, r7, #8
 80081a0:	f7ff fcab 	bl	8007afa <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 80081a4:	68ba      	ldr	r2, [r7, #8]
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	429a      	cmp	r2, r3
 80081aa:	d101      	bne.n	80081b0 <putc_bfd+0x5a>
 80081ac:	2300      	movs	r3, #0
 80081ae:	e001      	b.n	80081b4 <putc_bfd+0x5e>
 80081b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80081b4:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	68fa      	ldr	r2, [r7, #12]
 80081ba:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	1c5a      	adds	r2, r3, #1
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	609a      	str	r2, [r3, #8]
 80081c6:	e000      	b.n	80081ca <putc_bfd+0x74>
	if (i < 0) return;
 80081c8:	bf00      	nop
}
 80081ca:	3710      	adds	r7, #16
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}

080081d0 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b084      	sub	sp, #16
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	db16      	blt.n	800820e <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6818      	ldr	r0, [r3, #0]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f103 010c 	add.w	r1, r3, #12
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	685b      	ldr	r3, [r3, #4]
 80081ee:	461a      	mov	r2, r3
 80081f0:	f107 030c 	add.w	r3, r7, #12
 80081f4:	f7ff fc81 	bl	8007afa <f_write>
 80081f8:	4603      	mov	r3, r0
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d107      	bne.n	800820e <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	68fa      	ldr	r2, [r7, #12]
 8008204:	4293      	cmp	r3, r2
 8008206:	d102      	bne.n	800820e <putc_flush+0x3e>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	689b      	ldr	r3, [r3, #8]
 800820c:	e001      	b.n	8008212 <putc_flush+0x42>
	return EOF;
 800820e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8008212:	4618      	mov	r0, r3
 8008214:	3710      	adds	r7, #16
 8008216:	46bd      	mov	sp, r7
 8008218:	bd80      	pop	{r7, pc}

0800821a <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800821a:	b480      	push	{r7}
 800821c:	b083      	sub	sp, #12
 800821e:	af00      	add	r7, sp, #0
 8008220:	6078      	str	r0, [r7, #4]
 8008222:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	683a      	ldr	r2, [r7, #0]
 8008228:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2200      	movs	r2, #0
 800822e:	605a      	str	r2, [r3, #4]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	685a      	ldr	r2, [r3, #4]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	609a      	str	r2, [r3, #8]
}
 8008238:	bf00      	nop
 800823a:	370c      	adds	r7, #12
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr

08008244 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b096      	sub	sp, #88	; 0x58
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 800824e:	f107 030c 	add.w	r3, r7, #12
 8008252:	6839      	ldr	r1, [r7, #0]
 8008254:	4618      	mov	r0, r3
 8008256:	f7ff ffe0 	bl	800821a <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 800825a:	e009      	b.n	8008270 <f_puts+0x2c>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	1c5a      	adds	r2, r3, #1
 8008260:	607a      	str	r2, [r7, #4]
 8008262:	781a      	ldrb	r2, [r3, #0]
 8008264:	f107 030c 	add.w	r3, r7, #12
 8008268:	4611      	mov	r1, r2
 800826a:	4618      	mov	r0, r3
 800826c:	f7ff ff73 	bl	8008156 <putc_bfd>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	781b      	ldrb	r3, [r3, #0]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d1f1      	bne.n	800825c <f_puts+0x18>
	return putc_flush(&pb);
 8008278:	f107 030c 	add.w	r3, r7, #12
 800827c:	4618      	mov	r0, r3
 800827e:	f7ff ffa7 	bl	80081d0 <putc_flush>
 8008282:	4603      	mov	r3, r0
}
 8008284:	4618      	mov	r0, r3
 8008286:	3758      	adds	r7, #88	; 0x58
 8008288:	46bd      	mov	sp, r7
 800828a:	bd80      	pop	{r7, pc}

0800828c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800828c:	b480      	push	{r7}
 800828e:	b087      	sub	sp, #28
 8008290:	af00      	add	r7, sp, #0
 8008292:	60f8      	str	r0, [r7, #12]
 8008294:	60b9      	str	r1, [r7, #8]
 8008296:	4613      	mov	r3, r2
 8008298:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800829a:	2301      	movs	r3, #1
 800829c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800829e:	2300      	movs	r3, #0
 80082a0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80082a2:	4b1f      	ldr	r3, [pc, #124]	; (8008320 <FATFS_LinkDriverEx+0x94>)
 80082a4:	7a5b      	ldrb	r3, [r3, #9]
 80082a6:	b2db      	uxtb	r3, r3
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d131      	bne.n	8008310 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80082ac:	4b1c      	ldr	r3, [pc, #112]	; (8008320 <FATFS_LinkDriverEx+0x94>)
 80082ae:	7a5b      	ldrb	r3, [r3, #9]
 80082b0:	b2db      	uxtb	r3, r3
 80082b2:	461a      	mov	r2, r3
 80082b4:	4b1a      	ldr	r3, [pc, #104]	; (8008320 <FATFS_LinkDriverEx+0x94>)
 80082b6:	2100      	movs	r1, #0
 80082b8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80082ba:	4b19      	ldr	r3, [pc, #100]	; (8008320 <FATFS_LinkDriverEx+0x94>)
 80082bc:	7a5b      	ldrb	r3, [r3, #9]
 80082be:	b2db      	uxtb	r3, r3
 80082c0:	4a17      	ldr	r2, [pc, #92]	; (8008320 <FATFS_LinkDriverEx+0x94>)
 80082c2:	009b      	lsls	r3, r3, #2
 80082c4:	4413      	add	r3, r2
 80082c6:	68fa      	ldr	r2, [r7, #12]
 80082c8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80082ca:	4b15      	ldr	r3, [pc, #84]	; (8008320 <FATFS_LinkDriverEx+0x94>)
 80082cc:	7a5b      	ldrb	r3, [r3, #9]
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	461a      	mov	r2, r3
 80082d2:	4b13      	ldr	r3, [pc, #76]	; (8008320 <FATFS_LinkDriverEx+0x94>)
 80082d4:	4413      	add	r3, r2
 80082d6:	79fa      	ldrb	r2, [r7, #7]
 80082d8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80082da:	4b11      	ldr	r3, [pc, #68]	; (8008320 <FATFS_LinkDriverEx+0x94>)
 80082dc:	7a5b      	ldrb	r3, [r3, #9]
 80082de:	b2db      	uxtb	r3, r3
 80082e0:	1c5a      	adds	r2, r3, #1
 80082e2:	b2d1      	uxtb	r1, r2
 80082e4:	4a0e      	ldr	r2, [pc, #56]	; (8008320 <FATFS_LinkDriverEx+0x94>)
 80082e6:	7251      	strb	r1, [r2, #9]
 80082e8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80082ea:	7dbb      	ldrb	r3, [r7, #22]
 80082ec:	3330      	adds	r3, #48	; 0x30
 80082ee:	b2da      	uxtb	r2, r3
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	3301      	adds	r3, #1
 80082f8:	223a      	movs	r2, #58	; 0x3a
 80082fa:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	3302      	adds	r3, #2
 8008300:	222f      	movs	r2, #47	; 0x2f
 8008302:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	3303      	adds	r3, #3
 8008308:	2200      	movs	r2, #0
 800830a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800830c:	2300      	movs	r3, #0
 800830e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008310:	7dfb      	ldrb	r3, [r7, #23]
}
 8008312:	4618      	mov	r0, r3
 8008314:	371c      	adds	r7, #28
 8008316:	46bd      	mov	sp, r7
 8008318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831c:	4770      	bx	lr
 800831e:	bf00      	nop
 8008320:	2000284c 	.word	0x2000284c

08008324 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b082      	sub	sp, #8
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
 800832c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800832e:	2200      	movs	r2, #0
 8008330:	6839      	ldr	r1, [r7, #0]
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f7ff ffaa 	bl	800828c <FATFS_LinkDriverEx>
 8008338:	4603      	mov	r3, r0
}
 800833a:	4618      	mov	r0, r3
 800833c:	3708      	adds	r7, #8
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}
	...

08008344 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8008344:	b480      	push	{r7}
 8008346:	b085      	sub	sp, #20
 8008348:	af00      	add	r7, sp, #0
 800834a:	4603      	mov	r3, r0
 800834c:	6039      	str	r1, [r7, #0]
 800834e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8008350:	88fb      	ldrh	r3, [r7, #6]
 8008352:	2b7f      	cmp	r3, #127	; 0x7f
 8008354:	d802      	bhi.n	800835c <ff_convert+0x18>
		c = chr;
 8008356:	88fb      	ldrh	r3, [r7, #6]
 8008358:	81fb      	strh	r3, [r7, #14]
 800835a:	e025      	b.n	80083a8 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d00b      	beq.n	800837a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8008362:	88fb      	ldrh	r3, [r7, #6]
 8008364:	2bff      	cmp	r3, #255	; 0xff
 8008366:	d805      	bhi.n	8008374 <ff_convert+0x30>
 8008368:	88fb      	ldrh	r3, [r7, #6]
 800836a:	3b80      	subs	r3, #128	; 0x80
 800836c:	4a12      	ldr	r2, [pc, #72]	; (80083b8 <ff_convert+0x74>)
 800836e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008372:	e000      	b.n	8008376 <ff_convert+0x32>
 8008374:	2300      	movs	r3, #0
 8008376:	81fb      	strh	r3, [r7, #14]
 8008378:	e016      	b.n	80083a8 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800837a:	2300      	movs	r3, #0
 800837c:	81fb      	strh	r3, [r7, #14]
 800837e:	e009      	b.n	8008394 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8008380:	89fb      	ldrh	r3, [r7, #14]
 8008382:	4a0d      	ldr	r2, [pc, #52]	; (80083b8 <ff_convert+0x74>)
 8008384:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008388:	88fa      	ldrh	r2, [r7, #6]
 800838a:	429a      	cmp	r2, r3
 800838c:	d006      	beq.n	800839c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800838e:	89fb      	ldrh	r3, [r7, #14]
 8008390:	3301      	adds	r3, #1
 8008392:	81fb      	strh	r3, [r7, #14]
 8008394:	89fb      	ldrh	r3, [r7, #14]
 8008396:	2b7f      	cmp	r3, #127	; 0x7f
 8008398:	d9f2      	bls.n	8008380 <ff_convert+0x3c>
 800839a:	e000      	b.n	800839e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800839c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800839e:	89fb      	ldrh	r3, [r7, #14]
 80083a0:	3380      	adds	r3, #128	; 0x80
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	b2db      	uxtb	r3, r3
 80083a6:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80083a8:	89fb      	ldrh	r3, [r7, #14]
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3714      	adds	r7, #20
 80083ae:	46bd      	mov	sp, r7
 80083b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b4:	4770      	bx	lr
 80083b6:	bf00      	nop
 80083b8:	08009090 	.word	0x08009090

080083bc <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80083bc:	b480      	push	{r7}
 80083be:	b087      	sub	sp, #28
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	4603      	mov	r3, r0
 80083c4:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80083c6:	88fb      	ldrh	r3, [r7, #6]
 80083c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083cc:	d201      	bcs.n	80083d2 <ff_wtoupper+0x16>
 80083ce:	4b3e      	ldr	r3, [pc, #248]	; (80084c8 <ff_wtoupper+0x10c>)
 80083d0:	e000      	b.n	80083d4 <ff_wtoupper+0x18>
 80083d2:	4b3e      	ldr	r3, [pc, #248]	; (80084cc <ff_wtoupper+0x110>)
 80083d4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	1c9a      	adds	r2, r3, #2
 80083da:	617a      	str	r2, [r7, #20]
 80083dc:	881b      	ldrh	r3, [r3, #0]
 80083de:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 80083e0:	8a7b      	ldrh	r3, [r7, #18]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d068      	beq.n	80084b8 <ff_wtoupper+0xfc>
 80083e6:	88fa      	ldrh	r2, [r7, #6]
 80083e8:	8a7b      	ldrh	r3, [r7, #18]
 80083ea:	429a      	cmp	r2, r3
 80083ec:	d364      	bcc.n	80084b8 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	1c9a      	adds	r2, r3, #2
 80083f2:	617a      	str	r2, [r7, #20]
 80083f4:	881b      	ldrh	r3, [r3, #0]
 80083f6:	823b      	strh	r3, [r7, #16]
 80083f8:	8a3b      	ldrh	r3, [r7, #16]
 80083fa:	0a1b      	lsrs	r3, r3, #8
 80083fc:	81fb      	strh	r3, [r7, #14]
 80083fe:	8a3b      	ldrh	r3, [r7, #16]
 8008400:	b2db      	uxtb	r3, r3
 8008402:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8008404:	88fa      	ldrh	r2, [r7, #6]
 8008406:	8a79      	ldrh	r1, [r7, #18]
 8008408:	8a3b      	ldrh	r3, [r7, #16]
 800840a:	440b      	add	r3, r1
 800840c:	429a      	cmp	r2, r3
 800840e:	da49      	bge.n	80084a4 <ff_wtoupper+0xe8>
			switch (cmd) {
 8008410:	89fb      	ldrh	r3, [r7, #14]
 8008412:	2b08      	cmp	r3, #8
 8008414:	d84f      	bhi.n	80084b6 <ff_wtoupper+0xfa>
 8008416:	a201      	add	r2, pc, #4	; (adr r2, 800841c <ff_wtoupper+0x60>)
 8008418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800841c:	08008441 	.word	0x08008441
 8008420:	08008453 	.word	0x08008453
 8008424:	08008469 	.word	0x08008469
 8008428:	08008471 	.word	0x08008471
 800842c:	08008479 	.word	0x08008479
 8008430:	08008481 	.word	0x08008481
 8008434:	08008489 	.word	0x08008489
 8008438:	08008491 	.word	0x08008491
 800843c:	08008499 	.word	0x08008499
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8008440:	88fa      	ldrh	r2, [r7, #6]
 8008442:	8a7b      	ldrh	r3, [r7, #18]
 8008444:	1ad3      	subs	r3, r2, r3
 8008446:	005b      	lsls	r3, r3, #1
 8008448:	697a      	ldr	r2, [r7, #20]
 800844a:	4413      	add	r3, r2
 800844c:	881b      	ldrh	r3, [r3, #0]
 800844e:	80fb      	strh	r3, [r7, #6]
 8008450:	e027      	b.n	80084a2 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8008452:	88fa      	ldrh	r2, [r7, #6]
 8008454:	8a7b      	ldrh	r3, [r7, #18]
 8008456:	1ad3      	subs	r3, r2, r3
 8008458:	b29b      	uxth	r3, r3
 800845a:	f003 0301 	and.w	r3, r3, #1
 800845e:	b29b      	uxth	r3, r3
 8008460:	88fa      	ldrh	r2, [r7, #6]
 8008462:	1ad3      	subs	r3, r2, r3
 8008464:	80fb      	strh	r3, [r7, #6]
 8008466:	e01c      	b.n	80084a2 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8008468:	88fb      	ldrh	r3, [r7, #6]
 800846a:	3b10      	subs	r3, #16
 800846c:	80fb      	strh	r3, [r7, #6]
 800846e:	e018      	b.n	80084a2 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8008470:	88fb      	ldrh	r3, [r7, #6]
 8008472:	3b20      	subs	r3, #32
 8008474:	80fb      	strh	r3, [r7, #6]
 8008476:	e014      	b.n	80084a2 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8008478:	88fb      	ldrh	r3, [r7, #6]
 800847a:	3b30      	subs	r3, #48	; 0x30
 800847c:	80fb      	strh	r3, [r7, #6]
 800847e:	e010      	b.n	80084a2 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8008480:	88fb      	ldrh	r3, [r7, #6]
 8008482:	3b1a      	subs	r3, #26
 8008484:	80fb      	strh	r3, [r7, #6]
 8008486:	e00c      	b.n	80084a2 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8008488:	88fb      	ldrh	r3, [r7, #6]
 800848a:	3308      	adds	r3, #8
 800848c:	80fb      	strh	r3, [r7, #6]
 800848e:	e008      	b.n	80084a2 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8008490:	88fb      	ldrh	r3, [r7, #6]
 8008492:	3b50      	subs	r3, #80	; 0x50
 8008494:	80fb      	strh	r3, [r7, #6]
 8008496:	e004      	b.n	80084a2 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8008498:	88fb      	ldrh	r3, [r7, #6]
 800849a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800849e:	80fb      	strh	r3, [r7, #6]
 80084a0:	bf00      	nop
			}
			break;
 80084a2:	e008      	b.n	80084b6 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80084a4:	89fb      	ldrh	r3, [r7, #14]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d195      	bne.n	80083d6 <ff_wtoupper+0x1a>
 80084aa:	8a3b      	ldrh	r3, [r7, #16]
 80084ac:	005b      	lsls	r3, r3, #1
 80084ae:	697a      	ldr	r2, [r7, #20]
 80084b0:	4413      	add	r3, r2
 80084b2:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80084b4:	e78f      	b.n	80083d6 <ff_wtoupper+0x1a>
			break;
 80084b6:	bf00      	nop
	}

	return chr;
 80084b8:	88fb      	ldrh	r3, [r7, #6]
}
 80084ba:	4618      	mov	r0, r3
 80084bc:	371c      	adds	r7, #28
 80084be:	46bd      	mov	sp, r7
 80084c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c4:	4770      	bx	lr
 80084c6:	bf00      	nop
 80084c8:	08009190 	.word	0x08009190
 80084cc:	08009384 	.word	0x08009384

080084d0 <__errno>:
 80084d0:	4b01      	ldr	r3, [pc, #4]	; (80084d8 <__errno+0x8>)
 80084d2:	6818      	ldr	r0, [r3, #0]
 80084d4:	4770      	bx	lr
 80084d6:	bf00      	nop
 80084d8:	20000024 	.word	0x20000024

080084dc <__libc_init_array>:
 80084dc:	b570      	push	{r4, r5, r6, lr}
 80084de:	4d0d      	ldr	r5, [pc, #52]	; (8008514 <__libc_init_array+0x38>)
 80084e0:	4c0d      	ldr	r4, [pc, #52]	; (8008518 <__libc_init_array+0x3c>)
 80084e2:	1b64      	subs	r4, r4, r5
 80084e4:	10a4      	asrs	r4, r4, #2
 80084e6:	2600      	movs	r6, #0
 80084e8:	42a6      	cmp	r6, r4
 80084ea:	d109      	bne.n	8008500 <__libc_init_array+0x24>
 80084ec:	4d0b      	ldr	r5, [pc, #44]	; (800851c <__libc_init_array+0x40>)
 80084ee:	4c0c      	ldr	r4, [pc, #48]	; (8008520 <__libc_init_array+0x44>)
 80084f0:	f000 fc8e 	bl	8008e10 <_init>
 80084f4:	1b64      	subs	r4, r4, r5
 80084f6:	10a4      	asrs	r4, r4, #2
 80084f8:	2600      	movs	r6, #0
 80084fa:	42a6      	cmp	r6, r4
 80084fc:	d105      	bne.n	800850a <__libc_init_array+0x2e>
 80084fe:	bd70      	pop	{r4, r5, r6, pc}
 8008500:	f855 3b04 	ldr.w	r3, [r5], #4
 8008504:	4798      	blx	r3
 8008506:	3601      	adds	r6, #1
 8008508:	e7ee      	b.n	80084e8 <__libc_init_array+0xc>
 800850a:	f855 3b04 	ldr.w	r3, [r5], #4
 800850e:	4798      	blx	r3
 8008510:	3601      	adds	r6, #1
 8008512:	e7f2      	b.n	80084fa <__libc_init_array+0x1e>
 8008514:	0800947c 	.word	0x0800947c
 8008518:	0800947c 	.word	0x0800947c
 800851c:	0800947c 	.word	0x0800947c
 8008520:	08009480 	.word	0x08009480

08008524 <memset>:
 8008524:	4402      	add	r2, r0
 8008526:	4603      	mov	r3, r0
 8008528:	4293      	cmp	r3, r2
 800852a:	d100      	bne.n	800852e <memset+0xa>
 800852c:	4770      	bx	lr
 800852e:	f803 1b01 	strb.w	r1, [r3], #1
 8008532:	e7f9      	b.n	8008528 <memset+0x4>

08008534 <siprintf>:
 8008534:	b40e      	push	{r1, r2, r3}
 8008536:	b500      	push	{lr}
 8008538:	b09c      	sub	sp, #112	; 0x70
 800853a:	ab1d      	add	r3, sp, #116	; 0x74
 800853c:	9002      	str	r0, [sp, #8]
 800853e:	9006      	str	r0, [sp, #24]
 8008540:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008544:	4809      	ldr	r0, [pc, #36]	; (800856c <siprintf+0x38>)
 8008546:	9107      	str	r1, [sp, #28]
 8008548:	9104      	str	r1, [sp, #16]
 800854a:	4909      	ldr	r1, [pc, #36]	; (8008570 <siprintf+0x3c>)
 800854c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008550:	9105      	str	r1, [sp, #20]
 8008552:	6800      	ldr	r0, [r0, #0]
 8008554:	9301      	str	r3, [sp, #4]
 8008556:	a902      	add	r1, sp, #8
 8008558:	f000 f868 	bl	800862c <_svfiprintf_r>
 800855c:	9b02      	ldr	r3, [sp, #8]
 800855e:	2200      	movs	r2, #0
 8008560:	701a      	strb	r2, [r3, #0]
 8008562:	b01c      	add	sp, #112	; 0x70
 8008564:	f85d eb04 	ldr.w	lr, [sp], #4
 8008568:	b003      	add	sp, #12
 800856a:	4770      	bx	lr
 800856c:	20000024 	.word	0x20000024
 8008570:	ffff0208 	.word	0xffff0208

08008574 <__ssputs_r>:
 8008574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008578:	688e      	ldr	r6, [r1, #8]
 800857a:	429e      	cmp	r6, r3
 800857c:	4682      	mov	sl, r0
 800857e:	460c      	mov	r4, r1
 8008580:	4690      	mov	r8, r2
 8008582:	461f      	mov	r7, r3
 8008584:	d838      	bhi.n	80085f8 <__ssputs_r+0x84>
 8008586:	898a      	ldrh	r2, [r1, #12]
 8008588:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800858c:	d032      	beq.n	80085f4 <__ssputs_r+0x80>
 800858e:	6825      	ldr	r5, [r4, #0]
 8008590:	6909      	ldr	r1, [r1, #16]
 8008592:	eba5 0901 	sub.w	r9, r5, r1
 8008596:	6965      	ldr	r5, [r4, #20]
 8008598:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800859c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80085a0:	3301      	adds	r3, #1
 80085a2:	444b      	add	r3, r9
 80085a4:	106d      	asrs	r5, r5, #1
 80085a6:	429d      	cmp	r5, r3
 80085a8:	bf38      	it	cc
 80085aa:	461d      	movcc	r5, r3
 80085ac:	0553      	lsls	r3, r2, #21
 80085ae:	d531      	bpl.n	8008614 <__ssputs_r+0xa0>
 80085b0:	4629      	mov	r1, r5
 80085b2:	f000 fb63 	bl	8008c7c <_malloc_r>
 80085b6:	4606      	mov	r6, r0
 80085b8:	b950      	cbnz	r0, 80085d0 <__ssputs_r+0x5c>
 80085ba:	230c      	movs	r3, #12
 80085bc:	f8ca 3000 	str.w	r3, [sl]
 80085c0:	89a3      	ldrh	r3, [r4, #12]
 80085c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085c6:	81a3      	strh	r3, [r4, #12]
 80085c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80085cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085d0:	6921      	ldr	r1, [r4, #16]
 80085d2:	464a      	mov	r2, r9
 80085d4:	f000 fabe 	bl	8008b54 <memcpy>
 80085d8:	89a3      	ldrh	r3, [r4, #12]
 80085da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80085de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085e2:	81a3      	strh	r3, [r4, #12]
 80085e4:	6126      	str	r6, [r4, #16]
 80085e6:	6165      	str	r5, [r4, #20]
 80085e8:	444e      	add	r6, r9
 80085ea:	eba5 0509 	sub.w	r5, r5, r9
 80085ee:	6026      	str	r6, [r4, #0]
 80085f0:	60a5      	str	r5, [r4, #8]
 80085f2:	463e      	mov	r6, r7
 80085f4:	42be      	cmp	r6, r7
 80085f6:	d900      	bls.n	80085fa <__ssputs_r+0x86>
 80085f8:	463e      	mov	r6, r7
 80085fa:	6820      	ldr	r0, [r4, #0]
 80085fc:	4632      	mov	r2, r6
 80085fe:	4641      	mov	r1, r8
 8008600:	f000 fab6 	bl	8008b70 <memmove>
 8008604:	68a3      	ldr	r3, [r4, #8]
 8008606:	1b9b      	subs	r3, r3, r6
 8008608:	60a3      	str	r3, [r4, #8]
 800860a:	6823      	ldr	r3, [r4, #0]
 800860c:	4433      	add	r3, r6
 800860e:	6023      	str	r3, [r4, #0]
 8008610:	2000      	movs	r0, #0
 8008612:	e7db      	b.n	80085cc <__ssputs_r+0x58>
 8008614:	462a      	mov	r2, r5
 8008616:	f000 fba5 	bl	8008d64 <_realloc_r>
 800861a:	4606      	mov	r6, r0
 800861c:	2800      	cmp	r0, #0
 800861e:	d1e1      	bne.n	80085e4 <__ssputs_r+0x70>
 8008620:	6921      	ldr	r1, [r4, #16]
 8008622:	4650      	mov	r0, sl
 8008624:	f000 fabe 	bl	8008ba4 <_free_r>
 8008628:	e7c7      	b.n	80085ba <__ssputs_r+0x46>
	...

0800862c <_svfiprintf_r>:
 800862c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008630:	4698      	mov	r8, r3
 8008632:	898b      	ldrh	r3, [r1, #12]
 8008634:	061b      	lsls	r3, r3, #24
 8008636:	b09d      	sub	sp, #116	; 0x74
 8008638:	4607      	mov	r7, r0
 800863a:	460d      	mov	r5, r1
 800863c:	4614      	mov	r4, r2
 800863e:	d50e      	bpl.n	800865e <_svfiprintf_r+0x32>
 8008640:	690b      	ldr	r3, [r1, #16]
 8008642:	b963      	cbnz	r3, 800865e <_svfiprintf_r+0x32>
 8008644:	2140      	movs	r1, #64	; 0x40
 8008646:	f000 fb19 	bl	8008c7c <_malloc_r>
 800864a:	6028      	str	r0, [r5, #0]
 800864c:	6128      	str	r0, [r5, #16]
 800864e:	b920      	cbnz	r0, 800865a <_svfiprintf_r+0x2e>
 8008650:	230c      	movs	r3, #12
 8008652:	603b      	str	r3, [r7, #0]
 8008654:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008658:	e0d1      	b.n	80087fe <_svfiprintf_r+0x1d2>
 800865a:	2340      	movs	r3, #64	; 0x40
 800865c:	616b      	str	r3, [r5, #20]
 800865e:	2300      	movs	r3, #0
 8008660:	9309      	str	r3, [sp, #36]	; 0x24
 8008662:	2320      	movs	r3, #32
 8008664:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008668:	f8cd 800c 	str.w	r8, [sp, #12]
 800866c:	2330      	movs	r3, #48	; 0x30
 800866e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008818 <_svfiprintf_r+0x1ec>
 8008672:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008676:	f04f 0901 	mov.w	r9, #1
 800867a:	4623      	mov	r3, r4
 800867c:	469a      	mov	sl, r3
 800867e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008682:	b10a      	cbz	r2, 8008688 <_svfiprintf_r+0x5c>
 8008684:	2a25      	cmp	r2, #37	; 0x25
 8008686:	d1f9      	bne.n	800867c <_svfiprintf_r+0x50>
 8008688:	ebba 0b04 	subs.w	fp, sl, r4
 800868c:	d00b      	beq.n	80086a6 <_svfiprintf_r+0x7a>
 800868e:	465b      	mov	r3, fp
 8008690:	4622      	mov	r2, r4
 8008692:	4629      	mov	r1, r5
 8008694:	4638      	mov	r0, r7
 8008696:	f7ff ff6d 	bl	8008574 <__ssputs_r>
 800869a:	3001      	adds	r0, #1
 800869c:	f000 80aa 	beq.w	80087f4 <_svfiprintf_r+0x1c8>
 80086a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086a2:	445a      	add	r2, fp
 80086a4:	9209      	str	r2, [sp, #36]	; 0x24
 80086a6:	f89a 3000 	ldrb.w	r3, [sl]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	f000 80a2 	beq.w	80087f4 <_svfiprintf_r+0x1c8>
 80086b0:	2300      	movs	r3, #0
 80086b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80086b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086ba:	f10a 0a01 	add.w	sl, sl, #1
 80086be:	9304      	str	r3, [sp, #16]
 80086c0:	9307      	str	r3, [sp, #28]
 80086c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80086c6:	931a      	str	r3, [sp, #104]	; 0x68
 80086c8:	4654      	mov	r4, sl
 80086ca:	2205      	movs	r2, #5
 80086cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086d0:	4851      	ldr	r0, [pc, #324]	; (8008818 <_svfiprintf_r+0x1ec>)
 80086d2:	f7f7 fd95 	bl	8000200 <memchr>
 80086d6:	9a04      	ldr	r2, [sp, #16]
 80086d8:	b9d8      	cbnz	r0, 8008712 <_svfiprintf_r+0xe6>
 80086da:	06d0      	lsls	r0, r2, #27
 80086dc:	bf44      	itt	mi
 80086de:	2320      	movmi	r3, #32
 80086e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80086e4:	0711      	lsls	r1, r2, #28
 80086e6:	bf44      	itt	mi
 80086e8:	232b      	movmi	r3, #43	; 0x2b
 80086ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80086ee:	f89a 3000 	ldrb.w	r3, [sl]
 80086f2:	2b2a      	cmp	r3, #42	; 0x2a
 80086f4:	d015      	beq.n	8008722 <_svfiprintf_r+0xf6>
 80086f6:	9a07      	ldr	r2, [sp, #28]
 80086f8:	4654      	mov	r4, sl
 80086fa:	2000      	movs	r0, #0
 80086fc:	f04f 0c0a 	mov.w	ip, #10
 8008700:	4621      	mov	r1, r4
 8008702:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008706:	3b30      	subs	r3, #48	; 0x30
 8008708:	2b09      	cmp	r3, #9
 800870a:	d94e      	bls.n	80087aa <_svfiprintf_r+0x17e>
 800870c:	b1b0      	cbz	r0, 800873c <_svfiprintf_r+0x110>
 800870e:	9207      	str	r2, [sp, #28]
 8008710:	e014      	b.n	800873c <_svfiprintf_r+0x110>
 8008712:	eba0 0308 	sub.w	r3, r0, r8
 8008716:	fa09 f303 	lsl.w	r3, r9, r3
 800871a:	4313      	orrs	r3, r2
 800871c:	9304      	str	r3, [sp, #16]
 800871e:	46a2      	mov	sl, r4
 8008720:	e7d2      	b.n	80086c8 <_svfiprintf_r+0x9c>
 8008722:	9b03      	ldr	r3, [sp, #12]
 8008724:	1d19      	adds	r1, r3, #4
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	9103      	str	r1, [sp, #12]
 800872a:	2b00      	cmp	r3, #0
 800872c:	bfbb      	ittet	lt
 800872e:	425b      	neglt	r3, r3
 8008730:	f042 0202 	orrlt.w	r2, r2, #2
 8008734:	9307      	strge	r3, [sp, #28]
 8008736:	9307      	strlt	r3, [sp, #28]
 8008738:	bfb8      	it	lt
 800873a:	9204      	strlt	r2, [sp, #16]
 800873c:	7823      	ldrb	r3, [r4, #0]
 800873e:	2b2e      	cmp	r3, #46	; 0x2e
 8008740:	d10c      	bne.n	800875c <_svfiprintf_r+0x130>
 8008742:	7863      	ldrb	r3, [r4, #1]
 8008744:	2b2a      	cmp	r3, #42	; 0x2a
 8008746:	d135      	bne.n	80087b4 <_svfiprintf_r+0x188>
 8008748:	9b03      	ldr	r3, [sp, #12]
 800874a:	1d1a      	adds	r2, r3, #4
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	9203      	str	r2, [sp, #12]
 8008750:	2b00      	cmp	r3, #0
 8008752:	bfb8      	it	lt
 8008754:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008758:	3402      	adds	r4, #2
 800875a:	9305      	str	r3, [sp, #20]
 800875c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008828 <_svfiprintf_r+0x1fc>
 8008760:	7821      	ldrb	r1, [r4, #0]
 8008762:	2203      	movs	r2, #3
 8008764:	4650      	mov	r0, sl
 8008766:	f7f7 fd4b 	bl	8000200 <memchr>
 800876a:	b140      	cbz	r0, 800877e <_svfiprintf_r+0x152>
 800876c:	2340      	movs	r3, #64	; 0x40
 800876e:	eba0 000a 	sub.w	r0, r0, sl
 8008772:	fa03 f000 	lsl.w	r0, r3, r0
 8008776:	9b04      	ldr	r3, [sp, #16]
 8008778:	4303      	orrs	r3, r0
 800877a:	3401      	adds	r4, #1
 800877c:	9304      	str	r3, [sp, #16]
 800877e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008782:	4826      	ldr	r0, [pc, #152]	; (800881c <_svfiprintf_r+0x1f0>)
 8008784:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008788:	2206      	movs	r2, #6
 800878a:	f7f7 fd39 	bl	8000200 <memchr>
 800878e:	2800      	cmp	r0, #0
 8008790:	d038      	beq.n	8008804 <_svfiprintf_r+0x1d8>
 8008792:	4b23      	ldr	r3, [pc, #140]	; (8008820 <_svfiprintf_r+0x1f4>)
 8008794:	bb1b      	cbnz	r3, 80087de <_svfiprintf_r+0x1b2>
 8008796:	9b03      	ldr	r3, [sp, #12]
 8008798:	3307      	adds	r3, #7
 800879a:	f023 0307 	bic.w	r3, r3, #7
 800879e:	3308      	adds	r3, #8
 80087a0:	9303      	str	r3, [sp, #12]
 80087a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087a4:	4433      	add	r3, r6
 80087a6:	9309      	str	r3, [sp, #36]	; 0x24
 80087a8:	e767      	b.n	800867a <_svfiprintf_r+0x4e>
 80087aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80087ae:	460c      	mov	r4, r1
 80087b0:	2001      	movs	r0, #1
 80087b2:	e7a5      	b.n	8008700 <_svfiprintf_r+0xd4>
 80087b4:	2300      	movs	r3, #0
 80087b6:	3401      	adds	r4, #1
 80087b8:	9305      	str	r3, [sp, #20]
 80087ba:	4619      	mov	r1, r3
 80087bc:	f04f 0c0a 	mov.w	ip, #10
 80087c0:	4620      	mov	r0, r4
 80087c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087c6:	3a30      	subs	r2, #48	; 0x30
 80087c8:	2a09      	cmp	r2, #9
 80087ca:	d903      	bls.n	80087d4 <_svfiprintf_r+0x1a8>
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d0c5      	beq.n	800875c <_svfiprintf_r+0x130>
 80087d0:	9105      	str	r1, [sp, #20]
 80087d2:	e7c3      	b.n	800875c <_svfiprintf_r+0x130>
 80087d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80087d8:	4604      	mov	r4, r0
 80087da:	2301      	movs	r3, #1
 80087dc:	e7f0      	b.n	80087c0 <_svfiprintf_r+0x194>
 80087de:	ab03      	add	r3, sp, #12
 80087e0:	9300      	str	r3, [sp, #0]
 80087e2:	462a      	mov	r2, r5
 80087e4:	4b0f      	ldr	r3, [pc, #60]	; (8008824 <_svfiprintf_r+0x1f8>)
 80087e6:	a904      	add	r1, sp, #16
 80087e8:	4638      	mov	r0, r7
 80087ea:	f3af 8000 	nop.w
 80087ee:	1c42      	adds	r2, r0, #1
 80087f0:	4606      	mov	r6, r0
 80087f2:	d1d6      	bne.n	80087a2 <_svfiprintf_r+0x176>
 80087f4:	89ab      	ldrh	r3, [r5, #12]
 80087f6:	065b      	lsls	r3, r3, #25
 80087f8:	f53f af2c 	bmi.w	8008654 <_svfiprintf_r+0x28>
 80087fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80087fe:	b01d      	add	sp, #116	; 0x74
 8008800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008804:	ab03      	add	r3, sp, #12
 8008806:	9300      	str	r3, [sp, #0]
 8008808:	462a      	mov	r2, r5
 800880a:	4b06      	ldr	r3, [pc, #24]	; (8008824 <_svfiprintf_r+0x1f8>)
 800880c:	a904      	add	r1, sp, #16
 800880e:	4638      	mov	r0, r7
 8008810:	f000 f87a 	bl	8008908 <_printf_i>
 8008814:	e7eb      	b.n	80087ee <_svfiprintf_r+0x1c2>
 8008816:	bf00      	nop
 8008818:	08009440 	.word	0x08009440
 800881c:	0800944a 	.word	0x0800944a
 8008820:	00000000 	.word	0x00000000
 8008824:	08008575 	.word	0x08008575
 8008828:	08009446 	.word	0x08009446

0800882c <_printf_common>:
 800882c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008830:	4616      	mov	r6, r2
 8008832:	4699      	mov	r9, r3
 8008834:	688a      	ldr	r2, [r1, #8]
 8008836:	690b      	ldr	r3, [r1, #16]
 8008838:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800883c:	4293      	cmp	r3, r2
 800883e:	bfb8      	it	lt
 8008840:	4613      	movlt	r3, r2
 8008842:	6033      	str	r3, [r6, #0]
 8008844:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008848:	4607      	mov	r7, r0
 800884a:	460c      	mov	r4, r1
 800884c:	b10a      	cbz	r2, 8008852 <_printf_common+0x26>
 800884e:	3301      	adds	r3, #1
 8008850:	6033      	str	r3, [r6, #0]
 8008852:	6823      	ldr	r3, [r4, #0]
 8008854:	0699      	lsls	r1, r3, #26
 8008856:	bf42      	ittt	mi
 8008858:	6833      	ldrmi	r3, [r6, #0]
 800885a:	3302      	addmi	r3, #2
 800885c:	6033      	strmi	r3, [r6, #0]
 800885e:	6825      	ldr	r5, [r4, #0]
 8008860:	f015 0506 	ands.w	r5, r5, #6
 8008864:	d106      	bne.n	8008874 <_printf_common+0x48>
 8008866:	f104 0a19 	add.w	sl, r4, #25
 800886a:	68e3      	ldr	r3, [r4, #12]
 800886c:	6832      	ldr	r2, [r6, #0]
 800886e:	1a9b      	subs	r3, r3, r2
 8008870:	42ab      	cmp	r3, r5
 8008872:	dc26      	bgt.n	80088c2 <_printf_common+0x96>
 8008874:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008878:	1e13      	subs	r3, r2, #0
 800887a:	6822      	ldr	r2, [r4, #0]
 800887c:	bf18      	it	ne
 800887e:	2301      	movne	r3, #1
 8008880:	0692      	lsls	r2, r2, #26
 8008882:	d42b      	bmi.n	80088dc <_printf_common+0xb0>
 8008884:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008888:	4649      	mov	r1, r9
 800888a:	4638      	mov	r0, r7
 800888c:	47c0      	blx	r8
 800888e:	3001      	adds	r0, #1
 8008890:	d01e      	beq.n	80088d0 <_printf_common+0xa4>
 8008892:	6823      	ldr	r3, [r4, #0]
 8008894:	68e5      	ldr	r5, [r4, #12]
 8008896:	6832      	ldr	r2, [r6, #0]
 8008898:	f003 0306 	and.w	r3, r3, #6
 800889c:	2b04      	cmp	r3, #4
 800889e:	bf08      	it	eq
 80088a0:	1aad      	subeq	r5, r5, r2
 80088a2:	68a3      	ldr	r3, [r4, #8]
 80088a4:	6922      	ldr	r2, [r4, #16]
 80088a6:	bf0c      	ite	eq
 80088a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80088ac:	2500      	movne	r5, #0
 80088ae:	4293      	cmp	r3, r2
 80088b0:	bfc4      	itt	gt
 80088b2:	1a9b      	subgt	r3, r3, r2
 80088b4:	18ed      	addgt	r5, r5, r3
 80088b6:	2600      	movs	r6, #0
 80088b8:	341a      	adds	r4, #26
 80088ba:	42b5      	cmp	r5, r6
 80088bc:	d11a      	bne.n	80088f4 <_printf_common+0xc8>
 80088be:	2000      	movs	r0, #0
 80088c0:	e008      	b.n	80088d4 <_printf_common+0xa8>
 80088c2:	2301      	movs	r3, #1
 80088c4:	4652      	mov	r2, sl
 80088c6:	4649      	mov	r1, r9
 80088c8:	4638      	mov	r0, r7
 80088ca:	47c0      	blx	r8
 80088cc:	3001      	adds	r0, #1
 80088ce:	d103      	bne.n	80088d8 <_printf_common+0xac>
 80088d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80088d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088d8:	3501      	adds	r5, #1
 80088da:	e7c6      	b.n	800886a <_printf_common+0x3e>
 80088dc:	18e1      	adds	r1, r4, r3
 80088de:	1c5a      	adds	r2, r3, #1
 80088e0:	2030      	movs	r0, #48	; 0x30
 80088e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80088e6:	4422      	add	r2, r4
 80088e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80088ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80088f0:	3302      	adds	r3, #2
 80088f2:	e7c7      	b.n	8008884 <_printf_common+0x58>
 80088f4:	2301      	movs	r3, #1
 80088f6:	4622      	mov	r2, r4
 80088f8:	4649      	mov	r1, r9
 80088fa:	4638      	mov	r0, r7
 80088fc:	47c0      	blx	r8
 80088fe:	3001      	adds	r0, #1
 8008900:	d0e6      	beq.n	80088d0 <_printf_common+0xa4>
 8008902:	3601      	adds	r6, #1
 8008904:	e7d9      	b.n	80088ba <_printf_common+0x8e>
	...

08008908 <_printf_i>:
 8008908:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800890c:	7e0f      	ldrb	r7, [r1, #24]
 800890e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008910:	2f78      	cmp	r7, #120	; 0x78
 8008912:	4691      	mov	r9, r2
 8008914:	4680      	mov	r8, r0
 8008916:	460c      	mov	r4, r1
 8008918:	469a      	mov	sl, r3
 800891a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800891e:	d807      	bhi.n	8008930 <_printf_i+0x28>
 8008920:	2f62      	cmp	r7, #98	; 0x62
 8008922:	d80a      	bhi.n	800893a <_printf_i+0x32>
 8008924:	2f00      	cmp	r7, #0
 8008926:	f000 80d8 	beq.w	8008ada <_printf_i+0x1d2>
 800892a:	2f58      	cmp	r7, #88	; 0x58
 800892c:	f000 80a3 	beq.w	8008a76 <_printf_i+0x16e>
 8008930:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008934:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008938:	e03a      	b.n	80089b0 <_printf_i+0xa8>
 800893a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800893e:	2b15      	cmp	r3, #21
 8008940:	d8f6      	bhi.n	8008930 <_printf_i+0x28>
 8008942:	a101      	add	r1, pc, #4	; (adr r1, 8008948 <_printf_i+0x40>)
 8008944:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008948:	080089a1 	.word	0x080089a1
 800894c:	080089b5 	.word	0x080089b5
 8008950:	08008931 	.word	0x08008931
 8008954:	08008931 	.word	0x08008931
 8008958:	08008931 	.word	0x08008931
 800895c:	08008931 	.word	0x08008931
 8008960:	080089b5 	.word	0x080089b5
 8008964:	08008931 	.word	0x08008931
 8008968:	08008931 	.word	0x08008931
 800896c:	08008931 	.word	0x08008931
 8008970:	08008931 	.word	0x08008931
 8008974:	08008ac1 	.word	0x08008ac1
 8008978:	080089e5 	.word	0x080089e5
 800897c:	08008aa3 	.word	0x08008aa3
 8008980:	08008931 	.word	0x08008931
 8008984:	08008931 	.word	0x08008931
 8008988:	08008ae3 	.word	0x08008ae3
 800898c:	08008931 	.word	0x08008931
 8008990:	080089e5 	.word	0x080089e5
 8008994:	08008931 	.word	0x08008931
 8008998:	08008931 	.word	0x08008931
 800899c:	08008aab 	.word	0x08008aab
 80089a0:	682b      	ldr	r3, [r5, #0]
 80089a2:	1d1a      	adds	r2, r3, #4
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	602a      	str	r2, [r5, #0]
 80089a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80089ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80089b0:	2301      	movs	r3, #1
 80089b2:	e0a3      	b.n	8008afc <_printf_i+0x1f4>
 80089b4:	6820      	ldr	r0, [r4, #0]
 80089b6:	6829      	ldr	r1, [r5, #0]
 80089b8:	0606      	lsls	r6, r0, #24
 80089ba:	f101 0304 	add.w	r3, r1, #4
 80089be:	d50a      	bpl.n	80089d6 <_printf_i+0xce>
 80089c0:	680e      	ldr	r6, [r1, #0]
 80089c2:	602b      	str	r3, [r5, #0]
 80089c4:	2e00      	cmp	r6, #0
 80089c6:	da03      	bge.n	80089d0 <_printf_i+0xc8>
 80089c8:	232d      	movs	r3, #45	; 0x2d
 80089ca:	4276      	negs	r6, r6
 80089cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80089d0:	485e      	ldr	r0, [pc, #376]	; (8008b4c <_printf_i+0x244>)
 80089d2:	230a      	movs	r3, #10
 80089d4:	e019      	b.n	8008a0a <_printf_i+0x102>
 80089d6:	680e      	ldr	r6, [r1, #0]
 80089d8:	602b      	str	r3, [r5, #0]
 80089da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80089de:	bf18      	it	ne
 80089e0:	b236      	sxthne	r6, r6
 80089e2:	e7ef      	b.n	80089c4 <_printf_i+0xbc>
 80089e4:	682b      	ldr	r3, [r5, #0]
 80089e6:	6820      	ldr	r0, [r4, #0]
 80089e8:	1d19      	adds	r1, r3, #4
 80089ea:	6029      	str	r1, [r5, #0]
 80089ec:	0601      	lsls	r1, r0, #24
 80089ee:	d501      	bpl.n	80089f4 <_printf_i+0xec>
 80089f0:	681e      	ldr	r6, [r3, #0]
 80089f2:	e002      	b.n	80089fa <_printf_i+0xf2>
 80089f4:	0646      	lsls	r6, r0, #25
 80089f6:	d5fb      	bpl.n	80089f0 <_printf_i+0xe8>
 80089f8:	881e      	ldrh	r6, [r3, #0]
 80089fa:	4854      	ldr	r0, [pc, #336]	; (8008b4c <_printf_i+0x244>)
 80089fc:	2f6f      	cmp	r7, #111	; 0x6f
 80089fe:	bf0c      	ite	eq
 8008a00:	2308      	moveq	r3, #8
 8008a02:	230a      	movne	r3, #10
 8008a04:	2100      	movs	r1, #0
 8008a06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008a0a:	6865      	ldr	r5, [r4, #4]
 8008a0c:	60a5      	str	r5, [r4, #8]
 8008a0e:	2d00      	cmp	r5, #0
 8008a10:	bfa2      	ittt	ge
 8008a12:	6821      	ldrge	r1, [r4, #0]
 8008a14:	f021 0104 	bicge.w	r1, r1, #4
 8008a18:	6021      	strge	r1, [r4, #0]
 8008a1a:	b90e      	cbnz	r6, 8008a20 <_printf_i+0x118>
 8008a1c:	2d00      	cmp	r5, #0
 8008a1e:	d04d      	beq.n	8008abc <_printf_i+0x1b4>
 8008a20:	4615      	mov	r5, r2
 8008a22:	fbb6 f1f3 	udiv	r1, r6, r3
 8008a26:	fb03 6711 	mls	r7, r3, r1, r6
 8008a2a:	5dc7      	ldrb	r7, [r0, r7]
 8008a2c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008a30:	4637      	mov	r7, r6
 8008a32:	42bb      	cmp	r3, r7
 8008a34:	460e      	mov	r6, r1
 8008a36:	d9f4      	bls.n	8008a22 <_printf_i+0x11a>
 8008a38:	2b08      	cmp	r3, #8
 8008a3a:	d10b      	bne.n	8008a54 <_printf_i+0x14c>
 8008a3c:	6823      	ldr	r3, [r4, #0]
 8008a3e:	07de      	lsls	r6, r3, #31
 8008a40:	d508      	bpl.n	8008a54 <_printf_i+0x14c>
 8008a42:	6923      	ldr	r3, [r4, #16]
 8008a44:	6861      	ldr	r1, [r4, #4]
 8008a46:	4299      	cmp	r1, r3
 8008a48:	bfde      	ittt	le
 8008a4a:	2330      	movle	r3, #48	; 0x30
 8008a4c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008a50:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008a54:	1b52      	subs	r2, r2, r5
 8008a56:	6122      	str	r2, [r4, #16]
 8008a58:	f8cd a000 	str.w	sl, [sp]
 8008a5c:	464b      	mov	r3, r9
 8008a5e:	aa03      	add	r2, sp, #12
 8008a60:	4621      	mov	r1, r4
 8008a62:	4640      	mov	r0, r8
 8008a64:	f7ff fee2 	bl	800882c <_printf_common>
 8008a68:	3001      	adds	r0, #1
 8008a6a:	d14c      	bne.n	8008b06 <_printf_i+0x1fe>
 8008a6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a70:	b004      	add	sp, #16
 8008a72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a76:	4835      	ldr	r0, [pc, #212]	; (8008b4c <_printf_i+0x244>)
 8008a78:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008a7c:	6829      	ldr	r1, [r5, #0]
 8008a7e:	6823      	ldr	r3, [r4, #0]
 8008a80:	f851 6b04 	ldr.w	r6, [r1], #4
 8008a84:	6029      	str	r1, [r5, #0]
 8008a86:	061d      	lsls	r5, r3, #24
 8008a88:	d514      	bpl.n	8008ab4 <_printf_i+0x1ac>
 8008a8a:	07df      	lsls	r7, r3, #31
 8008a8c:	bf44      	itt	mi
 8008a8e:	f043 0320 	orrmi.w	r3, r3, #32
 8008a92:	6023      	strmi	r3, [r4, #0]
 8008a94:	b91e      	cbnz	r6, 8008a9e <_printf_i+0x196>
 8008a96:	6823      	ldr	r3, [r4, #0]
 8008a98:	f023 0320 	bic.w	r3, r3, #32
 8008a9c:	6023      	str	r3, [r4, #0]
 8008a9e:	2310      	movs	r3, #16
 8008aa0:	e7b0      	b.n	8008a04 <_printf_i+0xfc>
 8008aa2:	6823      	ldr	r3, [r4, #0]
 8008aa4:	f043 0320 	orr.w	r3, r3, #32
 8008aa8:	6023      	str	r3, [r4, #0]
 8008aaa:	2378      	movs	r3, #120	; 0x78
 8008aac:	4828      	ldr	r0, [pc, #160]	; (8008b50 <_printf_i+0x248>)
 8008aae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008ab2:	e7e3      	b.n	8008a7c <_printf_i+0x174>
 8008ab4:	0659      	lsls	r1, r3, #25
 8008ab6:	bf48      	it	mi
 8008ab8:	b2b6      	uxthmi	r6, r6
 8008aba:	e7e6      	b.n	8008a8a <_printf_i+0x182>
 8008abc:	4615      	mov	r5, r2
 8008abe:	e7bb      	b.n	8008a38 <_printf_i+0x130>
 8008ac0:	682b      	ldr	r3, [r5, #0]
 8008ac2:	6826      	ldr	r6, [r4, #0]
 8008ac4:	6961      	ldr	r1, [r4, #20]
 8008ac6:	1d18      	adds	r0, r3, #4
 8008ac8:	6028      	str	r0, [r5, #0]
 8008aca:	0635      	lsls	r5, r6, #24
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	d501      	bpl.n	8008ad4 <_printf_i+0x1cc>
 8008ad0:	6019      	str	r1, [r3, #0]
 8008ad2:	e002      	b.n	8008ada <_printf_i+0x1d2>
 8008ad4:	0670      	lsls	r0, r6, #25
 8008ad6:	d5fb      	bpl.n	8008ad0 <_printf_i+0x1c8>
 8008ad8:	8019      	strh	r1, [r3, #0]
 8008ada:	2300      	movs	r3, #0
 8008adc:	6123      	str	r3, [r4, #16]
 8008ade:	4615      	mov	r5, r2
 8008ae0:	e7ba      	b.n	8008a58 <_printf_i+0x150>
 8008ae2:	682b      	ldr	r3, [r5, #0]
 8008ae4:	1d1a      	adds	r2, r3, #4
 8008ae6:	602a      	str	r2, [r5, #0]
 8008ae8:	681d      	ldr	r5, [r3, #0]
 8008aea:	6862      	ldr	r2, [r4, #4]
 8008aec:	2100      	movs	r1, #0
 8008aee:	4628      	mov	r0, r5
 8008af0:	f7f7 fb86 	bl	8000200 <memchr>
 8008af4:	b108      	cbz	r0, 8008afa <_printf_i+0x1f2>
 8008af6:	1b40      	subs	r0, r0, r5
 8008af8:	6060      	str	r0, [r4, #4]
 8008afa:	6863      	ldr	r3, [r4, #4]
 8008afc:	6123      	str	r3, [r4, #16]
 8008afe:	2300      	movs	r3, #0
 8008b00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b04:	e7a8      	b.n	8008a58 <_printf_i+0x150>
 8008b06:	6923      	ldr	r3, [r4, #16]
 8008b08:	462a      	mov	r2, r5
 8008b0a:	4649      	mov	r1, r9
 8008b0c:	4640      	mov	r0, r8
 8008b0e:	47d0      	blx	sl
 8008b10:	3001      	adds	r0, #1
 8008b12:	d0ab      	beq.n	8008a6c <_printf_i+0x164>
 8008b14:	6823      	ldr	r3, [r4, #0]
 8008b16:	079b      	lsls	r3, r3, #30
 8008b18:	d413      	bmi.n	8008b42 <_printf_i+0x23a>
 8008b1a:	68e0      	ldr	r0, [r4, #12]
 8008b1c:	9b03      	ldr	r3, [sp, #12]
 8008b1e:	4298      	cmp	r0, r3
 8008b20:	bfb8      	it	lt
 8008b22:	4618      	movlt	r0, r3
 8008b24:	e7a4      	b.n	8008a70 <_printf_i+0x168>
 8008b26:	2301      	movs	r3, #1
 8008b28:	4632      	mov	r2, r6
 8008b2a:	4649      	mov	r1, r9
 8008b2c:	4640      	mov	r0, r8
 8008b2e:	47d0      	blx	sl
 8008b30:	3001      	adds	r0, #1
 8008b32:	d09b      	beq.n	8008a6c <_printf_i+0x164>
 8008b34:	3501      	adds	r5, #1
 8008b36:	68e3      	ldr	r3, [r4, #12]
 8008b38:	9903      	ldr	r1, [sp, #12]
 8008b3a:	1a5b      	subs	r3, r3, r1
 8008b3c:	42ab      	cmp	r3, r5
 8008b3e:	dcf2      	bgt.n	8008b26 <_printf_i+0x21e>
 8008b40:	e7eb      	b.n	8008b1a <_printf_i+0x212>
 8008b42:	2500      	movs	r5, #0
 8008b44:	f104 0619 	add.w	r6, r4, #25
 8008b48:	e7f5      	b.n	8008b36 <_printf_i+0x22e>
 8008b4a:	bf00      	nop
 8008b4c:	08009451 	.word	0x08009451
 8008b50:	08009462 	.word	0x08009462

08008b54 <memcpy>:
 8008b54:	440a      	add	r2, r1
 8008b56:	4291      	cmp	r1, r2
 8008b58:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008b5c:	d100      	bne.n	8008b60 <memcpy+0xc>
 8008b5e:	4770      	bx	lr
 8008b60:	b510      	push	{r4, lr}
 8008b62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b6a:	4291      	cmp	r1, r2
 8008b6c:	d1f9      	bne.n	8008b62 <memcpy+0xe>
 8008b6e:	bd10      	pop	{r4, pc}

08008b70 <memmove>:
 8008b70:	4288      	cmp	r0, r1
 8008b72:	b510      	push	{r4, lr}
 8008b74:	eb01 0402 	add.w	r4, r1, r2
 8008b78:	d902      	bls.n	8008b80 <memmove+0x10>
 8008b7a:	4284      	cmp	r4, r0
 8008b7c:	4623      	mov	r3, r4
 8008b7e:	d807      	bhi.n	8008b90 <memmove+0x20>
 8008b80:	1e43      	subs	r3, r0, #1
 8008b82:	42a1      	cmp	r1, r4
 8008b84:	d008      	beq.n	8008b98 <memmove+0x28>
 8008b86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b8e:	e7f8      	b.n	8008b82 <memmove+0x12>
 8008b90:	4402      	add	r2, r0
 8008b92:	4601      	mov	r1, r0
 8008b94:	428a      	cmp	r2, r1
 8008b96:	d100      	bne.n	8008b9a <memmove+0x2a>
 8008b98:	bd10      	pop	{r4, pc}
 8008b9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008ba2:	e7f7      	b.n	8008b94 <memmove+0x24>

08008ba4 <_free_r>:
 8008ba4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008ba6:	2900      	cmp	r1, #0
 8008ba8:	d044      	beq.n	8008c34 <_free_r+0x90>
 8008baa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008bae:	9001      	str	r0, [sp, #4]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	f1a1 0404 	sub.w	r4, r1, #4
 8008bb6:	bfb8      	it	lt
 8008bb8:	18e4      	addlt	r4, r4, r3
 8008bba:	f000 f913 	bl	8008de4 <__malloc_lock>
 8008bbe:	4a1e      	ldr	r2, [pc, #120]	; (8008c38 <_free_r+0x94>)
 8008bc0:	9801      	ldr	r0, [sp, #4]
 8008bc2:	6813      	ldr	r3, [r2, #0]
 8008bc4:	b933      	cbnz	r3, 8008bd4 <_free_r+0x30>
 8008bc6:	6063      	str	r3, [r4, #4]
 8008bc8:	6014      	str	r4, [r2, #0]
 8008bca:	b003      	add	sp, #12
 8008bcc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008bd0:	f000 b90e 	b.w	8008df0 <__malloc_unlock>
 8008bd4:	42a3      	cmp	r3, r4
 8008bd6:	d908      	bls.n	8008bea <_free_r+0x46>
 8008bd8:	6825      	ldr	r5, [r4, #0]
 8008bda:	1961      	adds	r1, r4, r5
 8008bdc:	428b      	cmp	r3, r1
 8008bde:	bf01      	itttt	eq
 8008be0:	6819      	ldreq	r1, [r3, #0]
 8008be2:	685b      	ldreq	r3, [r3, #4]
 8008be4:	1949      	addeq	r1, r1, r5
 8008be6:	6021      	streq	r1, [r4, #0]
 8008be8:	e7ed      	b.n	8008bc6 <_free_r+0x22>
 8008bea:	461a      	mov	r2, r3
 8008bec:	685b      	ldr	r3, [r3, #4]
 8008bee:	b10b      	cbz	r3, 8008bf4 <_free_r+0x50>
 8008bf0:	42a3      	cmp	r3, r4
 8008bf2:	d9fa      	bls.n	8008bea <_free_r+0x46>
 8008bf4:	6811      	ldr	r1, [r2, #0]
 8008bf6:	1855      	adds	r5, r2, r1
 8008bf8:	42a5      	cmp	r5, r4
 8008bfa:	d10b      	bne.n	8008c14 <_free_r+0x70>
 8008bfc:	6824      	ldr	r4, [r4, #0]
 8008bfe:	4421      	add	r1, r4
 8008c00:	1854      	adds	r4, r2, r1
 8008c02:	42a3      	cmp	r3, r4
 8008c04:	6011      	str	r1, [r2, #0]
 8008c06:	d1e0      	bne.n	8008bca <_free_r+0x26>
 8008c08:	681c      	ldr	r4, [r3, #0]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	6053      	str	r3, [r2, #4]
 8008c0e:	4421      	add	r1, r4
 8008c10:	6011      	str	r1, [r2, #0]
 8008c12:	e7da      	b.n	8008bca <_free_r+0x26>
 8008c14:	d902      	bls.n	8008c1c <_free_r+0x78>
 8008c16:	230c      	movs	r3, #12
 8008c18:	6003      	str	r3, [r0, #0]
 8008c1a:	e7d6      	b.n	8008bca <_free_r+0x26>
 8008c1c:	6825      	ldr	r5, [r4, #0]
 8008c1e:	1961      	adds	r1, r4, r5
 8008c20:	428b      	cmp	r3, r1
 8008c22:	bf04      	itt	eq
 8008c24:	6819      	ldreq	r1, [r3, #0]
 8008c26:	685b      	ldreq	r3, [r3, #4]
 8008c28:	6063      	str	r3, [r4, #4]
 8008c2a:	bf04      	itt	eq
 8008c2c:	1949      	addeq	r1, r1, r5
 8008c2e:	6021      	streq	r1, [r4, #0]
 8008c30:	6054      	str	r4, [r2, #4]
 8008c32:	e7ca      	b.n	8008bca <_free_r+0x26>
 8008c34:	b003      	add	sp, #12
 8008c36:	bd30      	pop	{r4, r5, pc}
 8008c38:	20002858 	.word	0x20002858

08008c3c <sbrk_aligned>:
 8008c3c:	b570      	push	{r4, r5, r6, lr}
 8008c3e:	4e0e      	ldr	r6, [pc, #56]	; (8008c78 <sbrk_aligned+0x3c>)
 8008c40:	460c      	mov	r4, r1
 8008c42:	6831      	ldr	r1, [r6, #0]
 8008c44:	4605      	mov	r5, r0
 8008c46:	b911      	cbnz	r1, 8008c4e <sbrk_aligned+0x12>
 8008c48:	f000 f8bc 	bl	8008dc4 <_sbrk_r>
 8008c4c:	6030      	str	r0, [r6, #0]
 8008c4e:	4621      	mov	r1, r4
 8008c50:	4628      	mov	r0, r5
 8008c52:	f000 f8b7 	bl	8008dc4 <_sbrk_r>
 8008c56:	1c43      	adds	r3, r0, #1
 8008c58:	d00a      	beq.n	8008c70 <sbrk_aligned+0x34>
 8008c5a:	1cc4      	adds	r4, r0, #3
 8008c5c:	f024 0403 	bic.w	r4, r4, #3
 8008c60:	42a0      	cmp	r0, r4
 8008c62:	d007      	beq.n	8008c74 <sbrk_aligned+0x38>
 8008c64:	1a21      	subs	r1, r4, r0
 8008c66:	4628      	mov	r0, r5
 8008c68:	f000 f8ac 	bl	8008dc4 <_sbrk_r>
 8008c6c:	3001      	adds	r0, #1
 8008c6e:	d101      	bne.n	8008c74 <sbrk_aligned+0x38>
 8008c70:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008c74:	4620      	mov	r0, r4
 8008c76:	bd70      	pop	{r4, r5, r6, pc}
 8008c78:	2000285c 	.word	0x2000285c

08008c7c <_malloc_r>:
 8008c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c80:	1ccd      	adds	r5, r1, #3
 8008c82:	f025 0503 	bic.w	r5, r5, #3
 8008c86:	3508      	adds	r5, #8
 8008c88:	2d0c      	cmp	r5, #12
 8008c8a:	bf38      	it	cc
 8008c8c:	250c      	movcc	r5, #12
 8008c8e:	2d00      	cmp	r5, #0
 8008c90:	4607      	mov	r7, r0
 8008c92:	db01      	blt.n	8008c98 <_malloc_r+0x1c>
 8008c94:	42a9      	cmp	r1, r5
 8008c96:	d905      	bls.n	8008ca4 <_malloc_r+0x28>
 8008c98:	230c      	movs	r3, #12
 8008c9a:	603b      	str	r3, [r7, #0]
 8008c9c:	2600      	movs	r6, #0
 8008c9e:	4630      	mov	r0, r6
 8008ca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ca4:	4e2e      	ldr	r6, [pc, #184]	; (8008d60 <_malloc_r+0xe4>)
 8008ca6:	f000 f89d 	bl	8008de4 <__malloc_lock>
 8008caa:	6833      	ldr	r3, [r6, #0]
 8008cac:	461c      	mov	r4, r3
 8008cae:	bb34      	cbnz	r4, 8008cfe <_malloc_r+0x82>
 8008cb0:	4629      	mov	r1, r5
 8008cb2:	4638      	mov	r0, r7
 8008cb4:	f7ff ffc2 	bl	8008c3c <sbrk_aligned>
 8008cb8:	1c43      	adds	r3, r0, #1
 8008cba:	4604      	mov	r4, r0
 8008cbc:	d14d      	bne.n	8008d5a <_malloc_r+0xde>
 8008cbe:	6834      	ldr	r4, [r6, #0]
 8008cc0:	4626      	mov	r6, r4
 8008cc2:	2e00      	cmp	r6, #0
 8008cc4:	d140      	bne.n	8008d48 <_malloc_r+0xcc>
 8008cc6:	6823      	ldr	r3, [r4, #0]
 8008cc8:	4631      	mov	r1, r6
 8008cca:	4638      	mov	r0, r7
 8008ccc:	eb04 0803 	add.w	r8, r4, r3
 8008cd0:	f000 f878 	bl	8008dc4 <_sbrk_r>
 8008cd4:	4580      	cmp	r8, r0
 8008cd6:	d13a      	bne.n	8008d4e <_malloc_r+0xd2>
 8008cd8:	6821      	ldr	r1, [r4, #0]
 8008cda:	3503      	adds	r5, #3
 8008cdc:	1a6d      	subs	r5, r5, r1
 8008cde:	f025 0503 	bic.w	r5, r5, #3
 8008ce2:	3508      	adds	r5, #8
 8008ce4:	2d0c      	cmp	r5, #12
 8008ce6:	bf38      	it	cc
 8008ce8:	250c      	movcc	r5, #12
 8008cea:	4629      	mov	r1, r5
 8008cec:	4638      	mov	r0, r7
 8008cee:	f7ff ffa5 	bl	8008c3c <sbrk_aligned>
 8008cf2:	3001      	adds	r0, #1
 8008cf4:	d02b      	beq.n	8008d4e <_malloc_r+0xd2>
 8008cf6:	6823      	ldr	r3, [r4, #0]
 8008cf8:	442b      	add	r3, r5
 8008cfa:	6023      	str	r3, [r4, #0]
 8008cfc:	e00e      	b.n	8008d1c <_malloc_r+0xa0>
 8008cfe:	6822      	ldr	r2, [r4, #0]
 8008d00:	1b52      	subs	r2, r2, r5
 8008d02:	d41e      	bmi.n	8008d42 <_malloc_r+0xc6>
 8008d04:	2a0b      	cmp	r2, #11
 8008d06:	d916      	bls.n	8008d36 <_malloc_r+0xba>
 8008d08:	1961      	adds	r1, r4, r5
 8008d0a:	42a3      	cmp	r3, r4
 8008d0c:	6025      	str	r5, [r4, #0]
 8008d0e:	bf18      	it	ne
 8008d10:	6059      	strne	r1, [r3, #4]
 8008d12:	6863      	ldr	r3, [r4, #4]
 8008d14:	bf08      	it	eq
 8008d16:	6031      	streq	r1, [r6, #0]
 8008d18:	5162      	str	r2, [r4, r5]
 8008d1a:	604b      	str	r3, [r1, #4]
 8008d1c:	4638      	mov	r0, r7
 8008d1e:	f104 060b 	add.w	r6, r4, #11
 8008d22:	f000 f865 	bl	8008df0 <__malloc_unlock>
 8008d26:	f026 0607 	bic.w	r6, r6, #7
 8008d2a:	1d23      	adds	r3, r4, #4
 8008d2c:	1af2      	subs	r2, r6, r3
 8008d2e:	d0b6      	beq.n	8008c9e <_malloc_r+0x22>
 8008d30:	1b9b      	subs	r3, r3, r6
 8008d32:	50a3      	str	r3, [r4, r2]
 8008d34:	e7b3      	b.n	8008c9e <_malloc_r+0x22>
 8008d36:	6862      	ldr	r2, [r4, #4]
 8008d38:	42a3      	cmp	r3, r4
 8008d3a:	bf0c      	ite	eq
 8008d3c:	6032      	streq	r2, [r6, #0]
 8008d3e:	605a      	strne	r2, [r3, #4]
 8008d40:	e7ec      	b.n	8008d1c <_malloc_r+0xa0>
 8008d42:	4623      	mov	r3, r4
 8008d44:	6864      	ldr	r4, [r4, #4]
 8008d46:	e7b2      	b.n	8008cae <_malloc_r+0x32>
 8008d48:	4634      	mov	r4, r6
 8008d4a:	6876      	ldr	r6, [r6, #4]
 8008d4c:	e7b9      	b.n	8008cc2 <_malloc_r+0x46>
 8008d4e:	230c      	movs	r3, #12
 8008d50:	603b      	str	r3, [r7, #0]
 8008d52:	4638      	mov	r0, r7
 8008d54:	f000 f84c 	bl	8008df0 <__malloc_unlock>
 8008d58:	e7a1      	b.n	8008c9e <_malloc_r+0x22>
 8008d5a:	6025      	str	r5, [r4, #0]
 8008d5c:	e7de      	b.n	8008d1c <_malloc_r+0xa0>
 8008d5e:	bf00      	nop
 8008d60:	20002858 	.word	0x20002858

08008d64 <_realloc_r>:
 8008d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d68:	4680      	mov	r8, r0
 8008d6a:	4614      	mov	r4, r2
 8008d6c:	460e      	mov	r6, r1
 8008d6e:	b921      	cbnz	r1, 8008d7a <_realloc_r+0x16>
 8008d70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d74:	4611      	mov	r1, r2
 8008d76:	f7ff bf81 	b.w	8008c7c <_malloc_r>
 8008d7a:	b92a      	cbnz	r2, 8008d88 <_realloc_r+0x24>
 8008d7c:	f7ff ff12 	bl	8008ba4 <_free_r>
 8008d80:	4625      	mov	r5, r4
 8008d82:	4628      	mov	r0, r5
 8008d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d88:	f000 f838 	bl	8008dfc <_malloc_usable_size_r>
 8008d8c:	4284      	cmp	r4, r0
 8008d8e:	4607      	mov	r7, r0
 8008d90:	d802      	bhi.n	8008d98 <_realloc_r+0x34>
 8008d92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008d96:	d812      	bhi.n	8008dbe <_realloc_r+0x5a>
 8008d98:	4621      	mov	r1, r4
 8008d9a:	4640      	mov	r0, r8
 8008d9c:	f7ff ff6e 	bl	8008c7c <_malloc_r>
 8008da0:	4605      	mov	r5, r0
 8008da2:	2800      	cmp	r0, #0
 8008da4:	d0ed      	beq.n	8008d82 <_realloc_r+0x1e>
 8008da6:	42bc      	cmp	r4, r7
 8008da8:	4622      	mov	r2, r4
 8008daa:	4631      	mov	r1, r6
 8008dac:	bf28      	it	cs
 8008dae:	463a      	movcs	r2, r7
 8008db0:	f7ff fed0 	bl	8008b54 <memcpy>
 8008db4:	4631      	mov	r1, r6
 8008db6:	4640      	mov	r0, r8
 8008db8:	f7ff fef4 	bl	8008ba4 <_free_r>
 8008dbc:	e7e1      	b.n	8008d82 <_realloc_r+0x1e>
 8008dbe:	4635      	mov	r5, r6
 8008dc0:	e7df      	b.n	8008d82 <_realloc_r+0x1e>
	...

08008dc4 <_sbrk_r>:
 8008dc4:	b538      	push	{r3, r4, r5, lr}
 8008dc6:	4d06      	ldr	r5, [pc, #24]	; (8008de0 <_sbrk_r+0x1c>)
 8008dc8:	2300      	movs	r3, #0
 8008dca:	4604      	mov	r4, r0
 8008dcc:	4608      	mov	r0, r1
 8008dce:	602b      	str	r3, [r5, #0]
 8008dd0:	f7f8 fa1e 	bl	8001210 <_sbrk>
 8008dd4:	1c43      	adds	r3, r0, #1
 8008dd6:	d102      	bne.n	8008dde <_sbrk_r+0x1a>
 8008dd8:	682b      	ldr	r3, [r5, #0]
 8008dda:	b103      	cbz	r3, 8008dde <_sbrk_r+0x1a>
 8008ddc:	6023      	str	r3, [r4, #0]
 8008dde:	bd38      	pop	{r3, r4, r5, pc}
 8008de0:	20002860 	.word	0x20002860

08008de4 <__malloc_lock>:
 8008de4:	4801      	ldr	r0, [pc, #4]	; (8008dec <__malloc_lock+0x8>)
 8008de6:	f000 b811 	b.w	8008e0c <__retarget_lock_acquire_recursive>
 8008dea:	bf00      	nop
 8008dec:	20002864 	.word	0x20002864

08008df0 <__malloc_unlock>:
 8008df0:	4801      	ldr	r0, [pc, #4]	; (8008df8 <__malloc_unlock+0x8>)
 8008df2:	f000 b80c 	b.w	8008e0e <__retarget_lock_release_recursive>
 8008df6:	bf00      	nop
 8008df8:	20002864 	.word	0x20002864

08008dfc <_malloc_usable_size_r>:
 8008dfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e00:	1f18      	subs	r0, r3, #4
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	bfbc      	itt	lt
 8008e06:	580b      	ldrlt	r3, [r1, r0]
 8008e08:	18c0      	addlt	r0, r0, r3
 8008e0a:	4770      	bx	lr

08008e0c <__retarget_lock_acquire_recursive>:
 8008e0c:	4770      	bx	lr

08008e0e <__retarget_lock_release_recursive>:
 8008e0e:	4770      	bx	lr

08008e10 <_init>:
 8008e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e12:	bf00      	nop
 8008e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e16:	bc08      	pop	{r3}
 8008e18:	469e      	mov	lr, r3
 8008e1a:	4770      	bx	lr

08008e1c <_fini>:
 8008e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e1e:	bf00      	nop
 8008e20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008e22:	bc08      	pop	{r3}
 8008e24:	469e      	mov	lr, r3
 8008e26:	4770      	bx	lr
