#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Oct  6 14:46:28 2024
# Process ID: 7748
# Current directory: E:/BKU/year_3/SEMESTER 1/project_HDL/codes
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3860 E:\BKU\year_3\SEMESTER 1\project_HDL\codes\project_1.xpr
# Log file: E:/BKU/year_3/SEMESTER 1/project_HDL/codes/vivado.log
# Journal file: E:/BKU/year_3/SEMESTER 1/project_HDL/codes\vivado.jou
# Running On: pc, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16869 MB
#-----------------------------------------------------------
start_gui
open_project {E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1111.434 ; gain = 149.492
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_mem
INFO: [VRFC 10-311] analyzing module Address_Mux
INFO: [VRFC 10-311] analyzing module Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_Mux
Compiling module xil_defaultlib.test_bench_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_bench_mem_behav -key {Behavioral:sim_1:Functional:test_bench_mem} -tclbatch {test_bench_mem.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_bench_mem.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
clk = 0, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  0, data_out = x

clk = 1, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  1, data_out =   0

clk = 0, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  1, data_out =   0

clk = 1, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  2, data_out =   0

clk = 0, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  2, data_out =   0

clk = 1, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  3, data_out =   0

clk = 0, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  3, data_out =   0

clk = 1, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  4, data_out =   0

clk = 0, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  4, data_out =   0

clk = 1, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  5, data_out =   0

clk = 0, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  5, data_out =   0

clk = 1, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  6, data_out =   0

clk = 0, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  6, data_out =   0

clk = 1, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  7, data_out =   0

clk = 0, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  7, data_out =   0

clk = 1, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  8, data_out =   0

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, address_last_instruct =  8, data_out =   0

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, address_last_instruct =  8, data_out =  10

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, address_last_instruct =  8, data_out =  10

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, address_last_instruct =  8, data_out =  16

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, address_last_instruct =  8, data_out =  16

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, address_last_instruct =  8, data_out =   8

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, address_last_instruct =  8, data_out =   8

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, address_last_instruct =  8, data_out =  92

$stop called at time : 12 ns : File "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" Line 52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_bench_mem_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1180.992 ; gain = 34.707
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_bench_mem' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_mem
INFO: [VRFC 10-311] analyzing module Address_Mux
INFO: [VRFC 10-311] analyzing module Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_Mux
Compiling module xil_defaultlib.test_bench_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
clk = 0, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  0, data_out = x

clk = 1, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  1, data_out =   0

clk = 0, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  1, data_out =   0

clk = 1, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  2, data_out =   0

clk = 0, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  2, data_out =   0

clk = 1, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  3, data_out =   0

clk = 0, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  3, data_out =   0

clk = 1, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  4, data_out =   0

clk = 0, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  4, data_out =   0

clk = 1, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  5, data_out =   0

clk = 0, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  5, data_out =   0

clk = 1, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  6, data_out =   0

clk = 0, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  6, data_out =   0

clk = 1, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  7, data_out =   0

clk = 0, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  7, data_out =   0

clk = 1, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, address_last_instruct =  8, data_out =   0

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, address_last_instruct =  8, data_out =   0

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, address_last_instruct =  8, data_out =  10

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, address_last_instruct =  8, data_out =  10

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, address_last_instruct =  8, data_out =  16

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, address_last_instruct =  8, data_out =  16

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, address_last_instruct =  8, data_out =   8

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, address_last_instruct =  8, data_out =   8

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, address_last_instruct =  8, data_out =  92

$stop called at time : 12 ns : File "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" Line 52
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.934 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_mem
ERROR: [VRFC 10-4982] syntax error near '.' [E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v:62]
ERROR: [VRFC 10-8530] module 'test_bench_mem' is ignored due to previous errors [E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v:22]
INFO: [VRFC 10-311] analyzing module Address_Mux
ERROR: [VRFC 10-8530] module 'Address_Mux' is ignored due to previous errors [E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v:65]
INFO: [VRFC 10-311] analyzing module Memory
ERROR: [VRFC 10-8530] module 'Memory' is ignored due to previous errors [E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v:164]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_mem
INFO: [VRFC 10-311] analyzing module Address_Mux
INFO: [VRFC 10-311] analyzing module Memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_Mux
Compiling module xil_defaultlib.test_bench_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
clk = 0, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment = x, data_out = x

clk = 1, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment = x, data_out = x

clk = 0, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment = x, data_out = x

clk = 1, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment = x, data_out = x

clk = 0, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment = x, data_out = x

clk = 1, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment = x, data_out = x

clk = 0, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment = x, data_out = x

clk = 1, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment = x, data_out = x

clk = 0, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment = x, data_out = x

clk = 1, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment = x, data_out = x

clk = 0, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment = x, data_out = x

clk = 1, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment = x, data_out = x

clk = 0, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment = x, data_out = x

clk = 1, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment = x, data_out = x

clk = 0, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment = x, data_out = x

clk = 1, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment = x, data_out = x

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment = x, data_out = x

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment = x, data_out = x

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment = x, data_out = x

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment = x, data_out = x

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment = x, data_out = x

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment = x, data_out = x

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment = x, data_out = x

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment = x, data_out = x

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment = x, data_out = x

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment = x, data_out = x

$stop called at time : 13 ns : File "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.934 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_mem
INFO: [VRFC 10-311] analyzing module Address_Mux
INFO: [VRFC 10-311] analyzing module Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_Mux
Compiling module xil_defaultlib.test_bench_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
clk = 0, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  0, data_out = x

clk = 1, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  0, data_out = x

clk = 0, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out = x

clk = 1, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  1, data_out =   0

$stop called at time : 13 ns : File "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.977 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_mem
INFO: [VRFC 10-311] analyzing module Address_Mux
INFO: [VRFC 10-311] analyzing module Memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_Mux
Compiling module xil_defaultlib.test_bench_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
clk = 0, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  0, data_out = x

clk = 1, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  0, data_out =   0

clk = 0, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  1, data_out =   0

$stop called at time : 13 ns : File "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.977 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_mem
INFO: [VRFC 10-311] analyzing module Address_Mux
INFO: [VRFC 10-311] analyzing module Memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_Mux
Compiling module xil_defaultlib.test_bench_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
clk = 0, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  0, data_out = x

clk = 1, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  0, data_out =   0

clk = 0, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  1, data_out =  42

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  1, data_out =  42

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  1, data_out =  42

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  1, data_out =  42

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  1, data_out =  42

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  1, data_out =  42

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  1, data_out =  42

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  1, data_out =  42

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  1, data_out =  42

$stop called at time : 13 ns : File "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.977 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_mem
INFO: [VRFC 10-311] analyzing module Address_Mux
INFO: [VRFC 10-311] analyzing module Memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_Mux
Compiling module xil_defaultlib.test_bench_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
clk = 0, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  0, data_out = x

clk = 1, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  0, data_out =   0

clk = 0, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  1, data_out =  42

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  1, data_out =  42

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  1, data_out =  42

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  1, data_out =  42

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  1, data_out =  42

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  1, data_out =  42

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  1, data_out =  42

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  1, data_out =  42

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  1, data_out =  42

$stop called at time : 13 ns : File "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.977 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_mem
INFO: [VRFC 10-311] analyzing module Address_Mux
INFO: [VRFC 10-311] analyzing module Memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_Mux
Compiling module xil_defaultlib.test_bench_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
clk = 0, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  0, data_out = x

clk = 1, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  0, data_out =   0

clk = 0, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  1, data_out =  42

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  1, data_out =  42

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  1, data_out =  42

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  1, data_out =  42

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  1, data_out =  42

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  1, data_out =  42

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  1, data_out =  42

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  1, data_out =  42

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  1, data_out =  42

$stop called at time : 13 ns : File "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.977 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_mem
INFO: [VRFC 10-311] analyzing module Address_Mux
INFO: [VRFC 10-311] analyzing module Memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_Mux
Compiling module xil_defaultlib.test_bench_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
clk = 0, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  0, data_out = x

clk = 1, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  0, data_out =   0

clk = 0, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  1, data_out =   0

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  1, data_out =  42

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  1, data_out =  42

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  1, data_out =  42

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  1, data_out =  42

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  1, data_out =  42

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  1, data_out =  42

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  1, data_out =  42

clk = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  1, data_out =  42

clk = 1, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  1, data_out =  42

$stop called at time : 13 ns : File "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.977 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_mem
INFO: [VRFC 10-311] analyzing module Address_Mux
INFO: [VRFC 10-311] analyzing module Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_Mux
Compiling module xil_defaultlib.test_bench_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
clk = 0, reset = 1, full = 0, empty = 0, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  0, data_out = x

clk = 1, reset = 1, full = 0, empty = 0, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  0, data_out =   0

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  1, data_out =   0

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  1, data_out =  42

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  1, data_out =  42

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  1, data_out =  42

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  1, data_out =  42

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  1, data_out =  42

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  1, data_out =  42

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  1, data_out =  42

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  1, data_out =  42

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  1, data_out =  42

$stop called at time : 13 ns : File "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.977 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_mem
INFO: [VRFC 10-311] analyzing module Address_Mux
INFO: [VRFC 10-311] analyzing module Memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_Mux
Compiling module xil_defaultlib.test_bench_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
clk = 0, reset = 1, full = 0, empty = 0, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  0, data_out = x

clk = 1, reset = 1, full = 0, empty = 0, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  0, data_out =   0

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out =   0

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  2, data_out =   0

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  2, data_out =   0

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  3, data_out =   0

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  3, data_out =   0

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  4, data_out =   0

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  4, data_out =   0

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  5, data_out =   0

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  5, data_out =   0

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  6, data_out =   0

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  6, data_out =   0

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  7, data_out =   0

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  7, data_out =   0

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  7, data_out =   0

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  7, data_out =  16

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  7, data_out =  16

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  7, data_out =   8

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  7, data_out =   8

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  7, data_out =  92

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  7, data_out =  92

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  7, data_out =  31

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  7, data_out =  31

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  7, data_out = 251

$stop called at time : 13 ns : File "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" Line 53
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.977 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_bench_mem_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_mem
INFO: [VRFC 10-311] analyzing module Address_Mux
INFO: [VRFC 10-311] analyzing module Memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_bench_mem'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_mem_behav xil_defaultlib.test_bench_mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Address_Mux
Compiling module xil_defaultlib.test_bench_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_mem_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
clk = x, reset = 1, full = 0, empty = 0, instruction_or_data_in = x, instruct_or_data = x, write_or_read = x, address_read_write = x, dynamic_instruct_segment =  0, data_out = x

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out = x

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =  10, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  1, data_out = x

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  2, data_out = x

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =  16, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  2, data_out = x

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  3, data_out = x

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   8, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  3, data_out = x

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  4, data_out = x

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =  92, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  4, data_out = x

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  5, data_out = x

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =  31, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  5, data_out = x

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  6, data_out = x

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in = 251, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  6, data_out = x

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  7, data_out = x

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in = 113, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  7, data_out = x

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  8, data_out = x

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =  42, instruct_or_data = 1, write_or_read = 1, address_read_write = x, dynamic_instruct_segment =  8, data_out = x

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  8, data_out =  10

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   0, dynamic_instruct_segment =  8, data_out =  10

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  8, data_out =  16

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   1, dynamic_instruct_segment =  8, data_out =  16

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  8, data_out =   8

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   2, dynamic_instruct_segment =  8, data_out =   8

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  8, data_out =  92

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   3, dynamic_instruct_segment =  8, data_out =  92

clk = 1, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  8, data_out =  31

clk = 0, reset = 0, full = 0, empty = 0, instruction_or_data_in =   0, instruct_or_data = 1, write_or_read = 0, address_read_write =   4, dynamic_instruct_segment =  8, data_out =  31

$stop called at time : 14 ns : File "E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/Memory.v" Line 54
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.977 ; gain = 0.000
set_property is_enabled true [get_files  {{E:/BKU/year_3/SEMESTER 1/project_HDL/codes/project_1.srcs/sources_1/new/ALU.v}}]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct  6 22:10:44 2024...
