INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/Branch_Detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Detect
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/DHS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DHS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/Instr_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MUX_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_A
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MUX_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_B
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MUX_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_C
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MUX_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_D
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/Program_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/const_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module const_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sources_1/new/MCU_MainUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU_MainUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_Instr_Dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Instr_Dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_program_memo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_program_memo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_muxc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_muxc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/010/a/ax/axk200011/Micro_Design/Micro_Design.srcs/sim_1/new/tb_MCU_Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MCU_Main
