{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 13:43:53 2007 " "Info: Processing started: Wed May 02 13:43:53 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part3 -c part3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[2\] LEDG\[4\] 7.964 ns Longest " "Info: Longest tpd from source pin \"SW\[2\]\" to destination pin \"LEDG\[4\]\" is 7.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 PIN PIN_P25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 3; PIN Node = 'SW\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part3.VHDL/part3.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.218 ns) + CELL(0.419 ns) 3.636 ns fa:bit2\|co~73 2 COMB LCCOMB_X60_Y1_N10 2 " "Info: 2: + IC(2.218 ns) + CELL(0.419 ns) = 3.636 ns; Loc. = LCCOMB_X60_Y1_N10; Fanout = 2; COMB Node = 'fa:bit2\|co~73'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { SW[2] fa:bit2|co~73 } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part3.VHDL/part3.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 4.347 ns fa:bit3\|co~128 3 COMB LCCOMB_X60_Y1_N4 1 " "Info: 3: + IC(0.273 ns) + CELL(0.438 ns) = 4.347 ns; Loc. = LCCOMB_X60_Y1_N4; Fanout = 1; COMB Node = 'fa:bit3\|co~128'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { fa:bit2|co~73 fa:bit3|co~128 } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part3.VHDL/part3.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(2.828 ns) 7.964 ns LEDG\[4\] 4 PIN PIN_U18 0 " "Info: 4: + IC(0.789 ns) + CELL(2.828 ns) = 7.964 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDG\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.617 ns" { fa:bit3|co~128 LEDG[4] } "NODE_NAME" } } { "part3.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part3.VHDL/part3.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.684 ns ( 58.81 % ) " "Info: Total cell delay = 4.684 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.280 ns ( 41.19 % ) " "Info: Total interconnect delay = 3.280 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.964 ns" { SW[2] fa:bit2|co~73 fa:bit3|co~128 LEDG[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.964 ns" { SW[2] SW[2]~combout fa:bit2|co~73 fa:bit3|co~128 LEDG[4] } { 0.000ns 0.000ns 2.218ns 0.273ns 0.789ns } { 0.000ns 0.999ns 0.419ns 0.438ns 2.828ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 13:43:53 2007 " "Info: Processing ended: Wed May 02 13:43:53 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
