/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_xpt_xmemif.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 9/14/09 5:13p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Sep 11 19:42:34 2009
 *                 MD5 Checksum         957f01e03a68c1766fd2e8ad6484f5f9
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7468/rdb/a0/bchp_xpt_xmemif.h $
 * 
 * Hydra_Software_Devel/1   9/14/09 5:13p albertl
 * SW7468-3: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_XPT_XMEMIF_H__
#define BCHP_XPT_XMEMIF_H__

/***************************************************************************
 *XPT_XMEMIF - XPT XMEMIF Control Registers
 ***************************************************************************/
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB  0x00281008 /* SCB Write Client select register for RAVE CDB */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB  0x0028100c /* SCB Write Client select register for RAVE ITB */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG       0x00281010 /* SCB Write Client select register for MESSAGE */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0       0x00281028 /* SCB Read Client select register for Playback0 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1       0x0028102c /* SCB Read Client select register for Playback1 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2       0x00281030 /* SCB Read Client select register for Playback2 */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB      0x00281048 /* SCB Read Client select register for PSUB */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE          0x0028104c /* SCB Write Client Arbiter Mode Control */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE          0x00281050 /* SCB Read Client Arbiter Mode Control */
#define BCHP_XPT_XMEMIF_WR_DEBUG                 0x00281064 /* Debug and Test register for XMEMIF write */
#define BCHP_XPT_XMEMIF_RD_DEBUG                 0x00281068 /* Debug and Test register for XMEMIF read */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG          0x0028106c /* Interrupt Status Register */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN       0x00281070 /* Interrupt Status Enable Register */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS     0x00281074 /* Ready Accept Status On the Wr XMEM interface */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM   0x00281078 /* Ready Accept Status On the RD XMEM interface */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC   0x0028107c /* Ready Accept Status On the RD XMEM interface */
#define BCHP_XPT_XMEMIF_SEC_REGION_LO            0x00281080 /* DRAM Secured Address Range Low */
#define BCHP_XPT_XMEMIF_SEC_REGION_HI            0x00281084 /* DRAM Secured Address Range High */

/***************************************************************************
 *SCB_WR_ARB_SEL_RAVE_CDB - SCB Write Client select register for RAVE CDB
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RAVE_CDB :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_reserved0_MASK     0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_reserved0_SHIFT    2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RAVE_CDB :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_SCB_WR_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_CDB_SCB_WR_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_WR_ARB_SEL_RAVE_ITB - SCB Write Client select register for RAVE ITB
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RAVE_ITB :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_reserved0_MASK     0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_reserved0_SHIFT    2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_RAVE_ITB :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_SCB_WR_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_RAVE_ITB_SCB_WR_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_WR_ARB_SEL_MSG - SCB Write Client select register for MESSAGE
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_SEL_MSG :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_WR_ARB_SEL_MSG :: SCB_WR_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_SCB_WR_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_SEL_MSG_SCB_WR_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_PB0 - SCB Read Client select register for Playback0
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB0 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB0 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB0_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_PB1 - SCB Read Client select register for Playback1
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB1 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB1 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB1_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_PB2 - SCB Read Client select register for Playback2
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB2 :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_reserved0_SHIFT         2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PB2 :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_SCB_RD_CLIENT_SEL_MASK  0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PB2_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_RD_ARB_SEL_PSUB - SCB Read Client select register for PSUB
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PSUB :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_reserved0_MASK         0xfffffffc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_reserved0_SHIFT        2

/* XPT_XMEMIF :: SCB_RD_ARB_SEL_PSUB :: SCB_RD_CLIENT_SEL [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_SCB_RD_CLIENT_SEL_MASK 0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_SEL_PSUB_SCB_RD_CLIENT_SEL_SHIFT 0

/***************************************************************************
 *SCB_WR_ARB_MODE - SCB Write Client Arbiter Mode Control
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved0 [31:18] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved0_MASK             0xfffc0000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved0_SHIFT            18

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_2_ARB_MODE [17:16] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_2_ARB_MODE_MASK     0x00030000
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_2_ARB_MODE_SHIFT    16

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved1 [15:10] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved1_MASK             0x0000fc00
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved1_SHIFT            10

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_1_ARB_MODE [09:08] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_1_ARB_MODE_MASK     0x00000300
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_1_ARB_MODE_SHIFT    8

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: reserved2 [07:02] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved2_MASK             0x000000fc
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_reserved2_SHIFT            2

/* XPT_XMEMIF :: SCB_WR_ARB_MODE :: SCB_WR_0_ARB_MODE [01:00] */
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_0_ARB_MODE_MASK     0x00000003
#define BCHP_XPT_XMEMIF_SCB_WR_ARB_MODE_SCB_WR_0_ARB_MODE_SHIFT    0

/***************************************************************************
 *SCB_RD_ARB_MODE - SCB Read Client Arbiter Mode Control
 ***************************************************************************/
/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved0 [31:18] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved0_MASK             0xfffc0000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved0_SHIFT            18

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_2_ARB_MODE [17:16] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_2_ARB_MODE_MASK     0x00030000
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_2_ARB_MODE_SHIFT    16

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved1 [15:10] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved1_MASK             0x0000fc00
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved1_SHIFT            10

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_1_ARB_MODE [09:08] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_1_ARB_MODE_MASK     0x00000300
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_1_ARB_MODE_SHIFT    8

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: reserved2 [07:02] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved2_MASK             0x000000fc
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_reserved2_SHIFT            2

/* XPT_XMEMIF :: SCB_RD_ARB_MODE :: SCB_RD_0_ARB_MODE [01:00] */
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_0_ARB_MODE_MASK     0x00000003
#define BCHP_XPT_XMEMIF_SCB_RD_ARB_MODE_SCB_RD_0_ARB_MODE_SHIFT    0

/***************************************************************************
 *WR_DEBUG - Debug and Test register for XMEMIF write
 ***************************************************************************/
/* XPT_XMEMIF :: WR_DEBUG :: reserved0 [31:21] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved0_MASK                    0xffe00000
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved0_SHIFT                   21

/* XPT_XMEMIF :: WR_DEBUG :: WR_LCIF_DATA_RDY [20:16] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_DATA_RDY_MASK             0x001f0000
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_DATA_RDY_SHIFT            16

/* XPT_XMEMIF :: WR_DEBUG :: reserved1 [15:05] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved1_MASK                    0x0000ffe0
#define BCHP_XPT_XMEMIF_WR_DEBUG_reserved1_SHIFT                   5

/* XPT_XMEMIF :: WR_DEBUG :: WR_LCIF_ERROR [04:00] */
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_ERROR_MASK                0x0000001f
#define BCHP_XPT_XMEMIF_WR_DEBUG_WR_LCIF_ERROR_SHIFT               0

/***************************************************************************
 *RD_DEBUG - Debug and Test register for XMEMIF read
 ***************************************************************************/
/* XPT_XMEMIF :: RD_DEBUG :: reserved0 [31:30] */
#define BCHP_XPT_XMEMIF_RD_DEBUG_reserved0_MASK                    0xc0000000
#define BCHP_XPT_XMEMIF_RD_DEBUG_reserved0_SHIFT                   30

/* XPT_XMEMIF :: RD_DEBUG :: RD_LCIF_DATA_RDY [29:16] */
#define BCHP_XPT_XMEMIF_RD_DEBUG_RD_LCIF_DATA_RDY_MASK             0x3fff0000
#define BCHP_XPT_XMEMIF_RD_DEBUG_RD_LCIF_DATA_RDY_SHIFT            16

/* XPT_XMEMIF :: RD_DEBUG :: reserved1 [15:14] */
#define BCHP_XPT_XMEMIF_RD_DEBUG_reserved1_MASK                    0x0000c000
#define BCHP_XPT_XMEMIF_RD_DEBUG_reserved1_SHIFT                   14

/* XPT_XMEMIF :: RD_DEBUG :: RD_LCIF_ERROR [13:00] */
#define BCHP_XPT_XMEMIF_RD_DEBUG_RD_LCIF_ERROR_MASK                0x00003fff
#define BCHP_XPT_XMEMIF_RD_DEBUG_RD_LCIF_ERROR_SHIFT               0

/***************************************************************************
 *INTR_STATUS_REG - Interrupt Status Register
 ***************************************************************************/
/* XPT_XMEMIF :: INTR_STATUS_REG :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_reserved0_MASK             0xfffffffc
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_reserved0_SHIFT            2

/* XPT_XMEMIF :: INTR_STATUS_REG :: XMEMIF_WRITE_ERROR [01:01] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_WRITE_ERROR_MASK    0x00000002
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_WRITE_ERROR_SHIFT   1

/* XPT_XMEMIF :: INTR_STATUS_REG :: XMEMIF_READ_ERROR [00:00] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_READ_ERROR_MASK     0x00000001
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_XMEMIF_READ_ERROR_SHIFT    0

/***************************************************************************
 *INTR_STATUS_REG_EN - Interrupt Status Enable Register
 ***************************************************************************/
/* XPT_XMEMIF :: INTR_STATUS_REG_EN :: reserved0 [31:02] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_reserved0_MASK          0xfffffffc
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_reserved0_SHIFT         2

/* XPT_XMEMIF :: INTR_STATUS_REG_EN :: INTR_STATUS_REG_EN [01:00] */
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_MASK 0x00000003
#define BCHP_XPT_XMEMIF_INTR_STATUS_REG_EN_INTR_STATUS_REG_EN_SHIFT 0

/***************************************************************************
 *WR_RDY_ACCEPT_STATUS - Ready Accept Status On the Wr XMEM interface
 ***************************************************************************/
/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: reserved0 [31:20] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved0_MASK        0xfff00000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_reserved0_SHIFT       20

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL0 [19:19] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL0_MASK       0x00080000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL0_SHIFT      19

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL1 [18:18] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL1_MASK       0x00040000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL1_SHIFT      18

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL2 [17:17] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL2_MASK       0x00020000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL2_SHIFT      17

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL3 [16:16] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL3_MASK       0x00010000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL3_SHIFT      16

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_CL4 [15:15] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL4_MASK       0x00008000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_CL4_SHIFT      15

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL0 [14:14] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL0_MASK      0x00004000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL0_SHIFT     14

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL1 [13:13] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL1_MASK      0x00002000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL1_SHIFT     13

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL2 [12:12] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL2_MASK      0x00001000
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL2_SHIFT     12

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL3 [11:11] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL3_MASK      0x00000800
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL3_SHIFT     11

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_CL4 [10:10] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL4_MASK      0x00000400
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_CL4_SHIFT     10

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL0 [09:09] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL0_MASK   0x00000200
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL0_SHIFT  9

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL1 [08:08] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL1_MASK   0x00000100
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL1_SHIFT  8

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL2 [07:07] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL2_MASK   0x00000080
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL2_SHIFT  7

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL3 [06:06] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL3_MASK   0x00000040
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL3_SHIFT  6

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: RDY_WR_ACK_CL4 [05:05] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL4_MASK   0x00000020
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_RDY_WR_ACK_CL4_SHIFT  5

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL0 [04:04] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL0_MASK  0x00000010
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL0_SHIFT 4

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL1 [03:03] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL1_MASK  0x00000008
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL1_SHIFT 3

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL2 [02:02] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL2_MASK  0x00000004
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL2_SHIFT 2

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL3 [01:01] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL3_MASK  0x00000002
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL3_SHIFT 1

/* XPT_XMEMIF :: WR_RDY_ACCEPT_STATUS :: ACPT_WR_ACK_CL4 [00:00] */
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL4_MASK  0x00000001
#define BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS_ACPT_WR_ACK_CL4_SHIFT 0

/***************************************************************************
 *RD_RDY_ACCEPT_LCTOXMEM - Ready Accept Status On the RD XMEM interface
 ***************************************************************************/
/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: reserved0 [31:28] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_reserved0_MASK      0xf0000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_reserved0_SHIFT     28

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL0 [27:27] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL0_MASK     0x08000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL0_SHIFT    27

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL1 [26:26] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL1_MASK     0x04000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL1_SHIFT    26

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL2 [25:25] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL2_MASK     0x02000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL2_SHIFT    25

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL3 [24:24] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL3_MASK     0x01000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL3_SHIFT    24

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL4 [23:23] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL4_MASK     0x00800000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL4_SHIFT    23

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL5 [22:22] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL5_MASK     0x00400000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL5_SHIFT    22

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL6 [21:21] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL6_MASK     0x00200000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL6_SHIFT    21

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL7 [20:20] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL7_MASK     0x00100000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL7_SHIFT    20

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL8 [19:19] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL8_MASK     0x00080000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL8_SHIFT    19

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL9 [18:18] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL9_MASK     0x00040000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL9_SHIFT    18

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL10 [17:17] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL10_MASK    0x00020000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL10_SHIFT   17

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL11 [16:16] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL11_MASK    0x00010000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL11_SHIFT   16

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL12 [15:15] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL12_MASK    0x00008000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL12_SHIFT   15

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: RDY_RD_CL13 [14:14] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL13_MASK    0x00004000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_RDY_RD_CL13_SHIFT   14

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL0 [13:13] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL0_MASK    0x00002000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL0_SHIFT   13

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL1 [12:12] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL1_MASK    0x00001000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL1_SHIFT   12

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL2 [11:11] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL2_MASK    0x00000800
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL2_SHIFT   11

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL3 [10:10] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL3_MASK    0x00000400
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL3_SHIFT   10

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL4 [09:09] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL4_MASK    0x00000200
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL4_SHIFT   9

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL5 [08:08] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL5_MASK    0x00000100
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL5_SHIFT   8

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL6 [07:07] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL6_MASK    0x00000080
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL6_SHIFT   7

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL7 [06:06] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL7_MASK    0x00000040
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL7_SHIFT   6

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL8 [05:05] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL8_MASK    0x00000020
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL8_SHIFT   5

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL9 [04:04] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL9_MASK    0x00000010
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL9_SHIFT   4

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL10 [03:03] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL10_MASK   0x00000008
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL10_SHIFT  3

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL11 [02:02] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL11_MASK   0x00000004
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL11_SHIFT  2

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL12 [01:01] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL12_MASK   0x00000002
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL12_SHIFT  1

/* XPT_XMEMIF :: RD_RDY_ACCEPT_LCTOXMEM :: ACPT_RD_CL13 [00:00] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL13_MASK   0x00000001
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_LCTOXMEM_ACPT_RD_CL13_SHIFT  0

/***************************************************************************
 *RD_RDY_ACCEPT_XMEMTOLC - Ready Accept Status On the RD XMEM interface
 ***************************************************************************/
/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: reserved0 [31:28] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_reserved0_MASK      0xf0000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_reserved0_SHIFT     28

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL0 [27:27] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL0_MASK 0x08000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL0_SHIFT 27

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL1 [26:26] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL1_MASK 0x04000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL1_SHIFT 26

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL2 [25:25] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL2_MASK 0x02000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL2_SHIFT 25

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL3 [24:24] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL3_MASK 0x01000000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL3_SHIFT 24

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL4 [23:23] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL4_MASK 0x00800000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL4_SHIFT 23

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL5 [22:22] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL5_MASK 0x00400000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL5_SHIFT 22

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL6 [21:21] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL6_MASK 0x00200000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL6_SHIFT 21

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL7 [20:20] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL7_MASK 0x00100000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL7_SHIFT 20

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL8 [19:19] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL8_MASK 0x00080000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL8_SHIFT 19

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL9 [18:18] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL9_MASK 0x00040000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL9_SHIFT 18

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL10 [17:17] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL10_MASK 0x00020000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL10_SHIFT 17

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL11 [16:16] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL11_MASK 0x00010000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL11_SHIFT 16

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL12 [15:15] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL12_MASK 0x00008000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL12_SHIFT 15

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: RDY_RD_ACK_CL13 [14:14] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL13_MASK 0x00004000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_RDY_RD_ACK_CL13_SHIFT 14

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL0 [13:13] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL0_MASK 0x00002000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL0_SHIFT 13

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL1 [12:12] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL1_MASK 0x00001000
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL1_SHIFT 12

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL2 [11:11] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL2_MASK 0x00000800
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL2_SHIFT 11

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL3 [10:10] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL3_MASK 0x00000400
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL3_SHIFT 10

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL4 [09:09] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL4_MASK 0x00000200
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL4_SHIFT 9

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL5 [08:08] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL5_MASK 0x00000100
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL5_SHIFT 8

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL6 [07:07] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL6_MASK 0x00000080
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL6_SHIFT 7

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL7 [06:06] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL7_MASK 0x00000040
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL7_SHIFT 6

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL8 [05:05] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL8_MASK 0x00000020
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL8_SHIFT 5

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL9 [04:04] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL9_MASK 0x00000010
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL9_SHIFT 4

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL10 [03:03] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL10_MASK 0x00000008
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL10_SHIFT 3

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL11 [02:02] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL11_MASK 0x00000004
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL11_SHIFT 2

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL12 [01:01] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL12_MASK 0x00000002
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL12_SHIFT 1

/* XPT_XMEMIF :: RD_RDY_ACCEPT_XMEMTOLC :: ACPT_RD_ACK_CL13 [00:00] */
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL13_MASK 0x00000001
#define BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_XMEMTOLC_ACPT_RD_ACK_CL13_SHIFT 0

/***************************************************************************
 *SEC_REGION_LO - DRAM Secured Address Range Low
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION_LO :: SEC_REGION_LO [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION_LO_SEC_REGION_LO_MASK           0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION_LO_SEC_REGION_LO_SHIFT          8

/* XPT_XMEMIF :: SEC_REGION_LO :: reserved0 [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION_LO_reserved0_MASK               0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION_LO_reserved0_SHIFT              0

/***************************************************************************
 *SEC_REGION_HI - DRAM Secured Address Range High
 ***************************************************************************/
/* XPT_XMEMIF :: SEC_REGION_HI :: SEC_REGION_HI [31:08] */
#define BCHP_XPT_XMEMIF_SEC_REGION_HI_SEC_REGION_HI_MASK           0xffffff00
#define BCHP_XPT_XMEMIF_SEC_REGION_HI_SEC_REGION_HI_SHIFT          8

/* XPT_XMEMIF :: SEC_REGION_HI :: reserved0 [07:00] */
#define BCHP_XPT_XMEMIF_SEC_REGION_HI_reserved0_MASK               0x000000ff
#define BCHP_XPT_XMEMIF_SEC_REGION_HI_reserved0_SHIFT              0

#endif /* #ifndef BCHP_XPT_XMEMIF_H__ */

/* End of File */
