-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Fri Nov 17 12:37:16 2023
-- Host        : GramForGram running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/anhha/Desktop/UG3_HeadWornUnitV2_FPGA/rhd/rhd.gen/sources_1/bd/rhd_axi_tb/ip/rhd_axi_tb_rhd_axi_0_0/rhd_axi_tb_rhd_axi_0_0_sim_netlist.vhdl
-- Design      : rhd_axi_tb_rhd_axi_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LVI-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_A1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge is
  signal \result_A1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_5_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_6_n_0\ : STD_LOGIC;
  signal \result_A1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_A1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[0]_i_2_n_0\,
      I1 => \result_A1_reg[15]\(3),
      I2 => \result_A1[0]_i_3_n_0\,
      I3 => \result_A1_reg[15]\(2),
      I4 => \result_A1[1]_i_3_n_0\,
      O => D(0)
    );
\result_A1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[15]\(1),
      I1 => \result_A1_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_A1_reg[15]\(0),
      I4 => Q(68),
      O => \result_A1[0]_i_2_n_0\
    );
\result_A1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(64),
      O => \result_A1[0]_i_3_n_0\
    );
\result_A1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[10]_i_2_n_0\,
      I1 => \result_A1_reg[15]\(3),
      I2 => \result_A1[10]_i_3_n_0\,
      I3 => \result_A1_reg[15]\(2),
      I4 => \result_A1[11]_i_3_n_0\,
      O => D(10)
    );
\result_A1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[15]\(1),
      I1 => \result_A1_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_A1_reg[15]\(0),
      I4 => Q(28),
      O => \result_A1[10]_i_2_n_0\
    );
\result_A1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(24),
      O => \result_A1[10]_i_3_n_0\
    );
\result_A1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[11]_i_2_n_0\,
      I1 => \result_A1_reg[15]\(3),
      I2 => \result_A1[11]_i_3_n_0\,
      I3 => \result_A1_reg[15]\(2),
      I4 => \result_A1[12]_i_3_n_0\,
      O => D(11)
    );
\result_A1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[15]\(1),
      I1 => \result_A1_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_A1_reg[15]\(0),
      I4 => Q(24),
      O => \result_A1[11]_i_2_n_0\
    );
\result_A1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(20),
      O => \result_A1[11]_i_3_n_0\
    );
\result_A1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[12]_i_2_n_0\,
      I1 => \result_A1_reg[15]\(3),
      I2 => \result_A1[12]_i_3_n_0\,
      I3 => \result_A1_reg[15]\(2),
      I4 => \result_A1[13]_i_3_n_0\,
      O => D(12)
    );
\result_A1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[15]\(1),
      I1 => \result_A1_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_A1_reg[15]\(0),
      I4 => Q(20),
      O => \result_A1[12]_i_2_n_0\
    );
\result_A1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(16),
      O => \result_A1[12]_i_3_n_0\
    );
\result_A1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[13]_i_2_n_0\,
      I1 => \result_A1_reg[15]\(3),
      I2 => \result_A1[13]_i_3_n_0\,
      I3 => \result_A1_reg[15]\(2),
      I4 => \result_A1[14]_i_3_n_0\,
      O => D(13)
    );
\result_A1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[15]\(1),
      I1 => \result_A1_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_A1_reg[15]\(0),
      I4 => Q(16),
      O => \result_A1[13]_i_2_n_0\
    );
\result_A1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(12),
      O => \result_A1[13]_i_3_n_0\
    );
\result_A1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[14]_i_2_n_0\,
      I1 => \result_A1_reg[15]\(3),
      I2 => \result_A1[14]_i_3_n_0\,
      I3 => \result_A1_reg[15]\(2),
      I4 => \result_A1[15]_i_5_n_0\,
      O => D(14)
    );
\result_A1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[15]\(1),
      I1 => \result_A1_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_A1_reg[15]\(0),
      I4 => Q(12),
      O => \result_A1[14]_i_2_n_0\
    );
\result_A1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(8),
      O => \result_A1[14]_i_3_n_0\
    );
\result_A1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[15]_i_4_n_0\,
      I1 => \result_A1_reg[15]\(3),
      I2 => \result_A1[15]_i_5_n_0\,
      I3 => \result_A1_reg[15]\(2),
      I4 => \result_A1[15]_i_6_n_0\,
      O => D(15)
    );
\result_A1[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[15]\(1),
      I1 => \result_A1_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_A1_reg[15]\(0),
      I4 => Q(8),
      O => \result_A1[15]_i_4_n_0\
    );
\result_A1[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(4),
      O => \result_A1[15]_i_5_n_0\
    );
\result_A1[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(0),
      O => \result_A1[15]_i_6_n_0\
    );
\result_A1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[1]_i_2_n_0\,
      I1 => \result_A1_reg[15]\(3),
      I2 => \result_A1[1]_i_3_n_0\,
      I3 => \result_A1_reg[15]\(2),
      I4 => \result_A1[2]_i_3_n_0\,
      O => D(1)
    );
\result_A1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[15]\(1),
      I1 => \result_A1_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_A1_reg[15]\(0),
      I4 => Q(64),
      O => \result_A1[1]_i_2_n_0\
    );
\result_A1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(60),
      O => \result_A1[1]_i_3_n_0\
    );
\result_A1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[2]_i_2_n_0\,
      I1 => \result_A1_reg[15]\(3),
      I2 => \result_A1[2]_i_3_n_0\,
      I3 => \result_A1_reg[15]\(2),
      I4 => \result_A1[3]_i_3_n_0\,
      O => D(2)
    );
\result_A1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[15]\(1),
      I1 => \result_A1_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_A1_reg[15]\(0),
      I4 => Q(60),
      O => \result_A1[2]_i_2_n_0\
    );
\result_A1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(56),
      O => \result_A1[2]_i_3_n_0\
    );
\result_A1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[3]_i_2_n_0\,
      I1 => \result_A1_reg[15]\(3),
      I2 => \result_A1[3]_i_3_n_0\,
      I3 => \result_A1_reg[15]\(2),
      I4 => \result_A1[4]_i_3_n_0\,
      O => D(3)
    );
\result_A1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[15]\(1),
      I1 => \result_A1_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_A1_reg[15]\(0),
      I4 => Q(56),
      O => \result_A1[3]_i_2_n_0\
    );
\result_A1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(52),
      O => \result_A1[3]_i_3_n_0\
    );
\result_A1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[4]_i_2_n_0\,
      I1 => \result_A1_reg[15]\(3),
      I2 => \result_A1[4]_i_3_n_0\,
      I3 => \result_A1_reg[15]\(2),
      I4 => \result_A1[5]_i_3_n_0\,
      O => D(4)
    );
\result_A1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[15]\(1),
      I1 => \result_A1_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_A1_reg[15]\(0),
      I4 => Q(52),
      O => \result_A1[4]_i_2_n_0\
    );
\result_A1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(48),
      O => \result_A1[4]_i_3_n_0\
    );
\result_A1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[5]_i_2_n_0\,
      I1 => \result_A1_reg[15]\(3),
      I2 => \result_A1[5]_i_3_n_0\,
      I3 => \result_A1_reg[15]\(2),
      I4 => \result_A1[6]_i_3_n_0\,
      O => D(5)
    );
\result_A1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[15]\(1),
      I1 => \result_A1_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_A1_reg[15]\(0),
      I4 => Q(48),
      O => \result_A1[5]_i_2_n_0\
    );
\result_A1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(44),
      O => \result_A1[5]_i_3_n_0\
    );
\result_A1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[6]_i_2_n_0\,
      I1 => \result_A1_reg[15]\(3),
      I2 => \result_A1[6]_i_3_n_0\,
      I3 => \result_A1_reg[15]\(2),
      I4 => \result_A1[7]_i_3_n_0\,
      O => D(6)
    );
\result_A1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[15]\(1),
      I1 => \result_A1_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_A1_reg[15]\(0),
      I4 => Q(44),
      O => \result_A1[6]_i_2_n_0\
    );
\result_A1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(40),
      O => \result_A1[6]_i_3_n_0\
    );
\result_A1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[7]_i_2_n_0\,
      I1 => \result_A1_reg[15]\(3),
      I2 => \result_A1[7]_i_3_n_0\,
      I3 => \result_A1_reg[15]\(2),
      I4 => \result_A1[8]_i_3_n_0\,
      O => D(7)
    );
\result_A1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[15]\(1),
      I1 => \result_A1_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_A1_reg[15]\(0),
      I4 => Q(40),
      O => \result_A1[7]_i_2_n_0\
    );
\result_A1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(36),
      O => \result_A1[7]_i_3_n_0\
    );
\result_A1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[8]_i_2_n_0\,
      I1 => \result_A1_reg[15]\(3),
      I2 => \result_A1[8]_i_3_n_0\,
      I3 => \result_A1_reg[15]\(2),
      I4 => \result_A1[9]_i_3_n_0\,
      O => D(8)
    );
\result_A1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[15]\(1),
      I1 => \result_A1_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_A1_reg[15]\(0),
      I4 => Q(36),
      O => \result_A1[8]_i_2_n_0\
    );
\result_A1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(32),
      O => \result_A1[8]_i_3_n_0\
    );
\result_A1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A1[9]_i_2_n_0\,
      I1 => \result_A1_reg[15]\(3),
      I2 => \result_A1[9]_i_3_n_0\,
      I3 => \result_A1_reg[15]\(2),
      I4 => \result_A1[10]_i_3_n_0\,
      O => D(9)
    );
\result_A1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A1_reg[15]\(1),
      I1 => \result_A1_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_A1_reg[15]\(0),
      I4 => Q(32),
      O => \result_A1[9]_i_2_n_0\
    );
\result_A1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_A1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_A1_reg[15]\(0),
      I5 => Q(28),
      O => \result_A1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_E2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_0 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_0;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_0 is
  signal \result_E2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_E2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_E2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[0]_i_2_n_0\,
      I1 => \result_E2_reg[15]\(3),
      I2 => \result_E2[0]_i_3_n_0\,
      I3 => \result_E2_reg[15]\(2),
      I4 => \result_E2[1]_i_3_n_0\,
      O => D(0)
    );
\result_E2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\(1),
      I1 => \result_E2_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_E2_reg[15]\(0),
      I4 => Q(68),
      O => \result_E2[0]_i_2_n_0\
    );
\result_E2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(64),
      O => \result_E2[0]_i_3_n_0\
    );
\result_E2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[10]_i_2_n_0\,
      I1 => \result_E2_reg[15]\(3),
      I2 => \result_E2[10]_i_3_n_0\,
      I3 => \result_E2_reg[15]\(2),
      I4 => \result_E2[11]_i_3_n_0\,
      O => D(10)
    );
\result_E2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\(1),
      I1 => \result_E2_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_E2_reg[15]\(0),
      I4 => Q(28),
      O => \result_E2[10]_i_2_n_0\
    );
\result_E2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(24),
      O => \result_E2[10]_i_3_n_0\
    );
\result_E2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[11]_i_2_n_0\,
      I1 => \result_E2_reg[15]\(3),
      I2 => \result_E2[11]_i_3_n_0\,
      I3 => \result_E2_reg[15]\(2),
      I4 => \result_E2[12]_i_3_n_0\,
      O => D(11)
    );
\result_E2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\(1),
      I1 => \result_E2_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_E2_reg[15]\(0),
      I4 => Q(24),
      O => \result_E2[11]_i_2_n_0\
    );
\result_E2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(20),
      O => \result_E2[11]_i_3_n_0\
    );
\result_E2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[12]_i_2_n_0\,
      I1 => \result_E2_reg[15]\(3),
      I2 => \result_E2[12]_i_3_n_0\,
      I3 => \result_E2_reg[15]\(2),
      I4 => \result_E2[13]_i_3_n_0\,
      O => D(12)
    );
\result_E2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\(1),
      I1 => \result_E2_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_E2_reg[15]\(0),
      I4 => Q(20),
      O => \result_E2[12]_i_2_n_0\
    );
\result_E2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(16),
      O => \result_E2[12]_i_3_n_0\
    );
\result_E2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[13]_i_2_n_0\,
      I1 => \result_E2_reg[15]\(3),
      I2 => \result_E2[13]_i_3_n_0\,
      I3 => \result_E2_reg[15]\(2),
      I4 => \result_E2[14]_i_3_n_0\,
      O => D(13)
    );
\result_E2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\(1),
      I1 => \result_E2_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_E2_reg[15]\(0),
      I4 => Q(16),
      O => \result_E2[13]_i_2_n_0\
    );
\result_E2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(12),
      O => \result_E2[13]_i_3_n_0\
    );
\result_E2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[14]_i_2_n_0\,
      I1 => \result_E2_reg[15]\(3),
      I2 => \result_E2[14]_i_3_n_0\,
      I3 => \result_E2_reg[15]\(2),
      I4 => \result_E2[15]_i_3_n_0\,
      O => D(14)
    );
\result_E2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\(1),
      I1 => \result_E2_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_E2_reg[15]\(0),
      I4 => Q(12),
      O => \result_E2[14]_i_2_n_0\
    );
\result_E2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(8),
      O => \result_E2[14]_i_3_n_0\
    );
\result_E2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[15]_i_2_n_0\,
      I1 => \result_E2_reg[15]\(3),
      I2 => \result_E2[15]_i_3_n_0\,
      I3 => \result_E2_reg[15]\(2),
      I4 => \result_E2[15]_i_4_n_0\,
      O => D(15)
    );
\result_E2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\(1),
      I1 => \result_E2_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_E2_reg[15]\(0),
      I4 => Q(8),
      O => \result_E2[15]_i_2_n_0\
    );
\result_E2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(4),
      O => \result_E2[15]_i_3_n_0\
    );
\result_E2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(0),
      O => \result_E2[15]_i_4_n_0\
    );
\result_E2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[1]_i_2_n_0\,
      I1 => \result_E2_reg[15]\(3),
      I2 => \result_E2[1]_i_3_n_0\,
      I3 => \result_E2_reg[15]\(2),
      I4 => \result_E2[2]_i_3_n_0\,
      O => D(1)
    );
\result_E2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\(1),
      I1 => \result_E2_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_E2_reg[15]\(0),
      I4 => Q(64),
      O => \result_E2[1]_i_2_n_0\
    );
\result_E2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(60),
      O => \result_E2[1]_i_3_n_0\
    );
\result_E2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[2]_i_2_n_0\,
      I1 => \result_E2_reg[15]\(3),
      I2 => \result_E2[2]_i_3_n_0\,
      I3 => \result_E2_reg[15]\(2),
      I4 => \result_E2[3]_i_3_n_0\,
      O => D(2)
    );
\result_E2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\(1),
      I1 => \result_E2_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_E2_reg[15]\(0),
      I4 => Q(60),
      O => \result_E2[2]_i_2_n_0\
    );
\result_E2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(56),
      O => \result_E2[2]_i_3_n_0\
    );
\result_E2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[3]_i_2_n_0\,
      I1 => \result_E2_reg[15]\(3),
      I2 => \result_E2[3]_i_3_n_0\,
      I3 => \result_E2_reg[15]\(2),
      I4 => \result_E2[4]_i_3_n_0\,
      O => D(3)
    );
\result_E2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\(1),
      I1 => \result_E2_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_E2_reg[15]\(0),
      I4 => Q(56),
      O => \result_E2[3]_i_2_n_0\
    );
\result_E2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(52),
      O => \result_E2[3]_i_3_n_0\
    );
\result_E2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[4]_i_2_n_0\,
      I1 => \result_E2_reg[15]\(3),
      I2 => \result_E2[4]_i_3_n_0\,
      I3 => \result_E2_reg[15]\(2),
      I4 => \result_E2[5]_i_3_n_0\,
      O => D(4)
    );
\result_E2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\(1),
      I1 => \result_E2_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_E2_reg[15]\(0),
      I4 => Q(52),
      O => \result_E2[4]_i_2_n_0\
    );
\result_E2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(48),
      O => \result_E2[4]_i_3_n_0\
    );
\result_E2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[5]_i_2_n_0\,
      I1 => \result_E2_reg[15]\(3),
      I2 => \result_E2[5]_i_3_n_0\,
      I3 => \result_E2_reg[15]\(2),
      I4 => \result_E2[6]_i_3_n_0\,
      O => D(5)
    );
\result_E2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\(1),
      I1 => \result_E2_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_E2_reg[15]\(0),
      I4 => Q(48),
      O => \result_E2[5]_i_2_n_0\
    );
\result_E2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(44),
      O => \result_E2[5]_i_3_n_0\
    );
\result_E2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[6]_i_2_n_0\,
      I1 => \result_E2_reg[15]\(3),
      I2 => \result_E2[6]_i_3_n_0\,
      I3 => \result_E2_reg[15]\(2),
      I4 => \result_E2[7]_i_3_n_0\,
      O => D(6)
    );
\result_E2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\(1),
      I1 => \result_E2_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_E2_reg[15]\(0),
      I4 => Q(44),
      O => \result_E2[6]_i_2_n_0\
    );
\result_E2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(40),
      O => \result_E2[6]_i_3_n_0\
    );
\result_E2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[7]_i_2_n_0\,
      I1 => \result_E2_reg[15]\(3),
      I2 => \result_E2[7]_i_3_n_0\,
      I3 => \result_E2_reg[15]\(2),
      I4 => \result_E2[8]_i_3_n_0\,
      O => D(7)
    );
\result_E2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\(1),
      I1 => \result_E2_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_E2_reg[15]\(0),
      I4 => Q(40),
      O => \result_E2[7]_i_2_n_0\
    );
\result_E2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(36),
      O => \result_E2[7]_i_3_n_0\
    );
\result_E2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[8]_i_2_n_0\,
      I1 => \result_E2_reg[15]\(3),
      I2 => \result_E2[8]_i_3_n_0\,
      I3 => \result_E2_reg[15]\(2),
      I4 => \result_E2[9]_i_3_n_0\,
      O => D(8)
    );
\result_E2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\(1),
      I1 => \result_E2_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_E2_reg[15]\(0),
      I4 => Q(36),
      O => \result_E2[8]_i_2_n_0\
    );
\result_E2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(32),
      O => \result_E2[8]_i_3_n_0\
    );
\result_E2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E2[9]_i_2_n_0\,
      I1 => \result_E2_reg[15]\(3),
      I2 => \result_E2[9]_i_3_n_0\,
      I3 => \result_E2_reg[15]\(2),
      I4 => \result_E2[10]_i_3_n_0\,
      O => D(9)
    );
\result_E2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E2_reg[15]\(1),
      I1 => \result_E2_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_E2_reg[15]\(0),
      I4 => Q(32),
      O => \result_E2[9]_i_2_n_0\
    );
\result_E2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_E2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_E2_reg[15]\(0),
      I5 => Q(28),
      O => \result_E2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_F1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_1 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_1;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_1 is
  signal \result_F1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_F1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_F1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[0]_i_2_n_0\,
      I1 => \result_F1_reg[15]\(3),
      I2 => \result_F1[0]_i_3_n_0\,
      I3 => \result_F1_reg[15]\(2),
      I4 => \result_F1[1]_i_3_n_0\,
      O => D(0)
    );
\result_F1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[15]\(1),
      I1 => \result_F1_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_F1_reg[15]\(0),
      I4 => Q(68),
      O => \result_F1[0]_i_2_n_0\
    );
\result_F1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(64),
      O => \result_F1[0]_i_3_n_0\
    );
\result_F1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[10]_i_2_n_0\,
      I1 => \result_F1_reg[15]\(3),
      I2 => \result_F1[10]_i_3_n_0\,
      I3 => \result_F1_reg[15]\(2),
      I4 => \result_F1[11]_i_3_n_0\,
      O => D(10)
    );
\result_F1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[15]\(1),
      I1 => \result_F1_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_F1_reg[15]\(0),
      I4 => Q(28),
      O => \result_F1[10]_i_2_n_0\
    );
\result_F1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(24),
      O => \result_F1[10]_i_3_n_0\
    );
\result_F1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[11]_i_2_n_0\,
      I1 => \result_F1_reg[15]\(3),
      I2 => \result_F1[11]_i_3_n_0\,
      I3 => \result_F1_reg[15]\(2),
      I4 => \result_F1[12]_i_3_n_0\,
      O => D(11)
    );
\result_F1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[15]\(1),
      I1 => \result_F1_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_F1_reg[15]\(0),
      I4 => Q(24),
      O => \result_F1[11]_i_2_n_0\
    );
\result_F1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(20),
      O => \result_F1[11]_i_3_n_0\
    );
\result_F1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[12]_i_2_n_0\,
      I1 => \result_F1_reg[15]\(3),
      I2 => \result_F1[12]_i_3_n_0\,
      I3 => \result_F1_reg[15]\(2),
      I4 => \result_F1[13]_i_3_n_0\,
      O => D(12)
    );
\result_F1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[15]\(1),
      I1 => \result_F1_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_F1_reg[15]\(0),
      I4 => Q(20),
      O => \result_F1[12]_i_2_n_0\
    );
\result_F1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(16),
      O => \result_F1[12]_i_3_n_0\
    );
\result_F1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[13]_i_2_n_0\,
      I1 => \result_F1_reg[15]\(3),
      I2 => \result_F1[13]_i_3_n_0\,
      I3 => \result_F1_reg[15]\(2),
      I4 => \result_F1[14]_i_3_n_0\,
      O => D(13)
    );
\result_F1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[15]\(1),
      I1 => \result_F1_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_F1_reg[15]\(0),
      I4 => Q(16),
      O => \result_F1[13]_i_2_n_0\
    );
\result_F1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(12),
      O => \result_F1[13]_i_3_n_0\
    );
\result_F1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[14]_i_2_n_0\,
      I1 => \result_F1_reg[15]\(3),
      I2 => \result_F1[14]_i_3_n_0\,
      I3 => \result_F1_reg[15]\(2),
      I4 => \result_F1[15]_i_3_n_0\,
      O => D(14)
    );
\result_F1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[15]\(1),
      I1 => \result_F1_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_F1_reg[15]\(0),
      I4 => Q(12),
      O => \result_F1[14]_i_2_n_0\
    );
\result_F1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(8),
      O => \result_F1[14]_i_3_n_0\
    );
\result_F1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[15]_i_2_n_0\,
      I1 => \result_F1_reg[15]\(3),
      I2 => \result_F1[15]_i_3_n_0\,
      I3 => \result_F1_reg[15]\(2),
      I4 => \result_F1[15]_i_4_n_0\,
      O => D(15)
    );
\result_F1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[15]\(1),
      I1 => \result_F1_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_F1_reg[15]\(0),
      I4 => Q(8),
      O => \result_F1[15]_i_2_n_0\
    );
\result_F1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(4),
      O => \result_F1[15]_i_3_n_0\
    );
\result_F1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(0),
      O => \result_F1[15]_i_4_n_0\
    );
\result_F1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[1]_i_2_n_0\,
      I1 => \result_F1_reg[15]\(3),
      I2 => \result_F1[1]_i_3_n_0\,
      I3 => \result_F1_reg[15]\(2),
      I4 => \result_F1[2]_i_3_n_0\,
      O => D(1)
    );
\result_F1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[15]\(1),
      I1 => \result_F1_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_F1_reg[15]\(0),
      I4 => Q(64),
      O => \result_F1[1]_i_2_n_0\
    );
\result_F1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(60),
      O => \result_F1[1]_i_3_n_0\
    );
\result_F1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[2]_i_2_n_0\,
      I1 => \result_F1_reg[15]\(3),
      I2 => \result_F1[2]_i_3_n_0\,
      I3 => \result_F1_reg[15]\(2),
      I4 => \result_F1[3]_i_3_n_0\,
      O => D(2)
    );
\result_F1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[15]\(1),
      I1 => \result_F1_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_F1_reg[15]\(0),
      I4 => Q(60),
      O => \result_F1[2]_i_2_n_0\
    );
\result_F1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(56),
      O => \result_F1[2]_i_3_n_0\
    );
\result_F1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[3]_i_2_n_0\,
      I1 => \result_F1_reg[15]\(3),
      I2 => \result_F1[3]_i_3_n_0\,
      I3 => \result_F1_reg[15]\(2),
      I4 => \result_F1[4]_i_3_n_0\,
      O => D(3)
    );
\result_F1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[15]\(1),
      I1 => \result_F1_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_F1_reg[15]\(0),
      I4 => Q(56),
      O => \result_F1[3]_i_2_n_0\
    );
\result_F1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(52),
      O => \result_F1[3]_i_3_n_0\
    );
\result_F1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[4]_i_2_n_0\,
      I1 => \result_F1_reg[15]\(3),
      I2 => \result_F1[4]_i_3_n_0\,
      I3 => \result_F1_reg[15]\(2),
      I4 => \result_F1[5]_i_3_n_0\,
      O => D(4)
    );
\result_F1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[15]\(1),
      I1 => \result_F1_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_F1_reg[15]\(0),
      I4 => Q(52),
      O => \result_F1[4]_i_2_n_0\
    );
\result_F1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(48),
      O => \result_F1[4]_i_3_n_0\
    );
\result_F1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[5]_i_2_n_0\,
      I1 => \result_F1_reg[15]\(3),
      I2 => \result_F1[5]_i_3_n_0\,
      I3 => \result_F1_reg[15]\(2),
      I4 => \result_F1[6]_i_3_n_0\,
      O => D(5)
    );
\result_F1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[15]\(1),
      I1 => \result_F1_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_F1_reg[15]\(0),
      I4 => Q(48),
      O => \result_F1[5]_i_2_n_0\
    );
\result_F1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(44),
      O => \result_F1[5]_i_3_n_0\
    );
\result_F1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[6]_i_2_n_0\,
      I1 => \result_F1_reg[15]\(3),
      I2 => \result_F1[6]_i_3_n_0\,
      I3 => \result_F1_reg[15]\(2),
      I4 => \result_F1[7]_i_3_n_0\,
      O => D(6)
    );
\result_F1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[15]\(1),
      I1 => \result_F1_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_F1_reg[15]\(0),
      I4 => Q(44),
      O => \result_F1[6]_i_2_n_0\
    );
\result_F1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(40),
      O => \result_F1[6]_i_3_n_0\
    );
\result_F1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[7]_i_2_n_0\,
      I1 => \result_F1_reg[15]\(3),
      I2 => \result_F1[7]_i_3_n_0\,
      I3 => \result_F1_reg[15]\(2),
      I4 => \result_F1[8]_i_3_n_0\,
      O => D(7)
    );
\result_F1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[15]\(1),
      I1 => \result_F1_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_F1_reg[15]\(0),
      I4 => Q(40),
      O => \result_F1[7]_i_2_n_0\
    );
\result_F1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(36),
      O => \result_F1[7]_i_3_n_0\
    );
\result_F1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[8]_i_2_n_0\,
      I1 => \result_F1_reg[15]\(3),
      I2 => \result_F1[8]_i_3_n_0\,
      I3 => \result_F1_reg[15]\(2),
      I4 => \result_F1[9]_i_3_n_0\,
      O => D(8)
    );
\result_F1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[15]\(1),
      I1 => \result_F1_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_F1_reg[15]\(0),
      I4 => Q(36),
      O => \result_F1[8]_i_2_n_0\
    );
\result_F1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(32),
      O => \result_F1[8]_i_3_n_0\
    );
\result_F1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F1[9]_i_2_n_0\,
      I1 => \result_F1_reg[15]\(3),
      I2 => \result_F1[9]_i_3_n_0\,
      I3 => \result_F1_reg[15]\(2),
      I4 => \result_F1[10]_i_3_n_0\,
      O => D(9)
    );
\result_F1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F1_reg[15]\(1),
      I1 => \result_F1_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_F1_reg[15]\(0),
      I4 => Q(32),
      O => \result_F1[9]_i_2_n_0\
    );
\result_F1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_F1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_F1_reg[15]\(0),
      I5 => Q(28),
      O => \result_F1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_C1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_C1_reg[0]\ : in STD_LOGIC;
    \result_C1_reg[0]_0\ : in STD_LOGIC;
    \result_C1_reg[0]_1\ : in STD_LOGIC;
    \result_C1_reg[0]_2\ : in STD_LOGIC;
    \result_C1_reg[0]_3\ : in STD_LOGIC;
    \result_C1_reg[0]_4\ : in STD_LOGIC;
    \result_C1_reg[1]\ : in STD_LOGIC;
    \result_C1_reg[1]_0\ : in STD_LOGIC;
    \result_C1_reg[1]_1\ : in STD_LOGIC;
    \result_C1_reg[1]_2\ : in STD_LOGIC;
    \result_C1_reg[2]\ : in STD_LOGIC;
    \result_C1_reg[2]_0\ : in STD_LOGIC;
    \result_C1_reg[2]_1\ : in STD_LOGIC;
    \result_C1_reg[2]_2\ : in STD_LOGIC;
    \result_C1_reg[3]\ : in STD_LOGIC;
    \result_C1_reg[3]_0\ : in STD_LOGIC;
    \result_C1_reg[3]_1\ : in STD_LOGIC;
    \result_C1_reg[3]_2\ : in STD_LOGIC;
    \result_C1_reg[4]\ : in STD_LOGIC;
    \result_C1_reg[4]_0\ : in STD_LOGIC;
    \result_C1_reg[4]_1\ : in STD_LOGIC;
    \result_C1_reg[4]_2\ : in STD_LOGIC;
    \result_C1_reg[5]\ : in STD_LOGIC;
    \result_C1_reg[5]_0\ : in STD_LOGIC;
    \result_C1_reg[5]_1\ : in STD_LOGIC;
    \result_C1_reg[5]_2\ : in STD_LOGIC;
    \result_C1_reg[6]\ : in STD_LOGIC;
    \result_C1_reg[6]_0\ : in STD_LOGIC;
    \result_C1_reg[6]_1\ : in STD_LOGIC;
    \result_C1_reg[6]_2\ : in STD_LOGIC;
    \result_C1_reg[7]\ : in STD_LOGIC;
    \result_C1_reg[7]_0\ : in STD_LOGIC;
    \result_C1_reg[7]_1\ : in STD_LOGIC;
    \result_C1_reg[7]_2\ : in STD_LOGIC;
    \result_C1_reg[8]\ : in STD_LOGIC;
    \result_C1_reg[8]_0\ : in STD_LOGIC;
    \result_C1_reg[8]_1\ : in STD_LOGIC;
    \result_C1_reg[8]_2\ : in STD_LOGIC;
    \result_C1_reg[9]\ : in STD_LOGIC;
    \result_C1_reg[9]_0\ : in STD_LOGIC;
    \result_C1_reg[9]_1\ : in STD_LOGIC;
    \result_C1_reg[9]_2\ : in STD_LOGIC;
    \result_C1_reg[10]\ : in STD_LOGIC;
    \result_C1_reg[10]_0\ : in STD_LOGIC;
    \result_C1_reg[10]_1\ : in STD_LOGIC;
    \result_C1_reg[10]_2\ : in STD_LOGIC;
    \result_C1_reg[11]\ : in STD_LOGIC;
    \result_C1_reg[11]_0\ : in STD_LOGIC;
    \result_C1_reg[11]_1\ : in STD_LOGIC;
    \result_C1_reg[11]_2\ : in STD_LOGIC;
    \result_C1_reg[12]\ : in STD_LOGIC;
    \result_C1_reg[12]_0\ : in STD_LOGIC;
    \result_C1_reg[12]_1\ : in STD_LOGIC;
    \result_C1_reg[12]_2\ : in STD_LOGIC;
    \result_C1_reg[13]\ : in STD_LOGIC;
    \result_C1_reg[13]_0\ : in STD_LOGIC;
    \result_C1_reg[13]_1\ : in STD_LOGIC;
    \result_C1_reg[13]_2\ : in STD_LOGIC;
    \result_C1_reg[14]\ : in STD_LOGIC;
    \result_C1_reg[14]_0\ : in STD_LOGIC;
    \result_C1_reg[14]_1\ : in STD_LOGIC;
    \result_C1_reg[14]_2\ : in STD_LOGIC;
    \result_C1_reg[15]_0\ : in STD_LOGIC;
    \result_C1_reg[15]_1\ : in STD_LOGIC;
    \result_C1_reg[15]_2\ : in STD_LOGIC;
    \result_C1_reg[15]_3\ : in STD_LOGIC;
    \result_C1_reg[15]_4\ : in STD_LOGIC;
    \result_C1_reg[15]_5\ : in STD_LOGIC;
    \result_C1_reg[15]_6\ : in STD_LOGIC;
    \result_C1_reg[15]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_10 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_10;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_10 is
  signal \result_C1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_C1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_C1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[0]_i_2_n_0\,
      I1 => \result_C1_reg[15]\(3),
      I2 => \result_C1[0]_i_3_n_0\,
      I3 => \result_C1_reg[15]\(2),
      I4 => \result_C1[1]_i_3_n_0\,
      O => D(0)
    );
\result_C1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[15]\(1),
      I1 => \result_C1_reg[15]\(2),
      I2 => \result_C1_reg[0]_3\,
      I3 => \result_C1_reg[15]\(0),
      I4 => \result_C1_reg[0]_4\,
      O => \result_C1[0]_i_2_n_0\
    );
\result_C1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[0]\,
      I1 => \result_C1_reg[0]_0\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[0]_1\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[0]_2\,
      O => \result_C1[0]_i_3_n_0\
    );
\result_C1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[10]_i_2_n_0\,
      I1 => \result_C1_reg[15]\(3),
      I2 => \result_C1[10]_i_3_n_0\,
      I3 => \result_C1_reg[15]\(2),
      I4 => \result_C1[11]_i_3_n_0\,
      O => D(10)
    );
\result_C1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[15]\(1),
      I1 => \result_C1_reg[15]\(2),
      I2 => \result_C1_reg[9]_1\,
      I3 => \result_C1_reg[15]\(0),
      I4 => \result_C1_reg[9]_2\,
      O => \result_C1[10]_i_2_n_0\
    );
\result_C1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[10]\,
      I1 => \result_C1_reg[10]_0\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[10]_1\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[10]_2\,
      O => \result_C1[10]_i_3_n_0\
    );
\result_C1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[11]_i_2_n_0\,
      I1 => \result_C1_reg[15]\(3),
      I2 => \result_C1[11]_i_3_n_0\,
      I3 => \result_C1_reg[15]\(2),
      I4 => \result_C1[12]_i_3_n_0\,
      O => D(11)
    );
\result_C1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[15]\(1),
      I1 => \result_C1_reg[15]\(2),
      I2 => \result_C1_reg[10]_1\,
      I3 => \result_C1_reg[15]\(0),
      I4 => \result_C1_reg[10]_2\,
      O => \result_C1[11]_i_2_n_0\
    );
\result_C1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[11]\,
      I1 => \result_C1_reg[11]_0\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[11]_1\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[11]_2\,
      O => \result_C1[11]_i_3_n_0\
    );
\result_C1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[12]_i_2_n_0\,
      I1 => \result_C1_reg[15]\(3),
      I2 => \result_C1[12]_i_3_n_0\,
      I3 => \result_C1_reg[15]\(2),
      I4 => \result_C1[13]_i_3_n_0\,
      O => D(12)
    );
\result_C1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[15]\(1),
      I1 => \result_C1_reg[15]\(2),
      I2 => \result_C1_reg[11]_1\,
      I3 => \result_C1_reg[15]\(0),
      I4 => \result_C1_reg[11]_2\,
      O => \result_C1[12]_i_2_n_0\
    );
\result_C1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[12]\,
      I1 => \result_C1_reg[12]_0\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[12]_1\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[12]_2\,
      O => \result_C1[12]_i_3_n_0\
    );
\result_C1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[13]_i_2_n_0\,
      I1 => \result_C1_reg[15]\(3),
      I2 => \result_C1[13]_i_3_n_0\,
      I3 => \result_C1_reg[15]\(2),
      I4 => \result_C1[14]_i_3_n_0\,
      O => D(13)
    );
\result_C1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[15]\(1),
      I1 => \result_C1_reg[15]\(2),
      I2 => \result_C1_reg[12]_1\,
      I3 => \result_C1_reg[15]\(0),
      I4 => \result_C1_reg[12]_2\,
      O => \result_C1[13]_i_2_n_0\
    );
\result_C1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[13]\,
      I1 => \result_C1_reg[13]_0\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[13]_1\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[13]_2\,
      O => \result_C1[13]_i_3_n_0\
    );
\result_C1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[14]_i_2_n_0\,
      I1 => \result_C1_reg[15]\(3),
      I2 => \result_C1[14]_i_3_n_0\,
      I3 => \result_C1_reg[15]\(2),
      I4 => \result_C1[15]_i_3_n_0\,
      O => D(14)
    );
\result_C1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[15]\(1),
      I1 => \result_C1_reg[15]\(2),
      I2 => \result_C1_reg[13]_1\,
      I3 => \result_C1_reg[15]\(0),
      I4 => \result_C1_reg[13]_2\,
      O => \result_C1[14]_i_2_n_0\
    );
\result_C1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[14]\,
      I1 => \result_C1_reg[14]_0\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[14]_1\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[14]_2\,
      O => \result_C1[14]_i_3_n_0\
    );
\result_C1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[15]_i_2_n_0\,
      I1 => \result_C1_reg[15]\(3),
      I2 => \result_C1[15]_i_3_n_0\,
      I3 => \result_C1_reg[15]\(2),
      I4 => \result_C1[15]_i_4_n_0\,
      O => D(15)
    );
\result_C1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[15]\(1),
      I1 => \result_C1_reg[15]\(2),
      I2 => \result_C1_reg[14]_1\,
      I3 => \result_C1_reg[15]\(0),
      I4 => \result_C1_reg[14]_2\,
      O => \result_C1[15]_i_2_n_0\
    );
\result_C1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[15]_4\,
      I1 => \result_C1_reg[15]_5\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[15]_6\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[15]_7\,
      O => \result_C1[15]_i_3_n_0\
    );
\result_C1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[15]_0\,
      I1 => \result_C1_reg[15]_1\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[15]_2\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[15]_3\,
      O => \result_C1[15]_i_4_n_0\
    );
\result_C1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[1]_i_2_n_0\,
      I1 => \result_C1_reg[15]\(3),
      I2 => \result_C1[1]_i_3_n_0\,
      I3 => \result_C1_reg[15]\(2),
      I4 => \result_C1[2]_i_3_n_0\,
      O => D(1)
    );
\result_C1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[15]\(1),
      I1 => \result_C1_reg[15]\(2),
      I2 => \result_C1_reg[0]_1\,
      I3 => \result_C1_reg[15]\(0),
      I4 => \result_C1_reg[0]_2\,
      O => \result_C1[1]_i_2_n_0\
    );
\result_C1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[1]\,
      I1 => \result_C1_reg[1]_0\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[1]_1\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[1]_2\,
      O => \result_C1[1]_i_3_n_0\
    );
\result_C1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[2]_i_2_n_0\,
      I1 => \result_C1_reg[15]\(3),
      I2 => \result_C1[2]_i_3_n_0\,
      I3 => \result_C1_reg[15]\(2),
      I4 => \result_C1[3]_i_3_n_0\,
      O => D(2)
    );
\result_C1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[15]\(1),
      I1 => \result_C1_reg[15]\(2),
      I2 => \result_C1_reg[1]_1\,
      I3 => \result_C1_reg[15]\(0),
      I4 => \result_C1_reg[1]_2\,
      O => \result_C1[2]_i_2_n_0\
    );
\result_C1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[2]\,
      I1 => \result_C1_reg[2]_0\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[2]_1\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[2]_2\,
      O => \result_C1[2]_i_3_n_0\
    );
\result_C1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[3]_i_2_n_0\,
      I1 => \result_C1_reg[15]\(3),
      I2 => \result_C1[3]_i_3_n_0\,
      I3 => \result_C1_reg[15]\(2),
      I4 => \result_C1[4]_i_3_n_0\,
      O => D(3)
    );
\result_C1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[15]\(1),
      I1 => \result_C1_reg[15]\(2),
      I2 => \result_C1_reg[2]_1\,
      I3 => \result_C1_reg[15]\(0),
      I4 => \result_C1_reg[2]_2\,
      O => \result_C1[3]_i_2_n_0\
    );
\result_C1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[3]\,
      I1 => \result_C1_reg[3]_0\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[3]_1\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[3]_2\,
      O => \result_C1[3]_i_3_n_0\
    );
\result_C1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[4]_i_2_n_0\,
      I1 => \result_C1_reg[15]\(3),
      I2 => \result_C1[4]_i_3_n_0\,
      I3 => \result_C1_reg[15]\(2),
      I4 => \result_C1[5]_i_3_n_0\,
      O => D(4)
    );
\result_C1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[15]\(1),
      I1 => \result_C1_reg[15]\(2),
      I2 => \result_C1_reg[3]_1\,
      I3 => \result_C1_reg[15]\(0),
      I4 => \result_C1_reg[3]_2\,
      O => \result_C1[4]_i_2_n_0\
    );
\result_C1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[4]\,
      I1 => \result_C1_reg[4]_0\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[4]_1\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[4]_2\,
      O => \result_C1[4]_i_3_n_0\
    );
\result_C1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[5]_i_2_n_0\,
      I1 => \result_C1_reg[15]\(3),
      I2 => \result_C1[5]_i_3_n_0\,
      I3 => \result_C1_reg[15]\(2),
      I4 => \result_C1[6]_i_3_n_0\,
      O => D(5)
    );
\result_C1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[15]\(1),
      I1 => \result_C1_reg[15]\(2),
      I2 => \result_C1_reg[4]_1\,
      I3 => \result_C1_reg[15]\(0),
      I4 => \result_C1_reg[4]_2\,
      O => \result_C1[5]_i_2_n_0\
    );
\result_C1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[5]\,
      I1 => \result_C1_reg[5]_0\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[5]_1\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[5]_2\,
      O => \result_C1[5]_i_3_n_0\
    );
\result_C1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[6]_i_2_n_0\,
      I1 => \result_C1_reg[15]\(3),
      I2 => \result_C1[6]_i_3_n_0\,
      I3 => \result_C1_reg[15]\(2),
      I4 => \result_C1[7]_i_3_n_0\,
      O => D(6)
    );
\result_C1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[15]\(1),
      I1 => \result_C1_reg[15]\(2),
      I2 => \result_C1_reg[5]_1\,
      I3 => \result_C1_reg[15]\(0),
      I4 => \result_C1_reg[5]_2\,
      O => \result_C1[6]_i_2_n_0\
    );
\result_C1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[6]\,
      I1 => \result_C1_reg[6]_0\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[6]_1\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[6]_2\,
      O => \result_C1[6]_i_3_n_0\
    );
\result_C1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[7]_i_2_n_0\,
      I1 => \result_C1_reg[15]\(3),
      I2 => \result_C1[7]_i_3_n_0\,
      I3 => \result_C1_reg[15]\(2),
      I4 => \result_C1[8]_i_3_n_0\,
      O => D(7)
    );
\result_C1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[15]\(1),
      I1 => \result_C1_reg[15]\(2),
      I2 => \result_C1_reg[6]_1\,
      I3 => \result_C1_reg[15]\(0),
      I4 => \result_C1_reg[6]_2\,
      O => \result_C1[7]_i_2_n_0\
    );
\result_C1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[7]\,
      I1 => \result_C1_reg[7]_0\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[7]_1\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[7]_2\,
      O => \result_C1[7]_i_3_n_0\
    );
\result_C1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[8]_i_2_n_0\,
      I1 => \result_C1_reg[15]\(3),
      I2 => \result_C1[8]_i_3_n_0\,
      I3 => \result_C1_reg[15]\(2),
      I4 => \result_C1[9]_i_3_n_0\,
      O => D(8)
    );
\result_C1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[15]\(1),
      I1 => \result_C1_reg[15]\(2),
      I2 => \result_C1_reg[7]_1\,
      I3 => \result_C1_reg[15]\(0),
      I4 => \result_C1_reg[7]_2\,
      O => \result_C1[8]_i_2_n_0\
    );
\result_C1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[8]\,
      I1 => \result_C1_reg[8]_0\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[8]_1\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[8]_2\,
      O => \result_C1[8]_i_3_n_0\
    );
\result_C1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C1[9]_i_2_n_0\,
      I1 => \result_C1_reg[15]\(3),
      I2 => \result_C1[9]_i_3_n_0\,
      I3 => \result_C1_reg[15]\(2),
      I4 => \result_C1[10]_i_3_n_0\,
      O => D(9)
    );
\result_C1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C1_reg[15]\(1),
      I1 => \result_C1_reg[15]\(2),
      I2 => \result_C1_reg[8]_1\,
      I3 => \result_C1_reg[15]\(0),
      I4 => \result_C1_reg[8]_2\,
      O => \result_C1[9]_i_2_n_0\
    );
\result_C1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_C1_reg[9]\,
      I1 => \result_C1_reg[9]_0\,
      I2 => \result_C1_reg[15]\(1),
      I3 => \result_C1_reg[9]_1\,
      I4 => \result_C1_reg[15]\(0),
      I5 => \result_C1_reg[9]_2\,
      O => \result_C1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_C2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_11 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_11;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_11 is
  signal \result_C2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_C2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_C2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[0]_i_2_n_0\,
      I1 => \result_C2_reg[15]\(3),
      I2 => \result_C2[0]_i_3_n_0\,
      I3 => \result_C2_reg[15]\(2),
      I4 => \result_C2[1]_i_3_n_0\,
      O => D(0)
    );
\result_C2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\(1),
      I1 => \result_C2_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_C2_reg[15]\(0),
      I4 => Q(68),
      O => \result_C2[0]_i_2_n_0\
    );
\result_C2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(64),
      O => \result_C2[0]_i_3_n_0\
    );
\result_C2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[10]_i_2_n_0\,
      I1 => \result_C2_reg[15]\(3),
      I2 => \result_C2[10]_i_3_n_0\,
      I3 => \result_C2_reg[15]\(2),
      I4 => \result_C2[11]_i_3_n_0\,
      O => D(10)
    );
\result_C2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\(1),
      I1 => \result_C2_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_C2_reg[15]\(0),
      I4 => Q(28),
      O => \result_C2[10]_i_2_n_0\
    );
\result_C2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(24),
      O => \result_C2[10]_i_3_n_0\
    );
\result_C2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[11]_i_2_n_0\,
      I1 => \result_C2_reg[15]\(3),
      I2 => \result_C2[11]_i_3_n_0\,
      I3 => \result_C2_reg[15]\(2),
      I4 => \result_C2[12]_i_3_n_0\,
      O => D(11)
    );
\result_C2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\(1),
      I1 => \result_C2_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_C2_reg[15]\(0),
      I4 => Q(24),
      O => \result_C2[11]_i_2_n_0\
    );
\result_C2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(20),
      O => \result_C2[11]_i_3_n_0\
    );
\result_C2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[12]_i_2_n_0\,
      I1 => \result_C2_reg[15]\(3),
      I2 => \result_C2[12]_i_3_n_0\,
      I3 => \result_C2_reg[15]\(2),
      I4 => \result_C2[13]_i_3_n_0\,
      O => D(12)
    );
\result_C2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\(1),
      I1 => \result_C2_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_C2_reg[15]\(0),
      I4 => Q(20),
      O => \result_C2[12]_i_2_n_0\
    );
\result_C2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(16),
      O => \result_C2[12]_i_3_n_0\
    );
\result_C2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[13]_i_2_n_0\,
      I1 => \result_C2_reg[15]\(3),
      I2 => \result_C2[13]_i_3_n_0\,
      I3 => \result_C2_reg[15]\(2),
      I4 => \result_C2[14]_i_3_n_0\,
      O => D(13)
    );
\result_C2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\(1),
      I1 => \result_C2_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_C2_reg[15]\(0),
      I4 => Q(16),
      O => \result_C2[13]_i_2_n_0\
    );
\result_C2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(12),
      O => \result_C2[13]_i_3_n_0\
    );
\result_C2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[14]_i_2_n_0\,
      I1 => \result_C2_reg[15]\(3),
      I2 => \result_C2[14]_i_3_n_0\,
      I3 => \result_C2_reg[15]\(2),
      I4 => \result_C2[15]_i_3_n_0\,
      O => D(14)
    );
\result_C2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\(1),
      I1 => \result_C2_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_C2_reg[15]\(0),
      I4 => Q(12),
      O => \result_C2[14]_i_2_n_0\
    );
\result_C2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(8),
      O => \result_C2[14]_i_3_n_0\
    );
\result_C2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[15]_i_2_n_0\,
      I1 => \result_C2_reg[15]\(3),
      I2 => \result_C2[15]_i_3_n_0\,
      I3 => \result_C2_reg[15]\(2),
      I4 => \result_C2[15]_i_4_n_0\,
      O => D(15)
    );
\result_C2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\(1),
      I1 => \result_C2_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_C2_reg[15]\(0),
      I4 => Q(8),
      O => \result_C2[15]_i_2_n_0\
    );
\result_C2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(4),
      O => \result_C2[15]_i_3_n_0\
    );
\result_C2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(0),
      O => \result_C2[15]_i_4_n_0\
    );
\result_C2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[1]_i_2_n_0\,
      I1 => \result_C2_reg[15]\(3),
      I2 => \result_C2[1]_i_3_n_0\,
      I3 => \result_C2_reg[15]\(2),
      I4 => \result_C2[2]_i_3_n_0\,
      O => D(1)
    );
\result_C2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\(1),
      I1 => \result_C2_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_C2_reg[15]\(0),
      I4 => Q(64),
      O => \result_C2[1]_i_2_n_0\
    );
\result_C2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(60),
      O => \result_C2[1]_i_3_n_0\
    );
\result_C2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[2]_i_2_n_0\,
      I1 => \result_C2_reg[15]\(3),
      I2 => \result_C2[2]_i_3_n_0\,
      I3 => \result_C2_reg[15]\(2),
      I4 => \result_C2[3]_i_3_n_0\,
      O => D(2)
    );
\result_C2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\(1),
      I1 => \result_C2_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_C2_reg[15]\(0),
      I4 => Q(60),
      O => \result_C2[2]_i_2_n_0\
    );
\result_C2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(56),
      O => \result_C2[2]_i_3_n_0\
    );
\result_C2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[3]_i_2_n_0\,
      I1 => \result_C2_reg[15]\(3),
      I2 => \result_C2[3]_i_3_n_0\,
      I3 => \result_C2_reg[15]\(2),
      I4 => \result_C2[4]_i_3_n_0\,
      O => D(3)
    );
\result_C2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\(1),
      I1 => \result_C2_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_C2_reg[15]\(0),
      I4 => Q(56),
      O => \result_C2[3]_i_2_n_0\
    );
\result_C2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(52),
      O => \result_C2[3]_i_3_n_0\
    );
\result_C2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[4]_i_2_n_0\,
      I1 => \result_C2_reg[15]\(3),
      I2 => \result_C2[4]_i_3_n_0\,
      I3 => \result_C2_reg[15]\(2),
      I4 => \result_C2[5]_i_3_n_0\,
      O => D(4)
    );
\result_C2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\(1),
      I1 => \result_C2_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_C2_reg[15]\(0),
      I4 => Q(52),
      O => \result_C2[4]_i_2_n_0\
    );
\result_C2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(48),
      O => \result_C2[4]_i_3_n_0\
    );
\result_C2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[5]_i_2_n_0\,
      I1 => \result_C2_reg[15]\(3),
      I2 => \result_C2[5]_i_3_n_0\,
      I3 => \result_C2_reg[15]\(2),
      I4 => \result_C2[6]_i_3_n_0\,
      O => D(5)
    );
\result_C2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\(1),
      I1 => \result_C2_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_C2_reg[15]\(0),
      I4 => Q(48),
      O => \result_C2[5]_i_2_n_0\
    );
\result_C2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(44),
      O => \result_C2[5]_i_3_n_0\
    );
\result_C2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[6]_i_2_n_0\,
      I1 => \result_C2_reg[15]\(3),
      I2 => \result_C2[6]_i_3_n_0\,
      I3 => \result_C2_reg[15]\(2),
      I4 => \result_C2[7]_i_3_n_0\,
      O => D(6)
    );
\result_C2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\(1),
      I1 => \result_C2_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_C2_reg[15]\(0),
      I4 => Q(44),
      O => \result_C2[6]_i_2_n_0\
    );
\result_C2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(40),
      O => \result_C2[6]_i_3_n_0\
    );
\result_C2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[7]_i_2_n_0\,
      I1 => \result_C2_reg[15]\(3),
      I2 => \result_C2[7]_i_3_n_0\,
      I3 => \result_C2_reg[15]\(2),
      I4 => \result_C2[8]_i_3_n_0\,
      O => D(7)
    );
\result_C2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\(1),
      I1 => \result_C2_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_C2_reg[15]\(0),
      I4 => Q(40),
      O => \result_C2[7]_i_2_n_0\
    );
\result_C2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(36),
      O => \result_C2[7]_i_3_n_0\
    );
\result_C2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[8]_i_2_n_0\,
      I1 => \result_C2_reg[15]\(3),
      I2 => \result_C2[8]_i_3_n_0\,
      I3 => \result_C2_reg[15]\(2),
      I4 => \result_C2[9]_i_3_n_0\,
      O => D(8)
    );
\result_C2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\(1),
      I1 => \result_C2_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_C2_reg[15]\(0),
      I4 => Q(36),
      O => \result_C2[8]_i_2_n_0\
    );
\result_C2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(32),
      O => \result_C2[8]_i_3_n_0\
    );
\result_C2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_C2[9]_i_2_n_0\,
      I1 => \result_C2_reg[15]\(3),
      I2 => \result_C2[9]_i_3_n_0\,
      I3 => \result_C2_reg[15]\(2),
      I4 => \result_C2[10]_i_3_n_0\,
      O => D(9)
    );
\result_C2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_C2_reg[15]\(1),
      I1 => \result_C2_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_C2_reg[15]\(0),
      I4 => Q(32),
      O => \result_C2[9]_i_2_n_0\
    );
\result_C2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_C2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_C2_reg[15]\(0),
      I5 => Q(28),
      O => \result_C2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_D1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_D1_reg[0]\ : in STD_LOGIC;
    \result_D1_reg[0]_0\ : in STD_LOGIC;
    \result_D1_reg[0]_1\ : in STD_LOGIC;
    \result_D1_reg[0]_2\ : in STD_LOGIC;
    \result_D1_reg[0]_3\ : in STD_LOGIC;
    \result_D1_reg[0]_4\ : in STD_LOGIC;
    \result_D1_reg[1]\ : in STD_LOGIC;
    \result_D1_reg[1]_0\ : in STD_LOGIC;
    \result_D1_reg[1]_1\ : in STD_LOGIC;
    \result_D1_reg[1]_2\ : in STD_LOGIC;
    \result_D1_reg[2]\ : in STD_LOGIC;
    \result_D1_reg[2]_0\ : in STD_LOGIC;
    \result_D1_reg[2]_1\ : in STD_LOGIC;
    \result_D1_reg[2]_2\ : in STD_LOGIC;
    \result_D1_reg[3]\ : in STD_LOGIC;
    \result_D1_reg[3]_0\ : in STD_LOGIC;
    \result_D1_reg[3]_1\ : in STD_LOGIC;
    \result_D1_reg[3]_2\ : in STD_LOGIC;
    \result_D1_reg[4]\ : in STD_LOGIC;
    \result_D1_reg[4]_0\ : in STD_LOGIC;
    \result_D1_reg[4]_1\ : in STD_LOGIC;
    \result_D1_reg[4]_2\ : in STD_LOGIC;
    \result_D1_reg[5]\ : in STD_LOGIC;
    \result_D1_reg[5]_0\ : in STD_LOGIC;
    \result_D1_reg[5]_1\ : in STD_LOGIC;
    \result_D1_reg[5]_2\ : in STD_LOGIC;
    \result_D1_reg[6]\ : in STD_LOGIC;
    \result_D1_reg[6]_0\ : in STD_LOGIC;
    \result_D1_reg[6]_1\ : in STD_LOGIC;
    \result_D1_reg[6]_2\ : in STD_LOGIC;
    \result_D1_reg[7]\ : in STD_LOGIC;
    \result_D1_reg[7]_0\ : in STD_LOGIC;
    \result_D1_reg[7]_1\ : in STD_LOGIC;
    \result_D1_reg[7]_2\ : in STD_LOGIC;
    \result_D1_reg[8]\ : in STD_LOGIC;
    \result_D1_reg[8]_0\ : in STD_LOGIC;
    \result_D1_reg[8]_1\ : in STD_LOGIC;
    \result_D1_reg[8]_2\ : in STD_LOGIC;
    \result_D1_reg[9]\ : in STD_LOGIC;
    \result_D1_reg[9]_0\ : in STD_LOGIC;
    \result_D1_reg[9]_1\ : in STD_LOGIC;
    \result_D1_reg[9]_2\ : in STD_LOGIC;
    \result_D1_reg[10]\ : in STD_LOGIC;
    \result_D1_reg[10]_0\ : in STD_LOGIC;
    \result_D1_reg[10]_1\ : in STD_LOGIC;
    \result_D1_reg[10]_2\ : in STD_LOGIC;
    \result_D1_reg[11]\ : in STD_LOGIC;
    \result_D1_reg[11]_0\ : in STD_LOGIC;
    \result_D1_reg[11]_1\ : in STD_LOGIC;
    \result_D1_reg[11]_2\ : in STD_LOGIC;
    \result_D1_reg[12]\ : in STD_LOGIC;
    \result_D1_reg[12]_0\ : in STD_LOGIC;
    \result_D1_reg[12]_1\ : in STD_LOGIC;
    \result_D1_reg[12]_2\ : in STD_LOGIC;
    \result_D1_reg[13]\ : in STD_LOGIC;
    \result_D1_reg[13]_0\ : in STD_LOGIC;
    \result_D1_reg[13]_1\ : in STD_LOGIC;
    \result_D1_reg[13]_2\ : in STD_LOGIC;
    \result_D1_reg[14]\ : in STD_LOGIC;
    \result_D1_reg[14]_0\ : in STD_LOGIC;
    \result_D1_reg[14]_1\ : in STD_LOGIC;
    \result_D1_reg[14]_2\ : in STD_LOGIC;
    \result_D1_reg[15]_0\ : in STD_LOGIC;
    \result_D1_reg[15]_1\ : in STD_LOGIC;
    \result_D1_reg[15]_2\ : in STD_LOGIC;
    \result_D1_reg[15]_3\ : in STD_LOGIC;
    \result_D1_reg[15]_4\ : in STD_LOGIC;
    \result_D1_reg[15]_5\ : in STD_LOGIC;
    \result_D1_reg[15]_6\ : in STD_LOGIC;
    \result_D1_reg[15]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_12 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_12;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_12 is
  signal \result_D1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_D1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_D1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[0]_i_2_n_0\,
      I1 => \result_D1_reg[15]\(3),
      I2 => \result_D1[0]_i_3_n_0\,
      I3 => \result_D1_reg[15]\(2),
      I4 => \result_D1[1]_i_3_n_0\,
      O => D(0)
    );
\result_D1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[15]\(1),
      I1 => \result_D1_reg[15]\(2),
      I2 => \result_D1_reg[0]_3\,
      I3 => \result_D1_reg[15]\(0),
      I4 => \result_D1_reg[0]_4\,
      O => \result_D1[0]_i_2_n_0\
    );
\result_D1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[0]\,
      I1 => \result_D1_reg[0]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[0]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[0]_2\,
      O => \result_D1[0]_i_3_n_0\
    );
\result_D1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[10]_i_2_n_0\,
      I1 => \result_D1_reg[15]\(3),
      I2 => \result_D1[10]_i_3_n_0\,
      I3 => \result_D1_reg[15]\(2),
      I4 => \result_D1[11]_i_3_n_0\,
      O => D(10)
    );
\result_D1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[15]\(1),
      I1 => \result_D1_reg[15]\(2),
      I2 => \result_D1_reg[9]_1\,
      I3 => \result_D1_reg[15]\(0),
      I4 => \result_D1_reg[9]_2\,
      O => \result_D1[10]_i_2_n_0\
    );
\result_D1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[10]\,
      I1 => \result_D1_reg[10]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[10]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[10]_2\,
      O => \result_D1[10]_i_3_n_0\
    );
\result_D1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[11]_i_2_n_0\,
      I1 => \result_D1_reg[15]\(3),
      I2 => \result_D1[11]_i_3_n_0\,
      I3 => \result_D1_reg[15]\(2),
      I4 => \result_D1[12]_i_3_n_0\,
      O => D(11)
    );
\result_D1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[15]\(1),
      I1 => \result_D1_reg[15]\(2),
      I2 => \result_D1_reg[10]_1\,
      I3 => \result_D1_reg[15]\(0),
      I4 => \result_D1_reg[10]_2\,
      O => \result_D1[11]_i_2_n_0\
    );
\result_D1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[11]\,
      I1 => \result_D1_reg[11]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[11]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[11]_2\,
      O => \result_D1[11]_i_3_n_0\
    );
\result_D1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[12]_i_2_n_0\,
      I1 => \result_D1_reg[15]\(3),
      I2 => \result_D1[12]_i_3_n_0\,
      I3 => \result_D1_reg[15]\(2),
      I4 => \result_D1[13]_i_3_n_0\,
      O => D(12)
    );
\result_D1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[15]\(1),
      I1 => \result_D1_reg[15]\(2),
      I2 => \result_D1_reg[11]_1\,
      I3 => \result_D1_reg[15]\(0),
      I4 => \result_D1_reg[11]_2\,
      O => \result_D1[12]_i_2_n_0\
    );
\result_D1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[12]\,
      I1 => \result_D1_reg[12]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[12]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[12]_2\,
      O => \result_D1[12]_i_3_n_0\
    );
\result_D1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[13]_i_2_n_0\,
      I1 => \result_D1_reg[15]\(3),
      I2 => \result_D1[13]_i_3_n_0\,
      I3 => \result_D1_reg[15]\(2),
      I4 => \result_D1[14]_i_3_n_0\,
      O => D(13)
    );
\result_D1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[15]\(1),
      I1 => \result_D1_reg[15]\(2),
      I2 => \result_D1_reg[12]_1\,
      I3 => \result_D1_reg[15]\(0),
      I4 => \result_D1_reg[12]_2\,
      O => \result_D1[13]_i_2_n_0\
    );
\result_D1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[13]\,
      I1 => \result_D1_reg[13]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[13]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[13]_2\,
      O => \result_D1[13]_i_3_n_0\
    );
\result_D1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[14]_i_2_n_0\,
      I1 => \result_D1_reg[15]\(3),
      I2 => \result_D1[14]_i_3_n_0\,
      I3 => \result_D1_reg[15]\(2),
      I4 => \result_D1[15]_i_3_n_0\,
      O => D(14)
    );
\result_D1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[15]\(1),
      I1 => \result_D1_reg[15]\(2),
      I2 => \result_D1_reg[13]_1\,
      I3 => \result_D1_reg[15]\(0),
      I4 => \result_D1_reg[13]_2\,
      O => \result_D1[14]_i_2_n_0\
    );
\result_D1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[14]\,
      I1 => \result_D1_reg[14]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[14]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[14]_2\,
      O => \result_D1[14]_i_3_n_0\
    );
\result_D1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[15]_i_2_n_0\,
      I1 => \result_D1_reg[15]\(3),
      I2 => \result_D1[15]_i_3_n_0\,
      I3 => \result_D1_reg[15]\(2),
      I4 => \result_D1[15]_i_4_n_0\,
      O => D(15)
    );
\result_D1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[15]\(1),
      I1 => \result_D1_reg[15]\(2),
      I2 => \result_D1_reg[14]_1\,
      I3 => \result_D1_reg[15]\(0),
      I4 => \result_D1_reg[14]_2\,
      O => \result_D1[15]_i_2_n_0\
    );
\result_D1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[15]_4\,
      I1 => \result_D1_reg[15]_5\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[15]_6\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[15]_7\,
      O => \result_D1[15]_i_3_n_0\
    );
\result_D1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[15]_0\,
      I1 => \result_D1_reg[15]_1\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[15]_2\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[15]_3\,
      O => \result_D1[15]_i_4_n_0\
    );
\result_D1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[1]_i_2_n_0\,
      I1 => \result_D1_reg[15]\(3),
      I2 => \result_D1[1]_i_3_n_0\,
      I3 => \result_D1_reg[15]\(2),
      I4 => \result_D1[2]_i_3_n_0\,
      O => D(1)
    );
\result_D1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[15]\(1),
      I1 => \result_D1_reg[15]\(2),
      I2 => \result_D1_reg[0]_1\,
      I3 => \result_D1_reg[15]\(0),
      I4 => \result_D1_reg[0]_2\,
      O => \result_D1[1]_i_2_n_0\
    );
\result_D1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[1]\,
      I1 => \result_D1_reg[1]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[1]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[1]_2\,
      O => \result_D1[1]_i_3_n_0\
    );
\result_D1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[2]_i_2_n_0\,
      I1 => \result_D1_reg[15]\(3),
      I2 => \result_D1[2]_i_3_n_0\,
      I3 => \result_D1_reg[15]\(2),
      I4 => \result_D1[3]_i_3_n_0\,
      O => D(2)
    );
\result_D1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[15]\(1),
      I1 => \result_D1_reg[15]\(2),
      I2 => \result_D1_reg[1]_1\,
      I3 => \result_D1_reg[15]\(0),
      I4 => \result_D1_reg[1]_2\,
      O => \result_D1[2]_i_2_n_0\
    );
\result_D1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[2]\,
      I1 => \result_D1_reg[2]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[2]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[2]_2\,
      O => \result_D1[2]_i_3_n_0\
    );
\result_D1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[3]_i_2_n_0\,
      I1 => \result_D1_reg[15]\(3),
      I2 => \result_D1[3]_i_3_n_0\,
      I3 => \result_D1_reg[15]\(2),
      I4 => \result_D1[4]_i_3_n_0\,
      O => D(3)
    );
\result_D1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[15]\(1),
      I1 => \result_D1_reg[15]\(2),
      I2 => \result_D1_reg[2]_1\,
      I3 => \result_D1_reg[15]\(0),
      I4 => \result_D1_reg[2]_2\,
      O => \result_D1[3]_i_2_n_0\
    );
\result_D1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[3]\,
      I1 => \result_D1_reg[3]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[3]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[3]_2\,
      O => \result_D1[3]_i_3_n_0\
    );
\result_D1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[4]_i_2_n_0\,
      I1 => \result_D1_reg[15]\(3),
      I2 => \result_D1[4]_i_3_n_0\,
      I3 => \result_D1_reg[15]\(2),
      I4 => \result_D1[5]_i_3_n_0\,
      O => D(4)
    );
\result_D1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[15]\(1),
      I1 => \result_D1_reg[15]\(2),
      I2 => \result_D1_reg[3]_1\,
      I3 => \result_D1_reg[15]\(0),
      I4 => \result_D1_reg[3]_2\,
      O => \result_D1[4]_i_2_n_0\
    );
\result_D1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[4]\,
      I1 => \result_D1_reg[4]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[4]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[4]_2\,
      O => \result_D1[4]_i_3_n_0\
    );
\result_D1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[5]_i_2_n_0\,
      I1 => \result_D1_reg[15]\(3),
      I2 => \result_D1[5]_i_3_n_0\,
      I3 => \result_D1_reg[15]\(2),
      I4 => \result_D1[6]_i_3_n_0\,
      O => D(5)
    );
\result_D1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[15]\(1),
      I1 => \result_D1_reg[15]\(2),
      I2 => \result_D1_reg[4]_1\,
      I3 => \result_D1_reg[15]\(0),
      I4 => \result_D1_reg[4]_2\,
      O => \result_D1[5]_i_2_n_0\
    );
\result_D1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[5]\,
      I1 => \result_D1_reg[5]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[5]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[5]_2\,
      O => \result_D1[5]_i_3_n_0\
    );
\result_D1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[6]_i_2_n_0\,
      I1 => \result_D1_reg[15]\(3),
      I2 => \result_D1[6]_i_3_n_0\,
      I3 => \result_D1_reg[15]\(2),
      I4 => \result_D1[7]_i_3_n_0\,
      O => D(6)
    );
\result_D1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[15]\(1),
      I1 => \result_D1_reg[15]\(2),
      I2 => \result_D1_reg[5]_1\,
      I3 => \result_D1_reg[15]\(0),
      I4 => \result_D1_reg[5]_2\,
      O => \result_D1[6]_i_2_n_0\
    );
\result_D1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[6]\,
      I1 => \result_D1_reg[6]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[6]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[6]_2\,
      O => \result_D1[6]_i_3_n_0\
    );
\result_D1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[7]_i_2_n_0\,
      I1 => \result_D1_reg[15]\(3),
      I2 => \result_D1[7]_i_3_n_0\,
      I3 => \result_D1_reg[15]\(2),
      I4 => \result_D1[8]_i_3_n_0\,
      O => D(7)
    );
\result_D1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[15]\(1),
      I1 => \result_D1_reg[15]\(2),
      I2 => \result_D1_reg[6]_1\,
      I3 => \result_D1_reg[15]\(0),
      I4 => \result_D1_reg[6]_2\,
      O => \result_D1[7]_i_2_n_0\
    );
\result_D1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[7]\,
      I1 => \result_D1_reg[7]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[7]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[7]_2\,
      O => \result_D1[7]_i_3_n_0\
    );
\result_D1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[8]_i_2_n_0\,
      I1 => \result_D1_reg[15]\(3),
      I2 => \result_D1[8]_i_3_n_0\,
      I3 => \result_D1_reg[15]\(2),
      I4 => \result_D1[9]_i_3_n_0\,
      O => D(8)
    );
\result_D1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[15]\(1),
      I1 => \result_D1_reg[15]\(2),
      I2 => \result_D1_reg[7]_1\,
      I3 => \result_D1_reg[15]\(0),
      I4 => \result_D1_reg[7]_2\,
      O => \result_D1[8]_i_2_n_0\
    );
\result_D1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[8]\,
      I1 => \result_D1_reg[8]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[8]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[8]_2\,
      O => \result_D1[8]_i_3_n_0\
    );
\result_D1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D1[9]_i_2_n_0\,
      I1 => \result_D1_reg[15]\(3),
      I2 => \result_D1[9]_i_3_n_0\,
      I3 => \result_D1_reg[15]\(2),
      I4 => \result_D1[10]_i_3_n_0\,
      O => D(9)
    );
\result_D1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D1_reg[15]\(1),
      I1 => \result_D1_reg[15]\(2),
      I2 => \result_D1_reg[8]_1\,
      I3 => \result_D1_reg[15]\(0),
      I4 => \result_D1_reg[8]_2\,
      O => \result_D1[9]_i_2_n_0\
    );
\result_D1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D1_reg[9]\,
      I1 => \result_D1_reg[9]_0\,
      I2 => \result_D1_reg[15]\(1),
      I3 => \result_D1_reg[9]_1\,
      I4 => \result_D1_reg[15]\(0),
      I5 => \result_D1_reg[9]_2\,
      O => \result_D1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_D2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_D2_reg[0]\ : in STD_LOGIC;
    \result_D2_reg[0]_0\ : in STD_LOGIC;
    \result_D2_reg[0]_1\ : in STD_LOGIC;
    \result_D2_reg[0]_2\ : in STD_LOGIC;
    \result_D2_reg[0]_3\ : in STD_LOGIC;
    \result_D2_reg[0]_4\ : in STD_LOGIC;
    \result_D2_reg[1]\ : in STD_LOGIC;
    \result_D2_reg[1]_0\ : in STD_LOGIC;
    \result_D2_reg[1]_1\ : in STD_LOGIC;
    \result_D2_reg[1]_2\ : in STD_LOGIC;
    \result_D2_reg[2]\ : in STD_LOGIC;
    \result_D2_reg[2]_0\ : in STD_LOGIC;
    \result_D2_reg[2]_1\ : in STD_LOGIC;
    \result_D2_reg[2]_2\ : in STD_LOGIC;
    \result_D2_reg[3]\ : in STD_LOGIC;
    \result_D2_reg[3]_0\ : in STD_LOGIC;
    \result_D2_reg[3]_1\ : in STD_LOGIC;
    \result_D2_reg[3]_2\ : in STD_LOGIC;
    \result_D2_reg[4]\ : in STD_LOGIC;
    \result_D2_reg[4]_0\ : in STD_LOGIC;
    \result_D2_reg[4]_1\ : in STD_LOGIC;
    \result_D2_reg[4]_2\ : in STD_LOGIC;
    \result_D2_reg[5]\ : in STD_LOGIC;
    \result_D2_reg[5]_0\ : in STD_LOGIC;
    \result_D2_reg[5]_1\ : in STD_LOGIC;
    \result_D2_reg[5]_2\ : in STD_LOGIC;
    \result_D2_reg[6]\ : in STD_LOGIC;
    \result_D2_reg[6]_0\ : in STD_LOGIC;
    \result_D2_reg[6]_1\ : in STD_LOGIC;
    \result_D2_reg[6]_2\ : in STD_LOGIC;
    \result_D2_reg[7]\ : in STD_LOGIC;
    \result_D2_reg[7]_0\ : in STD_LOGIC;
    \result_D2_reg[7]_1\ : in STD_LOGIC;
    \result_D2_reg[7]_2\ : in STD_LOGIC;
    \result_D2_reg[8]\ : in STD_LOGIC;
    \result_D2_reg[8]_0\ : in STD_LOGIC;
    \result_D2_reg[8]_1\ : in STD_LOGIC;
    \result_D2_reg[8]_2\ : in STD_LOGIC;
    \result_D2_reg[9]\ : in STD_LOGIC;
    \result_D2_reg[9]_0\ : in STD_LOGIC;
    \result_D2_reg[9]_1\ : in STD_LOGIC;
    \result_D2_reg[9]_2\ : in STD_LOGIC;
    \result_D2_reg[10]\ : in STD_LOGIC;
    \result_D2_reg[10]_0\ : in STD_LOGIC;
    \result_D2_reg[10]_1\ : in STD_LOGIC;
    \result_D2_reg[10]_2\ : in STD_LOGIC;
    \result_D2_reg[11]\ : in STD_LOGIC;
    \result_D2_reg[11]_0\ : in STD_LOGIC;
    \result_D2_reg[11]_1\ : in STD_LOGIC;
    \result_D2_reg[11]_2\ : in STD_LOGIC;
    \result_D2_reg[12]\ : in STD_LOGIC;
    \result_D2_reg[12]_0\ : in STD_LOGIC;
    \result_D2_reg[12]_1\ : in STD_LOGIC;
    \result_D2_reg[12]_2\ : in STD_LOGIC;
    \result_D2_reg[13]\ : in STD_LOGIC;
    \result_D2_reg[13]_0\ : in STD_LOGIC;
    \result_D2_reg[13]_1\ : in STD_LOGIC;
    \result_D2_reg[13]_2\ : in STD_LOGIC;
    \result_D2_reg[14]\ : in STD_LOGIC;
    \result_D2_reg[14]_0\ : in STD_LOGIC;
    \result_D2_reg[14]_1\ : in STD_LOGIC;
    \result_D2_reg[14]_2\ : in STD_LOGIC;
    \result_D2_reg[15]_0\ : in STD_LOGIC;
    \result_D2_reg[15]_1\ : in STD_LOGIC;
    \result_D2_reg[15]_2\ : in STD_LOGIC;
    \result_D2_reg[15]_3\ : in STD_LOGIC;
    \result_D2_reg[15]_4\ : in STD_LOGIC;
    \result_D2_reg[15]_5\ : in STD_LOGIC;
    \result_D2_reg[15]_6\ : in STD_LOGIC;
    \result_D2_reg[15]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_13 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_13;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_13 is
  signal \result_D2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_D2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_D2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[0]_i_2_n_0\,
      I1 => \result_D2_reg[15]\(3),
      I2 => \result_D2[0]_i_3_n_0\,
      I3 => \result_D2_reg[15]\(2),
      I4 => \result_D2[1]_i_3_n_0\,
      O => D(0)
    );
\result_D2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\(1),
      I1 => \result_D2_reg[15]\(2),
      I2 => \result_D2_reg[0]_3\,
      I3 => \result_D2_reg[15]\(0),
      I4 => \result_D2_reg[0]_4\,
      O => \result_D2[0]_i_2_n_0\
    );
\result_D2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[0]\,
      I1 => \result_D2_reg[0]_0\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[0]_1\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[0]_2\,
      O => \result_D2[0]_i_3_n_0\
    );
\result_D2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[10]_i_2_n_0\,
      I1 => \result_D2_reg[15]\(3),
      I2 => \result_D2[10]_i_3_n_0\,
      I3 => \result_D2_reg[15]\(2),
      I4 => \result_D2[11]_i_3_n_0\,
      O => D(10)
    );
\result_D2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\(1),
      I1 => \result_D2_reg[15]\(2),
      I2 => \result_D2_reg[9]_1\,
      I3 => \result_D2_reg[15]\(0),
      I4 => \result_D2_reg[9]_2\,
      O => \result_D2[10]_i_2_n_0\
    );
\result_D2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[10]\,
      I1 => \result_D2_reg[10]_0\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[10]_1\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[10]_2\,
      O => \result_D2[10]_i_3_n_0\
    );
\result_D2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[11]_i_2_n_0\,
      I1 => \result_D2_reg[15]\(3),
      I2 => \result_D2[11]_i_3_n_0\,
      I3 => \result_D2_reg[15]\(2),
      I4 => \result_D2[12]_i_3_n_0\,
      O => D(11)
    );
\result_D2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\(1),
      I1 => \result_D2_reg[15]\(2),
      I2 => \result_D2_reg[10]_1\,
      I3 => \result_D2_reg[15]\(0),
      I4 => \result_D2_reg[10]_2\,
      O => \result_D2[11]_i_2_n_0\
    );
\result_D2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[11]\,
      I1 => \result_D2_reg[11]_0\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[11]_1\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[11]_2\,
      O => \result_D2[11]_i_3_n_0\
    );
\result_D2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[12]_i_2_n_0\,
      I1 => \result_D2_reg[15]\(3),
      I2 => \result_D2[12]_i_3_n_0\,
      I3 => \result_D2_reg[15]\(2),
      I4 => \result_D2[13]_i_3_n_0\,
      O => D(12)
    );
\result_D2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\(1),
      I1 => \result_D2_reg[15]\(2),
      I2 => \result_D2_reg[11]_1\,
      I3 => \result_D2_reg[15]\(0),
      I4 => \result_D2_reg[11]_2\,
      O => \result_D2[12]_i_2_n_0\
    );
\result_D2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[12]\,
      I1 => \result_D2_reg[12]_0\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[12]_1\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[12]_2\,
      O => \result_D2[12]_i_3_n_0\
    );
\result_D2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[13]_i_2_n_0\,
      I1 => \result_D2_reg[15]\(3),
      I2 => \result_D2[13]_i_3_n_0\,
      I3 => \result_D2_reg[15]\(2),
      I4 => \result_D2[14]_i_3_n_0\,
      O => D(13)
    );
\result_D2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\(1),
      I1 => \result_D2_reg[15]\(2),
      I2 => \result_D2_reg[12]_1\,
      I3 => \result_D2_reg[15]\(0),
      I4 => \result_D2_reg[12]_2\,
      O => \result_D2[13]_i_2_n_0\
    );
\result_D2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[13]\,
      I1 => \result_D2_reg[13]_0\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[13]_1\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[13]_2\,
      O => \result_D2[13]_i_3_n_0\
    );
\result_D2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[14]_i_2_n_0\,
      I1 => \result_D2_reg[15]\(3),
      I2 => \result_D2[14]_i_3_n_0\,
      I3 => \result_D2_reg[15]\(2),
      I4 => \result_D2[15]_i_3_n_0\,
      O => D(14)
    );
\result_D2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\(1),
      I1 => \result_D2_reg[15]\(2),
      I2 => \result_D2_reg[13]_1\,
      I3 => \result_D2_reg[15]\(0),
      I4 => \result_D2_reg[13]_2\,
      O => \result_D2[14]_i_2_n_0\
    );
\result_D2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[14]\,
      I1 => \result_D2_reg[14]_0\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[14]_1\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[14]_2\,
      O => \result_D2[14]_i_3_n_0\
    );
\result_D2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[15]_i_2_n_0\,
      I1 => \result_D2_reg[15]\(3),
      I2 => \result_D2[15]_i_3_n_0\,
      I3 => \result_D2_reg[15]\(2),
      I4 => \result_D2[15]_i_4_n_0\,
      O => D(15)
    );
\result_D2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\(1),
      I1 => \result_D2_reg[15]\(2),
      I2 => \result_D2_reg[14]_1\,
      I3 => \result_D2_reg[15]\(0),
      I4 => \result_D2_reg[14]_2\,
      O => \result_D2[15]_i_2_n_0\
    );
\result_D2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[15]_4\,
      I1 => \result_D2_reg[15]_5\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[15]_6\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[15]_7\,
      O => \result_D2[15]_i_3_n_0\
    );
\result_D2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[15]_0\,
      I1 => \result_D2_reg[15]_1\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[15]_2\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[15]_3\,
      O => \result_D2[15]_i_4_n_0\
    );
\result_D2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[1]_i_2_n_0\,
      I1 => \result_D2_reg[15]\(3),
      I2 => \result_D2[1]_i_3_n_0\,
      I3 => \result_D2_reg[15]\(2),
      I4 => \result_D2[2]_i_3_n_0\,
      O => D(1)
    );
\result_D2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\(1),
      I1 => \result_D2_reg[15]\(2),
      I2 => \result_D2_reg[0]_1\,
      I3 => \result_D2_reg[15]\(0),
      I4 => \result_D2_reg[0]_2\,
      O => \result_D2[1]_i_2_n_0\
    );
\result_D2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[1]\,
      I1 => \result_D2_reg[1]_0\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[1]_1\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[1]_2\,
      O => \result_D2[1]_i_3_n_0\
    );
\result_D2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[2]_i_2_n_0\,
      I1 => \result_D2_reg[15]\(3),
      I2 => \result_D2[2]_i_3_n_0\,
      I3 => \result_D2_reg[15]\(2),
      I4 => \result_D2[3]_i_3_n_0\,
      O => D(2)
    );
\result_D2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\(1),
      I1 => \result_D2_reg[15]\(2),
      I2 => \result_D2_reg[1]_1\,
      I3 => \result_D2_reg[15]\(0),
      I4 => \result_D2_reg[1]_2\,
      O => \result_D2[2]_i_2_n_0\
    );
\result_D2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[2]\,
      I1 => \result_D2_reg[2]_0\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[2]_1\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[2]_2\,
      O => \result_D2[2]_i_3_n_0\
    );
\result_D2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[3]_i_2_n_0\,
      I1 => \result_D2_reg[15]\(3),
      I2 => \result_D2[3]_i_3_n_0\,
      I3 => \result_D2_reg[15]\(2),
      I4 => \result_D2[4]_i_3_n_0\,
      O => D(3)
    );
\result_D2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\(1),
      I1 => \result_D2_reg[15]\(2),
      I2 => \result_D2_reg[2]_1\,
      I3 => \result_D2_reg[15]\(0),
      I4 => \result_D2_reg[2]_2\,
      O => \result_D2[3]_i_2_n_0\
    );
\result_D2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[3]\,
      I1 => \result_D2_reg[3]_0\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[3]_1\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[3]_2\,
      O => \result_D2[3]_i_3_n_0\
    );
\result_D2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[4]_i_2_n_0\,
      I1 => \result_D2_reg[15]\(3),
      I2 => \result_D2[4]_i_3_n_0\,
      I3 => \result_D2_reg[15]\(2),
      I4 => \result_D2[5]_i_3_n_0\,
      O => D(4)
    );
\result_D2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\(1),
      I1 => \result_D2_reg[15]\(2),
      I2 => \result_D2_reg[3]_1\,
      I3 => \result_D2_reg[15]\(0),
      I4 => \result_D2_reg[3]_2\,
      O => \result_D2[4]_i_2_n_0\
    );
\result_D2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[4]\,
      I1 => \result_D2_reg[4]_0\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[4]_1\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[4]_2\,
      O => \result_D2[4]_i_3_n_0\
    );
\result_D2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[5]_i_2_n_0\,
      I1 => \result_D2_reg[15]\(3),
      I2 => \result_D2[5]_i_3_n_0\,
      I3 => \result_D2_reg[15]\(2),
      I4 => \result_D2[6]_i_3_n_0\,
      O => D(5)
    );
\result_D2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\(1),
      I1 => \result_D2_reg[15]\(2),
      I2 => \result_D2_reg[4]_1\,
      I3 => \result_D2_reg[15]\(0),
      I4 => \result_D2_reg[4]_2\,
      O => \result_D2[5]_i_2_n_0\
    );
\result_D2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[5]\,
      I1 => \result_D2_reg[5]_0\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[5]_1\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[5]_2\,
      O => \result_D2[5]_i_3_n_0\
    );
\result_D2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[6]_i_2_n_0\,
      I1 => \result_D2_reg[15]\(3),
      I2 => \result_D2[6]_i_3_n_0\,
      I3 => \result_D2_reg[15]\(2),
      I4 => \result_D2[7]_i_3_n_0\,
      O => D(6)
    );
\result_D2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\(1),
      I1 => \result_D2_reg[15]\(2),
      I2 => \result_D2_reg[5]_1\,
      I3 => \result_D2_reg[15]\(0),
      I4 => \result_D2_reg[5]_2\,
      O => \result_D2[6]_i_2_n_0\
    );
\result_D2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[6]\,
      I1 => \result_D2_reg[6]_0\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[6]_1\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[6]_2\,
      O => \result_D2[6]_i_3_n_0\
    );
\result_D2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[7]_i_2_n_0\,
      I1 => \result_D2_reg[15]\(3),
      I2 => \result_D2[7]_i_3_n_0\,
      I3 => \result_D2_reg[15]\(2),
      I4 => \result_D2[8]_i_3_n_0\,
      O => D(7)
    );
\result_D2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\(1),
      I1 => \result_D2_reg[15]\(2),
      I2 => \result_D2_reg[6]_1\,
      I3 => \result_D2_reg[15]\(0),
      I4 => \result_D2_reg[6]_2\,
      O => \result_D2[7]_i_2_n_0\
    );
\result_D2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[7]\,
      I1 => \result_D2_reg[7]_0\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[7]_1\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[7]_2\,
      O => \result_D2[7]_i_3_n_0\
    );
\result_D2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[8]_i_2_n_0\,
      I1 => \result_D2_reg[15]\(3),
      I2 => \result_D2[8]_i_3_n_0\,
      I3 => \result_D2_reg[15]\(2),
      I4 => \result_D2[9]_i_3_n_0\,
      O => D(8)
    );
\result_D2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\(1),
      I1 => \result_D2_reg[15]\(2),
      I2 => \result_D2_reg[7]_1\,
      I3 => \result_D2_reg[15]\(0),
      I4 => \result_D2_reg[7]_2\,
      O => \result_D2[8]_i_2_n_0\
    );
\result_D2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[8]\,
      I1 => \result_D2_reg[8]_0\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[8]_1\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[8]_2\,
      O => \result_D2[8]_i_3_n_0\
    );
\result_D2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_D2[9]_i_2_n_0\,
      I1 => \result_D2_reg[15]\(3),
      I2 => \result_D2[9]_i_3_n_0\,
      I3 => \result_D2_reg[15]\(2),
      I4 => \result_D2[10]_i_3_n_0\,
      O => D(9)
    );
\result_D2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_D2_reg[15]\(1),
      I1 => \result_D2_reg[15]\(2),
      I2 => \result_D2_reg[8]_1\,
      I3 => \result_D2_reg[15]\(0),
      I4 => \result_D2_reg[8]_2\,
      O => \result_D2[9]_i_2_n_0\
    );
\result_D2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_D2_reg[9]\,
      I1 => \result_D2_reg[9]_0\,
      I2 => \result_D2_reg[15]\(1),
      I3 => \result_D2_reg[9]_1\,
      I4 => \result_D2_reg[15]\(0),
      I5 => \result_D2_reg[9]_2\,
      O => \result_D2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_E1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_E1_reg[0]\ : in STD_LOGIC;
    \result_E1_reg[0]_0\ : in STD_LOGIC;
    \result_E1_reg[0]_1\ : in STD_LOGIC;
    \result_E1_reg[0]_2\ : in STD_LOGIC;
    \result_E1_reg[0]_3\ : in STD_LOGIC;
    \result_E1_reg[0]_4\ : in STD_LOGIC;
    \result_E1_reg[1]\ : in STD_LOGIC;
    \result_E1_reg[1]_0\ : in STD_LOGIC;
    \result_E1_reg[1]_1\ : in STD_LOGIC;
    \result_E1_reg[1]_2\ : in STD_LOGIC;
    \result_E1_reg[2]\ : in STD_LOGIC;
    \result_E1_reg[2]_0\ : in STD_LOGIC;
    \result_E1_reg[2]_1\ : in STD_LOGIC;
    \result_E1_reg[2]_2\ : in STD_LOGIC;
    \result_E1_reg[3]\ : in STD_LOGIC;
    \result_E1_reg[3]_0\ : in STD_LOGIC;
    \result_E1_reg[3]_1\ : in STD_LOGIC;
    \result_E1_reg[3]_2\ : in STD_LOGIC;
    \result_E1_reg[4]\ : in STD_LOGIC;
    \result_E1_reg[4]_0\ : in STD_LOGIC;
    \result_E1_reg[4]_1\ : in STD_LOGIC;
    \result_E1_reg[4]_2\ : in STD_LOGIC;
    \result_E1_reg[5]\ : in STD_LOGIC;
    \result_E1_reg[5]_0\ : in STD_LOGIC;
    \result_E1_reg[5]_1\ : in STD_LOGIC;
    \result_E1_reg[5]_2\ : in STD_LOGIC;
    \result_E1_reg[6]\ : in STD_LOGIC;
    \result_E1_reg[6]_0\ : in STD_LOGIC;
    \result_E1_reg[6]_1\ : in STD_LOGIC;
    \result_E1_reg[6]_2\ : in STD_LOGIC;
    \result_E1_reg[7]\ : in STD_LOGIC;
    \result_E1_reg[7]_0\ : in STD_LOGIC;
    \result_E1_reg[7]_1\ : in STD_LOGIC;
    \result_E1_reg[7]_2\ : in STD_LOGIC;
    \result_E1_reg[8]\ : in STD_LOGIC;
    \result_E1_reg[8]_0\ : in STD_LOGIC;
    \result_E1_reg[8]_1\ : in STD_LOGIC;
    \result_E1_reg[8]_2\ : in STD_LOGIC;
    \result_E1_reg[9]\ : in STD_LOGIC;
    \result_E1_reg[9]_0\ : in STD_LOGIC;
    \result_E1_reg[9]_1\ : in STD_LOGIC;
    \result_E1_reg[9]_2\ : in STD_LOGIC;
    \result_E1_reg[10]\ : in STD_LOGIC;
    \result_E1_reg[10]_0\ : in STD_LOGIC;
    \result_E1_reg[10]_1\ : in STD_LOGIC;
    \result_E1_reg[10]_2\ : in STD_LOGIC;
    \result_E1_reg[11]\ : in STD_LOGIC;
    \result_E1_reg[11]_0\ : in STD_LOGIC;
    \result_E1_reg[11]_1\ : in STD_LOGIC;
    \result_E1_reg[11]_2\ : in STD_LOGIC;
    \result_E1_reg[12]\ : in STD_LOGIC;
    \result_E1_reg[12]_0\ : in STD_LOGIC;
    \result_E1_reg[12]_1\ : in STD_LOGIC;
    \result_E1_reg[12]_2\ : in STD_LOGIC;
    \result_E1_reg[13]\ : in STD_LOGIC;
    \result_E1_reg[13]_0\ : in STD_LOGIC;
    \result_E1_reg[13]_1\ : in STD_LOGIC;
    \result_E1_reg[13]_2\ : in STD_LOGIC;
    \result_E1_reg[14]\ : in STD_LOGIC;
    \result_E1_reg[14]_0\ : in STD_LOGIC;
    \result_E1_reg[14]_1\ : in STD_LOGIC;
    \result_E1_reg[14]_2\ : in STD_LOGIC;
    \result_E1_reg[15]_0\ : in STD_LOGIC;
    \result_E1_reg[15]_1\ : in STD_LOGIC;
    \result_E1_reg[15]_2\ : in STD_LOGIC;
    \result_E1_reg[15]_3\ : in STD_LOGIC;
    \result_E1_reg[15]_4\ : in STD_LOGIC;
    \result_E1_reg[15]_5\ : in STD_LOGIC;
    \result_E1_reg[15]_6\ : in STD_LOGIC;
    \result_E1_reg[15]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_14 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_14;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_14 is
  signal \result_E1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_E1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_E1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[0]_i_2_n_0\,
      I1 => \result_E1_reg[15]\(3),
      I2 => \result_E1[0]_i_3_n_0\,
      I3 => \result_E1_reg[15]\(2),
      I4 => \result_E1[1]_i_3_n_0\,
      O => D(0)
    );
\result_E1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[15]\(1),
      I1 => \result_E1_reg[15]\(2),
      I2 => \result_E1_reg[0]_3\,
      I3 => \result_E1_reg[15]\(0),
      I4 => \result_E1_reg[0]_4\,
      O => \result_E1[0]_i_2_n_0\
    );
\result_E1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[0]\,
      I1 => \result_E1_reg[0]_0\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[0]_1\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[0]_2\,
      O => \result_E1[0]_i_3_n_0\
    );
\result_E1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[10]_i_2_n_0\,
      I1 => \result_E1_reg[15]\(3),
      I2 => \result_E1[10]_i_3_n_0\,
      I3 => \result_E1_reg[15]\(2),
      I4 => \result_E1[11]_i_3_n_0\,
      O => D(10)
    );
\result_E1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[15]\(1),
      I1 => \result_E1_reg[15]\(2),
      I2 => \result_E1_reg[9]_1\,
      I3 => \result_E1_reg[15]\(0),
      I4 => \result_E1_reg[9]_2\,
      O => \result_E1[10]_i_2_n_0\
    );
\result_E1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[10]\,
      I1 => \result_E1_reg[10]_0\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[10]_1\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[10]_2\,
      O => \result_E1[10]_i_3_n_0\
    );
\result_E1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[11]_i_2_n_0\,
      I1 => \result_E1_reg[15]\(3),
      I2 => \result_E1[11]_i_3_n_0\,
      I3 => \result_E1_reg[15]\(2),
      I4 => \result_E1[12]_i_3_n_0\,
      O => D(11)
    );
\result_E1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[15]\(1),
      I1 => \result_E1_reg[15]\(2),
      I2 => \result_E1_reg[10]_1\,
      I3 => \result_E1_reg[15]\(0),
      I4 => \result_E1_reg[10]_2\,
      O => \result_E1[11]_i_2_n_0\
    );
\result_E1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[11]\,
      I1 => \result_E1_reg[11]_0\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[11]_1\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[11]_2\,
      O => \result_E1[11]_i_3_n_0\
    );
\result_E1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[12]_i_2_n_0\,
      I1 => \result_E1_reg[15]\(3),
      I2 => \result_E1[12]_i_3_n_0\,
      I3 => \result_E1_reg[15]\(2),
      I4 => \result_E1[13]_i_3_n_0\,
      O => D(12)
    );
\result_E1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[15]\(1),
      I1 => \result_E1_reg[15]\(2),
      I2 => \result_E1_reg[11]_1\,
      I3 => \result_E1_reg[15]\(0),
      I4 => \result_E1_reg[11]_2\,
      O => \result_E1[12]_i_2_n_0\
    );
\result_E1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[12]\,
      I1 => \result_E1_reg[12]_0\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[12]_1\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[12]_2\,
      O => \result_E1[12]_i_3_n_0\
    );
\result_E1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[13]_i_2_n_0\,
      I1 => \result_E1_reg[15]\(3),
      I2 => \result_E1[13]_i_3_n_0\,
      I3 => \result_E1_reg[15]\(2),
      I4 => \result_E1[14]_i_3_n_0\,
      O => D(13)
    );
\result_E1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[15]\(1),
      I1 => \result_E1_reg[15]\(2),
      I2 => \result_E1_reg[12]_1\,
      I3 => \result_E1_reg[15]\(0),
      I4 => \result_E1_reg[12]_2\,
      O => \result_E1[13]_i_2_n_0\
    );
\result_E1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[13]\,
      I1 => \result_E1_reg[13]_0\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[13]_1\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[13]_2\,
      O => \result_E1[13]_i_3_n_0\
    );
\result_E1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[14]_i_2_n_0\,
      I1 => \result_E1_reg[15]\(3),
      I2 => \result_E1[14]_i_3_n_0\,
      I3 => \result_E1_reg[15]\(2),
      I4 => \result_E1[15]_i_3_n_0\,
      O => D(14)
    );
\result_E1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[15]\(1),
      I1 => \result_E1_reg[15]\(2),
      I2 => \result_E1_reg[13]_1\,
      I3 => \result_E1_reg[15]\(0),
      I4 => \result_E1_reg[13]_2\,
      O => \result_E1[14]_i_2_n_0\
    );
\result_E1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[14]\,
      I1 => \result_E1_reg[14]_0\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[14]_1\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[14]_2\,
      O => \result_E1[14]_i_3_n_0\
    );
\result_E1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[15]_i_2_n_0\,
      I1 => \result_E1_reg[15]\(3),
      I2 => \result_E1[15]_i_3_n_0\,
      I3 => \result_E1_reg[15]\(2),
      I4 => \result_E1[15]_i_4_n_0\,
      O => D(15)
    );
\result_E1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[15]\(1),
      I1 => \result_E1_reg[15]\(2),
      I2 => \result_E1_reg[14]_1\,
      I3 => \result_E1_reg[15]\(0),
      I4 => \result_E1_reg[14]_2\,
      O => \result_E1[15]_i_2_n_0\
    );
\result_E1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[15]_4\,
      I1 => \result_E1_reg[15]_5\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[15]_6\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[15]_7\,
      O => \result_E1[15]_i_3_n_0\
    );
\result_E1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[15]_0\,
      I1 => \result_E1_reg[15]_1\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[15]_2\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[15]_3\,
      O => \result_E1[15]_i_4_n_0\
    );
\result_E1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[1]_i_2_n_0\,
      I1 => \result_E1_reg[15]\(3),
      I2 => \result_E1[1]_i_3_n_0\,
      I3 => \result_E1_reg[15]\(2),
      I4 => \result_E1[2]_i_3_n_0\,
      O => D(1)
    );
\result_E1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[15]\(1),
      I1 => \result_E1_reg[15]\(2),
      I2 => \result_E1_reg[0]_1\,
      I3 => \result_E1_reg[15]\(0),
      I4 => \result_E1_reg[0]_2\,
      O => \result_E1[1]_i_2_n_0\
    );
\result_E1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[1]\,
      I1 => \result_E1_reg[1]_0\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[1]_1\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[1]_2\,
      O => \result_E1[1]_i_3_n_0\
    );
\result_E1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[2]_i_2_n_0\,
      I1 => \result_E1_reg[15]\(3),
      I2 => \result_E1[2]_i_3_n_0\,
      I3 => \result_E1_reg[15]\(2),
      I4 => \result_E1[3]_i_3_n_0\,
      O => D(2)
    );
\result_E1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[15]\(1),
      I1 => \result_E1_reg[15]\(2),
      I2 => \result_E1_reg[1]_1\,
      I3 => \result_E1_reg[15]\(0),
      I4 => \result_E1_reg[1]_2\,
      O => \result_E1[2]_i_2_n_0\
    );
\result_E1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[2]\,
      I1 => \result_E1_reg[2]_0\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[2]_1\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[2]_2\,
      O => \result_E1[2]_i_3_n_0\
    );
\result_E1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[3]_i_2_n_0\,
      I1 => \result_E1_reg[15]\(3),
      I2 => \result_E1[3]_i_3_n_0\,
      I3 => \result_E1_reg[15]\(2),
      I4 => \result_E1[4]_i_3_n_0\,
      O => D(3)
    );
\result_E1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[15]\(1),
      I1 => \result_E1_reg[15]\(2),
      I2 => \result_E1_reg[2]_1\,
      I3 => \result_E1_reg[15]\(0),
      I4 => \result_E1_reg[2]_2\,
      O => \result_E1[3]_i_2_n_0\
    );
\result_E1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[3]\,
      I1 => \result_E1_reg[3]_0\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[3]_1\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[3]_2\,
      O => \result_E1[3]_i_3_n_0\
    );
\result_E1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[4]_i_2_n_0\,
      I1 => \result_E1_reg[15]\(3),
      I2 => \result_E1[4]_i_3_n_0\,
      I3 => \result_E1_reg[15]\(2),
      I4 => \result_E1[5]_i_3_n_0\,
      O => D(4)
    );
\result_E1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[15]\(1),
      I1 => \result_E1_reg[15]\(2),
      I2 => \result_E1_reg[3]_1\,
      I3 => \result_E1_reg[15]\(0),
      I4 => \result_E1_reg[3]_2\,
      O => \result_E1[4]_i_2_n_0\
    );
\result_E1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[4]\,
      I1 => \result_E1_reg[4]_0\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[4]_1\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[4]_2\,
      O => \result_E1[4]_i_3_n_0\
    );
\result_E1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[5]_i_2_n_0\,
      I1 => \result_E1_reg[15]\(3),
      I2 => \result_E1[5]_i_3_n_0\,
      I3 => \result_E1_reg[15]\(2),
      I4 => \result_E1[6]_i_3_n_0\,
      O => D(5)
    );
\result_E1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[15]\(1),
      I1 => \result_E1_reg[15]\(2),
      I2 => \result_E1_reg[4]_1\,
      I3 => \result_E1_reg[15]\(0),
      I4 => \result_E1_reg[4]_2\,
      O => \result_E1[5]_i_2_n_0\
    );
\result_E1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[5]\,
      I1 => \result_E1_reg[5]_0\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[5]_1\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[5]_2\,
      O => \result_E1[5]_i_3_n_0\
    );
\result_E1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[6]_i_2_n_0\,
      I1 => \result_E1_reg[15]\(3),
      I2 => \result_E1[6]_i_3_n_0\,
      I3 => \result_E1_reg[15]\(2),
      I4 => \result_E1[7]_i_3_n_0\,
      O => D(6)
    );
\result_E1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[15]\(1),
      I1 => \result_E1_reg[15]\(2),
      I2 => \result_E1_reg[5]_1\,
      I3 => \result_E1_reg[15]\(0),
      I4 => \result_E1_reg[5]_2\,
      O => \result_E1[6]_i_2_n_0\
    );
\result_E1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[6]\,
      I1 => \result_E1_reg[6]_0\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[6]_1\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[6]_2\,
      O => \result_E1[6]_i_3_n_0\
    );
\result_E1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[7]_i_2_n_0\,
      I1 => \result_E1_reg[15]\(3),
      I2 => \result_E1[7]_i_3_n_0\,
      I3 => \result_E1_reg[15]\(2),
      I4 => \result_E1[8]_i_3_n_0\,
      O => D(7)
    );
\result_E1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[15]\(1),
      I1 => \result_E1_reg[15]\(2),
      I2 => \result_E1_reg[6]_1\,
      I3 => \result_E1_reg[15]\(0),
      I4 => \result_E1_reg[6]_2\,
      O => \result_E1[7]_i_2_n_0\
    );
\result_E1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[7]\,
      I1 => \result_E1_reg[7]_0\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[7]_1\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[7]_2\,
      O => \result_E1[7]_i_3_n_0\
    );
\result_E1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[8]_i_2_n_0\,
      I1 => \result_E1_reg[15]\(3),
      I2 => \result_E1[8]_i_3_n_0\,
      I3 => \result_E1_reg[15]\(2),
      I4 => \result_E1[9]_i_3_n_0\,
      O => D(8)
    );
\result_E1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[15]\(1),
      I1 => \result_E1_reg[15]\(2),
      I2 => \result_E1_reg[7]_1\,
      I3 => \result_E1_reg[15]\(0),
      I4 => \result_E1_reg[7]_2\,
      O => \result_E1[8]_i_2_n_0\
    );
\result_E1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[8]\,
      I1 => \result_E1_reg[8]_0\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[8]_1\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[8]_2\,
      O => \result_E1[8]_i_3_n_0\
    );
\result_E1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_E1[9]_i_2_n_0\,
      I1 => \result_E1_reg[15]\(3),
      I2 => \result_E1[9]_i_3_n_0\,
      I3 => \result_E1_reg[15]\(2),
      I4 => \result_E1[10]_i_3_n_0\,
      O => D(9)
    );
\result_E1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_E1_reg[15]\(1),
      I1 => \result_E1_reg[15]\(2),
      I2 => \result_E1_reg[8]_1\,
      I3 => \result_E1_reg[15]\(0),
      I4 => \result_E1_reg[8]_2\,
      O => \result_E1[9]_i_2_n_0\
    );
\result_E1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_E1_reg[9]\,
      I1 => \result_E1_reg[9]_0\,
      I2 => \result_E1_reg[15]\(1),
      I3 => \result_E1_reg[9]_1\,
      I4 => \result_E1_reg[15]\(0),
      I5 => \result_E1_reg[9]_2\,
      O => \result_E1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_F2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_2 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_2;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_2 is
  signal \result_F2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_F2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_F2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[0]_i_2_n_0\,
      I1 => \result_F2_reg[15]\(3),
      I2 => \result_F2[0]_i_3_n_0\,
      I3 => \result_F2_reg[15]\(2),
      I4 => \result_F2[1]_i_3_n_0\,
      O => D(0)
    );
\result_F2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\(1),
      I1 => \result_F2_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_F2_reg[15]\(0),
      I4 => Q(68),
      O => \result_F2[0]_i_2_n_0\
    );
\result_F2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(64),
      O => \result_F2[0]_i_3_n_0\
    );
\result_F2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[10]_i_2_n_0\,
      I1 => \result_F2_reg[15]\(3),
      I2 => \result_F2[10]_i_3_n_0\,
      I3 => \result_F2_reg[15]\(2),
      I4 => \result_F2[11]_i_3_n_0\,
      O => D(10)
    );
\result_F2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\(1),
      I1 => \result_F2_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_F2_reg[15]\(0),
      I4 => Q(28),
      O => \result_F2[10]_i_2_n_0\
    );
\result_F2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(24),
      O => \result_F2[10]_i_3_n_0\
    );
\result_F2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[11]_i_2_n_0\,
      I1 => \result_F2_reg[15]\(3),
      I2 => \result_F2[11]_i_3_n_0\,
      I3 => \result_F2_reg[15]\(2),
      I4 => \result_F2[12]_i_3_n_0\,
      O => D(11)
    );
\result_F2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\(1),
      I1 => \result_F2_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_F2_reg[15]\(0),
      I4 => Q(24),
      O => \result_F2[11]_i_2_n_0\
    );
\result_F2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(20),
      O => \result_F2[11]_i_3_n_0\
    );
\result_F2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[12]_i_2_n_0\,
      I1 => \result_F2_reg[15]\(3),
      I2 => \result_F2[12]_i_3_n_0\,
      I3 => \result_F2_reg[15]\(2),
      I4 => \result_F2[13]_i_3_n_0\,
      O => D(12)
    );
\result_F2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\(1),
      I1 => \result_F2_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_F2_reg[15]\(0),
      I4 => Q(20),
      O => \result_F2[12]_i_2_n_0\
    );
\result_F2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(16),
      O => \result_F2[12]_i_3_n_0\
    );
\result_F2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[13]_i_2_n_0\,
      I1 => \result_F2_reg[15]\(3),
      I2 => \result_F2[13]_i_3_n_0\,
      I3 => \result_F2_reg[15]\(2),
      I4 => \result_F2[14]_i_3_n_0\,
      O => D(13)
    );
\result_F2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\(1),
      I1 => \result_F2_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_F2_reg[15]\(0),
      I4 => Q(16),
      O => \result_F2[13]_i_2_n_0\
    );
\result_F2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(12),
      O => \result_F2[13]_i_3_n_0\
    );
\result_F2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[14]_i_2_n_0\,
      I1 => \result_F2_reg[15]\(3),
      I2 => \result_F2[14]_i_3_n_0\,
      I3 => \result_F2_reg[15]\(2),
      I4 => \result_F2[15]_i_3_n_0\,
      O => D(14)
    );
\result_F2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\(1),
      I1 => \result_F2_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_F2_reg[15]\(0),
      I4 => Q(12),
      O => \result_F2[14]_i_2_n_0\
    );
\result_F2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(8),
      O => \result_F2[14]_i_3_n_0\
    );
\result_F2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[15]_i_2_n_0\,
      I1 => \result_F2_reg[15]\(3),
      I2 => \result_F2[15]_i_3_n_0\,
      I3 => \result_F2_reg[15]\(2),
      I4 => \result_F2[15]_i_4_n_0\,
      O => D(15)
    );
\result_F2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\(1),
      I1 => \result_F2_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_F2_reg[15]\(0),
      I4 => Q(8),
      O => \result_F2[15]_i_2_n_0\
    );
\result_F2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(4),
      O => \result_F2[15]_i_3_n_0\
    );
\result_F2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(0),
      O => \result_F2[15]_i_4_n_0\
    );
\result_F2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[1]_i_2_n_0\,
      I1 => \result_F2_reg[15]\(3),
      I2 => \result_F2[1]_i_3_n_0\,
      I3 => \result_F2_reg[15]\(2),
      I4 => \result_F2[2]_i_3_n_0\,
      O => D(1)
    );
\result_F2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\(1),
      I1 => \result_F2_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_F2_reg[15]\(0),
      I4 => Q(64),
      O => \result_F2[1]_i_2_n_0\
    );
\result_F2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(60),
      O => \result_F2[1]_i_3_n_0\
    );
\result_F2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[2]_i_2_n_0\,
      I1 => \result_F2_reg[15]\(3),
      I2 => \result_F2[2]_i_3_n_0\,
      I3 => \result_F2_reg[15]\(2),
      I4 => \result_F2[3]_i_3_n_0\,
      O => D(2)
    );
\result_F2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\(1),
      I1 => \result_F2_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_F2_reg[15]\(0),
      I4 => Q(60),
      O => \result_F2[2]_i_2_n_0\
    );
\result_F2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(56),
      O => \result_F2[2]_i_3_n_0\
    );
\result_F2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[3]_i_2_n_0\,
      I1 => \result_F2_reg[15]\(3),
      I2 => \result_F2[3]_i_3_n_0\,
      I3 => \result_F2_reg[15]\(2),
      I4 => \result_F2[4]_i_3_n_0\,
      O => D(3)
    );
\result_F2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\(1),
      I1 => \result_F2_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_F2_reg[15]\(0),
      I4 => Q(56),
      O => \result_F2[3]_i_2_n_0\
    );
\result_F2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(52),
      O => \result_F2[3]_i_3_n_0\
    );
\result_F2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[4]_i_2_n_0\,
      I1 => \result_F2_reg[15]\(3),
      I2 => \result_F2[4]_i_3_n_0\,
      I3 => \result_F2_reg[15]\(2),
      I4 => \result_F2[5]_i_3_n_0\,
      O => D(4)
    );
\result_F2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\(1),
      I1 => \result_F2_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_F2_reg[15]\(0),
      I4 => Q(52),
      O => \result_F2[4]_i_2_n_0\
    );
\result_F2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(48),
      O => \result_F2[4]_i_3_n_0\
    );
\result_F2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[5]_i_2_n_0\,
      I1 => \result_F2_reg[15]\(3),
      I2 => \result_F2[5]_i_3_n_0\,
      I3 => \result_F2_reg[15]\(2),
      I4 => \result_F2[6]_i_3_n_0\,
      O => D(5)
    );
\result_F2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\(1),
      I1 => \result_F2_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_F2_reg[15]\(0),
      I4 => Q(48),
      O => \result_F2[5]_i_2_n_0\
    );
\result_F2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(44),
      O => \result_F2[5]_i_3_n_0\
    );
\result_F2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[6]_i_2_n_0\,
      I1 => \result_F2_reg[15]\(3),
      I2 => \result_F2[6]_i_3_n_0\,
      I3 => \result_F2_reg[15]\(2),
      I4 => \result_F2[7]_i_3_n_0\,
      O => D(6)
    );
\result_F2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\(1),
      I1 => \result_F2_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_F2_reg[15]\(0),
      I4 => Q(44),
      O => \result_F2[6]_i_2_n_0\
    );
\result_F2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(40),
      O => \result_F2[6]_i_3_n_0\
    );
\result_F2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[7]_i_2_n_0\,
      I1 => \result_F2_reg[15]\(3),
      I2 => \result_F2[7]_i_3_n_0\,
      I3 => \result_F2_reg[15]\(2),
      I4 => \result_F2[8]_i_3_n_0\,
      O => D(7)
    );
\result_F2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\(1),
      I1 => \result_F2_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_F2_reg[15]\(0),
      I4 => Q(40),
      O => \result_F2[7]_i_2_n_0\
    );
\result_F2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(36),
      O => \result_F2[7]_i_3_n_0\
    );
\result_F2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[8]_i_2_n_0\,
      I1 => \result_F2_reg[15]\(3),
      I2 => \result_F2[8]_i_3_n_0\,
      I3 => \result_F2_reg[15]\(2),
      I4 => \result_F2[9]_i_3_n_0\,
      O => D(8)
    );
\result_F2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\(1),
      I1 => \result_F2_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_F2_reg[15]\(0),
      I4 => Q(36),
      O => \result_F2[8]_i_2_n_0\
    );
\result_F2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(32),
      O => \result_F2[8]_i_3_n_0\
    );
\result_F2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_F2[9]_i_2_n_0\,
      I1 => \result_F2_reg[15]\(3),
      I2 => \result_F2[9]_i_3_n_0\,
      I3 => \result_F2_reg[15]\(2),
      I4 => \result_F2[10]_i_3_n_0\,
      O => D(9)
    );
\result_F2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_F2_reg[15]\(1),
      I1 => \result_F2_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_F2_reg[15]\(0),
      I4 => Q(32),
      O => \result_F2[9]_i_2_n_0\
    );
\result_F2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_F2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_F2_reg[15]\(0),
      I5 => Q(28),
      O => \result_F2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_G1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_3 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_3;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_3 is
  signal \result_G1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_G1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_G1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[0]_i_2_n_0\,
      I1 => \result_G1_reg[15]\(3),
      I2 => \result_G1[0]_i_3_n_0\,
      I3 => \result_G1_reg[15]\(2),
      I4 => \result_G1[1]_i_3_n_0\,
      O => D(0)
    );
\result_G1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[15]\(1),
      I1 => \result_G1_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_G1_reg[15]\(0),
      I4 => Q(68),
      O => \result_G1[0]_i_2_n_0\
    );
\result_G1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(64),
      O => \result_G1[0]_i_3_n_0\
    );
\result_G1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[10]_i_2_n_0\,
      I1 => \result_G1_reg[15]\(3),
      I2 => \result_G1[10]_i_3_n_0\,
      I3 => \result_G1_reg[15]\(2),
      I4 => \result_G1[11]_i_3_n_0\,
      O => D(10)
    );
\result_G1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[15]\(1),
      I1 => \result_G1_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_G1_reg[15]\(0),
      I4 => Q(28),
      O => \result_G1[10]_i_2_n_0\
    );
\result_G1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(24),
      O => \result_G1[10]_i_3_n_0\
    );
\result_G1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[11]_i_2_n_0\,
      I1 => \result_G1_reg[15]\(3),
      I2 => \result_G1[11]_i_3_n_0\,
      I3 => \result_G1_reg[15]\(2),
      I4 => \result_G1[12]_i_3_n_0\,
      O => D(11)
    );
\result_G1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[15]\(1),
      I1 => \result_G1_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_G1_reg[15]\(0),
      I4 => Q(24),
      O => \result_G1[11]_i_2_n_0\
    );
\result_G1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(20),
      O => \result_G1[11]_i_3_n_0\
    );
\result_G1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[12]_i_2_n_0\,
      I1 => \result_G1_reg[15]\(3),
      I2 => \result_G1[12]_i_3_n_0\,
      I3 => \result_G1_reg[15]\(2),
      I4 => \result_G1[13]_i_3_n_0\,
      O => D(12)
    );
\result_G1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[15]\(1),
      I1 => \result_G1_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_G1_reg[15]\(0),
      I4 => Q(20),
      O => \result_G1[12]_i_2_n_0\
    );
\result_G1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(16),
      O => \result_G1[12]_i_3_n_0\
    );
\result_G1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[13]_i_2_n_0\,
      I1 => \result_G1_reg[15]\(3),
      I2 => \result_G1[13]_i_3_n_0\,
      I3 => \result_G1_reg[15]\(2),
      I4 => \result_G1[14]_i_3_n_0\,
      O => D(13)
    );
\result_G1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[15]\(1),
      I1 => \result_G1_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_G1_reg[15]\(0),
      I4 => Q(16),
      O => \result_G1[13]_i_2_n_0\
    );
\result_G1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(12),
      O => \result_G1[13]_i_3_n_0\
    );
\result_G1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[14]_i_2_n_0\,
      I1 => \result_G1_reg[15]\(3),
      I2 => \result_G1[14]_i_3_n_0\,
      I3 => \result_G1_reg[15]\(2),
      I4 => \result_G1[15]_i_3_n_0\,
      O => D(14)
    );
\result_G1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[15]\(1),
      I1 => \result_G1_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_G1_reg[15]\(0),
      I4 => Q(12),
      O => \result_G1[14]_i_2_n_0\
    );
\result_G1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(8),
      O => \result_G1[14]_i_3_n_0\
    );
\result_G1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[15]_i_2_n_0\,
      I1 => \result_G1_reg[15]\(3),
      I2 => \result_G1[15]_i_3_n_0\,
      I3 => \result_G1_reg[15]\(2),
      I4 => \result_G1[15]_i_4_n_0\,
      O => D(15)
    );
\result_G1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[15]\(1),
      I1 => \result_G1_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_G1_reg[15]\(0),
      I4 => Q(8),
      O => \result_G1[15]_i_2_n_0\
    );
\result_G1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(4),
      O => \result_G1[15]_i_3_n_0\
    );
\result_G1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(0),
      O => \result_G1[15]_i_4_n_0\
    );
\result_G1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[1]_i_2_n_0\,
      I1 => \result_G1_reg[15]\(3),
      I2 => \result_G1[1]_i_3_n_0\,
      I3 => \result_G1_reg[15]\(2),
      I4 => \result_G1[2]_i_3_n_0\,
      O => D(1)
    );
\result_G1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[15]\(1),
      I1 => \result_G1_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_G1_reg[15]\(0),
      I4 => Q(64),
      O => \result_G1[1]_i_2_n_0\
    );
\result_G1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(60),
      O => \result_G1[1]_i_3_n_0\
    );
\result_G1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[2]_i_2_n_0\,
      I1 => \result_G1_reg[15]\(3),
      I2 => \result_G1[2]_i_3_n_0\,
      I3 => \result_G1_reg[15]\(2),
      I4 => \result_G1[3]_i_3_n_0\,
      O => D(2)
    );
\result_G1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[15]\(1),
      I1 => \result_G1_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_G1_reg[15]\(0),
      I4 => Q(60),
      O => \result_G1[2]_i_2_n_0\
    );
\result_G1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(56),
      O => \result_G1[2]_i_3_n_0\
    );
\result_G1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[3]_i_2_n_0\,
      I1 => \result_G1_reg[15]\(3),
      I2 => \result_G1[3]_i_3_n_0\,
      I3 => \result_G1_reg[15]\(2),
      I4 => \result_G1[4]_i_3_n_0\,
      O => D(3)
    );
\result_G1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[15]\(1),
      I1 => \result_G1_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_G1_reg[15]\(0),
      I4 => Q(56),
      O => \result_G1[3]_i_2_n_0\
    );
\result_G1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(52),
      O => \result_G1[3]_i_3_n_0\
    );
\result_G1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[4]_i_2_n_0\,
      I1 => \result_G1_reg[15]\(3),
      I2 => \result_G1[4]_i_3_n_0\,
      I3 => \result_G1_reg[15]\(2),
      I4 => \result_G1[5]_i_3_n_0\,
      O => D(4)
    );
\result_G1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[15]\(1),
      I1 => \result_G1_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_G1_reg[15]\(0),
      I4 => Q(52),
      O => \result_G1[4]_i_2_n_0\
    );
\result_G1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(48),
      O => \result_G1[4]_i_3_n_0\
    );
\result_G1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[5]_i_2_n_0\,
      I1 => \result_G1_reg[15]\(3),
      I2 => \result_G1[5]_i_3_n_0\,
      I3 => \result_G1_reg[15]\(2),
      I4 => \result_G1[6]_i_3_n_0\,
      O => D(5)
    );
\result_G1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[15]\(1),
      I1 => \result_G1_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_G1_reg[15]\(0),
      I4 => Q(48),
      O => \result_G1[5]_i_2_n_0\
    );
\result_G1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(44),
      O => \result_G1[5]_i_3_n_0\
    );
\result_G1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[6]_i_2_n_0\,
      I1 => \result_G1_reg[15]\(3),
      I2 => \result_G1[6]_i_3_n_0\,
      I3 => \result_G1_reg[15]\(2),
      I4 => \result_G1[7]_i_3_n_0\,
      O => D(6)
    );
\result_G1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[15]\(1),
      I1 => \result_G1_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_G1_reg[15]\(0),
      I4 => Q(44),
      O => \result_G1[6]_i_2_n_0\
    );
\result_G1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(40),
      O => \result_G1[6]_i_3_n_0\
    );
\result_G1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[7]_i_2_n_0\,
      I1 => \result_G1_reg[15]\(3),
      I2 => \result_G1[7]_i_3_n_0\,
      I3 => \result_G1_reg[15]\(2),
      I4 => \result_G1[8]_i_3_n_0\,
      O => D(7)
    );
\result_G1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[15]\(1),
      I1 => \result_G1_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_G1_reg[15]\(0),
      I4 => Q(40),
      O => \result_G1[7]_i_2_n_0\
    );
\result_G1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(36),
      O => \result_G1[7]_i_3_n_0\
    );
\result_G1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[8]_i_2_n_0\,
      I1 => \result_G1_reg[15]\(3),
      I2 => \result_G1[8]_i_3_n_0\,
      I3 => \result_G1_reg[15]\(2),
      I4 => \result_G1[9]_i_3_n_0\,
      O => D(8)
    );
\result_G1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[15]\(1),
      I1 => \result_G1_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_G1_reg[15]\(0),
      I4 => Q(36),
      O => \result_G1[8]_i_2_n_0\
    );
\result_G1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(32),
      O => \result_G1[8]_i_3_n_0\
    );
\result_G1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G1[9]_i_2_n_0\,
      I1 => \result_G1_reg[15]\(3),
      I2 => \result_G1[9]_i_3_n_0\,
      I3 => \result_G1_reg[15]\(2),
      I4 => \result_G1[10]_i_3_n_0\,
      O => D(9)
    );
\result_G1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G1_reg[15]\(1),
      I1 => \result_G1_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_G1_reg[15]\(0),
      I4 => Q(32),
      O => \result_G1[9]_i_2_n_0\
    );
\result_G1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_G1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_G1_reg[15]\(0),
      I5 => Q(28),
      O => \result_G1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_G2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_4 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_4;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_4 is
  signal \result_G2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_G2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_G2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[0]_i_2_n_0\,
      I1 => \result_G2_reg[15]\(3),
      I2 => \result_G2[0]_i_3_n_0\,
      I3 => \result_G2_reg[15]\(2),
      I4 => \result_G2[1]_i_3_n_0\,
      O => D(0)
    );
\result_G2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\(1),
      I1 => \result_G2_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_G2_reg[15]\(0),
      I4 => Q(68),
      O => \result_G2[0]_i_2_n_0\
    );
\result_G2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(64),
      O => \result_G2[0]_i_3_n_0\
    );
\result_G2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[10]_i_2_n_0\,
      I1 => \result_G2_reg[15]\(3),
      I2 => \result_G2[10]_i_3_n_0\,
      I3 => \result_G2_reg[15]\(2),
      I4 => \result_G2[11]_i_3_n_0\,
      O => D(10)
    );
\result_G2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\(1),
      I1 => \result_G2_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_G2_reg[15]\(0),
      I4 => Q(28),
      O => \result_G2[10]_i_2_n_0\
    );
\result_G2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(24),
      O => \result_G2[10]_i_3_n_0\
    );
\result_G2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[11]_i_2_n_0\,
      I1 => \result_G2_reg[15]\(3),
      I2 => \result_G2[11]_i_3_n_0\,
      I3 => \result_G2_reg[15]\(2),
      I4 => \result_G2[12]_i_3_n_0\,
      O => D(11)
    );
\result_G2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\(1),
      I1 => \result_G2_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_G2_reg[15]\(0),
      I4 => Q(24),
      O => \result_G2[11]_i_2_n_0\
    );
\result_G2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(20),
      O => \result_G2[11]_i_3_n_0\
    );
\result_G2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[12]_i_2_n_0\,
      I1 => \result_G2_reg[15]\(3),
      I2 => \result_G2[12]_i_3_n_0\,
      I3 => \result_G2_reg[15]\(2),
      I4 => \result_G2[13]_i_3_n_0\,
      O => D(12)
    );
\result_G2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\(1),
      I1 => \result_G2_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_G2_reg[15]\(0),
      I4 => Q(20),
      O => \result_G2[12]_i_2_n_0\
    );
\result_G2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(16),
      O => \result_G2[12]_i_3_n_0\
    );
\result_G2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[13]_i_2_n_0\,
      I1 => \result_G2_reg[15]\(3),
      I2 => \result_G2[13]_i_3_n_0\,
      I3 => \result_G2_reg[15]\(2),
      I4 => \result_G2[14]_i_3_n_0\,
      O => D(13)
    );
\result_G2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\(1),
      I1 => \result_G2_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_G2_reg[15]\(0),
      I4 => Q(16),
      O => \result_G2[13]_i_2_n_0\
    );
\result_G2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(12),
      O => \result_G2[13]_i_3_n_0\
    );
\result_G2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[14]_i_2_n_0\,
      I1 => \result_G2_reg[15]\(3),
      I2 => \result_G2[14]_i_3_n_0\,
      I3 => \result_G2_reg[15]\(2),
      I4 => \result_G2[15]_i_3_n_0\,
      O => D(14)
    );
\result_G2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\(1),
      I1 => \result_G2_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_G2_reg[15]\(0),
      I4 => Q(12),
      O => \result_G2[14]_i_2_n_0\
    );
\result_G2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(8),
      O => \result_G2[14]_i_3_n_0\
    );
\result_G2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[15]_i_2_n_0\,
      I1 => \result_G2_reg[15]\(3),
      I2 => \result_G2[15]_i_3_n_0\,
      I3 => \result_G2_reg[15]\(2),
      I4 => \result_G2[15]_i_4_n_0\,
      O => D(15)
    );
\result_G2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\(1),
      I1 => \result_G2_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_G2_reg[15]\(0),
      I4 => Q(8),
      O => \result_G2[15]_i_2_n_0\
    );
\result_G2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(4),
      O => \result_G2[15]_i_3_n_0\
    );
\result_G2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(0),
      O => \result_G2[15]_i_4_n_0\
    );
\result_G2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[1]_i_2_n_0\,
      I1 => \result_G2_reg[15]\(3),
      I2 => \result_G2[1]_i_3_n_0\,
      I3 => \result_G2_reg[15]\(2),
      I4 => \result_G2[2]_i_3_n_0\,
      O => D(1)
    );
\result_G2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\(1),
      I1 => \result_G2_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_G2_reg[15]\(0),
      I4 => Q(64),
      O => \result_G2[1]_i_2_n_0\
    );
\result_G2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(60),
      O => \result_G2[1]_i_3_n_0\
    );
\result_G2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[2]_i_2_n_0\,
      I1 => \result_G2_reg[15]\(3),
      I2 => \result_G2[2]_i_3_n_0\,
      I3 => \result_G2_reg[15]\(2),
      I4 => \result_G2[3]_i_3_n_0\,
      O => D(2)
    );
\result_G2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\(1),
      I1 => \result_G2_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_G2_reg[15]\(0),
      I4 => Q(60),
      O => \result_G2[2]_i_2_n_0\
    );
\result_G2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(56),
      O => \result_G2[2]_i_3_n_0\
    );
\result_G2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[3]_i_2_n_0\,
      I1 => \result_G2_reg[15]\(3),
      I2 => \result_G2[3]_i_3_n_0\,
      I3 => \result_G2_reg[15]\(2),
      I4 => \result_G2[4]_i_3_n_0\,
      O => D(3)
    );
\result_G2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\(1),
      I1 => \result_G2_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_G2_reg[15]\(0),
      I4 => Q(56),
      O => \result_G2[3]_i_2_n_0\
    );
\result_G2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(52),
      O => \result_G2[3]_i_3_n_0\
    );
\result_G2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[4]_i_2_n_0\,
      I1 => \result_G2_reg[15]\(3),
      I2 => \result_G2[4]_i_3_n_0\,
      I3 => \result_G2_reg[15]\(2),
      I4 => \result_G2[5]_i_3_n_0\,
      O => D(4)
    );
\result_G2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\(1),
      I1 => \result_G2_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_G2_reg[15]\(0),
      I4 => Q(52),
      O => \result_G2[4]_i_2_n_0\
    );
\result_G2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(48),
      O => \result_G2[4]_i_3_n_0\
    );
\result_G2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[5]_i_2_n_0\,
      I1 => \result_G2_reg[15]\(3),
      I2 => \result_G2[5]_i_3_n_0\,
      I3 => \result_G2_reg[15]\(2),
      I4 => \result_G2[6]_i_3_n_0\,
      O => D(5)
    );
\result_G2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\(1),
      I1 => \result_G2_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_G2_reg[15]\(0),
      I4 => Q(48),
      O => \result_G2[5]_i_2_n_0\
    );
\result_G2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(44),
      O => \result_G2[5]_i_3_n_0\
    );
\result_G2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[6]_i_2_n_0\,
      I1 => \result_G2_reg[15]\(3),
      I2 => \result_G2[6]_i_3_n_0\,
      I3 => \result_G2_reg[15]\(2),
      I4 => \result_G2[7]_i_3_n_0\,
      O => D(6)
    );
\result_G2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\(1),
      I1 => \result_G2_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_G2_reg[15]\(0),
      I4 => Q(44),
      O => \result_G2[6]_i_2_n_0\
    );
\result_G2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(40),
      O => \result_G2[6]_i_3_n_0\
    );
\result_G2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[7]_i_2_n_0\,
      I1 => \result_G2_reg[15]\(3),
      I2 => \result_G2[7]_i_3_n_0\,
      I3 => \result_G2_reg[15]\(2),
      I4 => \result_G2[8]_i_3_n_0\,
      O => D(7)
    );
\result_G2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\(1),
      I1 => \result_G2_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_G2_reg[15]\(0),
      I4 => Q(40),
      O => \result_G2[7]_i_2_n_0\
    );
\result_G2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(36),
      O => \result_G2[7]_i_3_n_0\
    );
\result_G2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[8]_i_2_n_0\,
      I1 => \result_G2_reg[15]\(3),
      I2 => \result_G2[8]_i_3_n_0\,
      I3 => \result_G2_reg[15]\(2),
      I4 => \result_G2[9]_i_3_n_0\,
      O => D(8)
    );
\result_G2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\(1),
      I1 => \result_G2_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_G2_reg[15]\(0),
      I4 => Q(36),
      O => \result_G2[8]_i_2_n_0\
    );
\result_G2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(32),
      O => \result_G2[8]_i_3_n_0\
    );
\result_G2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_G2[9]_i_2_n_0\,
      I1 => \result_G2_reg[15]\(3),
      I2 => \result_G2[9]_i_3_n_0\,
      I3 => \result_G2_reg[15]\(2),
      I4 => \result_G2[10]_i_3_n_0\,
      O => D(9)
    );
\result_G2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_G2_reg[15]\(1),
      I1 => \result_G2_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_G2_reg[15]\(0),
      I4 => Q(32),
      O => \result_G2[9]_i_2_n_0\
    );
\result_G2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_G2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_G2_reg[15]\(0),
      I5 => Q(28),
      O => \result_G2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_H1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_5 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_5;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_5 is
  signal \result_H1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_H1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_H1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[0]_i_2_n_0\,
      I1 => \result_H1_reg[15]\(3),
      I2 => \result_H1[0]_i_3_n_0\,
      I3 => \result_H1_reg[15]\(2),
      I4 => \result_H1[1]_i_3_n_0\,
      O => D(0)
    );
\result_H1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[15]\(1),
      I1 => \result_H1_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_H1_reg[15]\(0),
      I4 => Q(68),
      O => \result_H1[0]_i_2_n_0\
    );
\result_H1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(64),
      O => \result_H1[0]_i_3_n_0\
    );
\result_H1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[10]_i_2_n_0\,
      I1 => \result_H1_reg[15]\(3),
      I2 => \result_H1[10]_i_3_n_0\,
      I3 => \result_H1_reg[15]\(2),
      I4 => \result_H1[11]_i_3_n_0\,
      O => D(10)
    );
\result_H1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[15]\(1),
      I1 => \result_H1_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_H1_reg[15]\(0),
      I4 => Q(28),
      O => \result_H1[10]_i_2_n_0\
    );
\result_H1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(24),
      O => \result_H1[10]_i_3_n_0\
    );
\result_H1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[11]_i_2_n_0\,
      I1 => \result_H1_reg[15]\(3),
      I2 => \result_H1[11]_i_3_n_0\,
      I3 => \result_H1_reg[15]\(2),
      I4 => \result_H1[12]_i_3_n_0\,
      O => D(11)
    );
\result_H1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[15]\(1),
      I1 => \result_H1_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_H1_reg[15]\(0),
      I4 => Q(24),
      O => \result_H1[11]_i_2_n_0\
    );
\result_H1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(20),
      O => \result_H1[11]_i_3_n_0\
    );
\result_H1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[12]_i_2_n_0\,
      I1 => \result_H1_reg[15]\(3),
      I2 => \result_H1[12]_i_3_n_0\,
      I3 => \result_H1_reg[15]\(2),
      I4 => \result_H1[13]_i_3_n_0\,
      O => D(12)
    );
\result_H1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[15]\(1),
      I1 => \result_H1_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_H1_reg[15]\(0),
      I4 => Q(20),
      O => \result_H1[12]_i_2_n_0\
    );
\result_H1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(16),
      O => \result_H1[12]_i_3_n_0\
    );
\result_H1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[13]_i_2_n_0\,
      I1 => \result_H1_reg[15]\(3),
      I2 => \result_H1[13]_i_3_n_0\,
      I3 => \result_H1_reg[15]\(2),
      I4 => \result_H1[14]_i_3_n_0\,
      O => D(13)
    );
\result_H1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[15]\(1),
      I1 => \result_H1_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_H1_reg[15]\(0),
      I4 => Q(16),
      O => \result_H1[13]_i_2_n_0\
    );
\result_H1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(12),
      O => \result_H1[13]_i_3_n_0\
    );
\result_H1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[14]_i_2_n_0\,
      I1 => \result_H1_reg[15]\(3),
      I2 => \result_H1[14]_i_3_n_0\,
      I3 => \result_H1_reg[15]\(2),
      I4 => \result_H1[15]_i_3_n_0\,
      O => D(14)
    );
\result_H1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[15]\(1),
      I1 => \result_H1_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_H1_reg[15]\(0),
      I4 => Q(12),
      O => \result_H1[14]_i_2_n_0\
    );
\result_H1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(8),
      O => \result_H1[14]_i_3_n_0\
    );
\result_H1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[15]_i_2_n_0\,
      I1 => \result_H1_reg[15]\(3),
      I2 => \result_H1[15]_i_3_n_0\,
      I3 => \result_H1_reg[15]\(2),
      I4 => \result_H1[15]_i_4_n_0\,
      O => D(15)
    );
\result_H1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[15]\(1),
      I1 => \result_H1_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_H1_reg[15]\(0),
      I4 => Q(8),
      O => \result_H1[15]_i_2_n_0\
    );
\result_H1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(4),
      O => \result_H1[15]_i_3_n_0\
    );
\result_H1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(0),
      O => \result_H1[15]_i_4_n_0\
    );
\result_H1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[1]_i_2_n_0\,
      I1 => \result_H1_reg[15]\(3),
      I2 => \result_H1[1]_i_3_n_0\,
      I3 => \result_H1_reg[15]\(2),
      I4 => \result_H1[2]_i_3_n_0\,
      O => D(1)
    );
\result_H1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[15]\(1),
      I1 => \result_H1_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_H1_reg[15]\(0),
      I4 => Q(64),
      O => \result_H1[1]_i_2_n_0\
    );
\result_H1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(60),
      O => \result_H1[1]_i_3_n_0\
    );
\result_H1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[2]_i_2_n_0\,
      I1 => \result_H1_reg[15]\(3),
      I2 => \result_H1[2]_i_3_n_0\,
      I3 => \result_H1_reg[15]\(2),
      I4 => \result_H1[3]_i_3_n_0\,
      O => D(2)
    );
\result_H1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[15]\(1),
      I1 => \result_H1_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_H1_reg[15]\(0),
      I4 => Q(60),
      O => \result_H1[2]_i_2_n_0\
    );
\result_H1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(56),
      O => \result_H1[2]_i_3_n_0\
    );
\result_H1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[3]_i_2_n_0\,
      I1 => \result_H1_reg[15]\(3),
      I2 => \result_H1[3]_i_3_n_0\,
      I3 => \result_H1_reg[15]\(2),
      I4 => \result_H1[4]_i_3_n_0\,
      O => D(3)
    );
\result_H1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[15]\(1),
      I1 => \result_H1_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_H1_reg[15]\(0),
      I4 => Q(56),
      O => \result_H1[3]_i_2_n_0\
    );
\result_H1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(52),
      O => \result_H1[3]_i_3_n_0\
    );
\result_H1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[4]_i_2_n_0\,
      I1 => \result_H1_reg[15]\(3),
      I2 => \result_H1[4]_i_3_n_0\,
      I3 => \result_H1_reg[15]\(2),
      I4 => \result_H1[5]_i_3_n_0\,
      O => D(4)
    );
\result_H1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[15]\(1),
      I1 => \result_H1_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_H1_reg[15]\(0),
      I4 => Q(52),
      O => \result_H1[4]_i_2_n_0\
    );
\result_H1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(48),
      O => \result_H1[4]_i_3_n_0\
    );
\result_H1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[5]_i_2_n_0\,
      I1 => \result_H1_reg[15]\(3),
      I2 => \result_H1[5]_i_3_n_0\,
      I3 => \result_H1_reg[15]\(2),
      I4 => \result_H1[6]_i_3_n_0\,
      O => D(5)
    );
\result_H1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[15]\(1),
      I1 => \result_H1_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_H1_reg[15]\(0),
      I4 => Q(48),
      O => \result_H1[5]_i_2_n_0\
    );
\result_H1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(44),
      O => \result_H1[5]_i_3_n_0\
    );
\result_H1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[6]_i_2_n_0\,
      I1 => \result_H1_reg[15]\(3),
      I2 => \result_H1[6]_i_3_n_0\,
      I3 => \result_H1_reg[15]\(2),
      I4 => \result_H1[7]_i_3_n_0\,
      O => D(6)
    );
\result_H1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[15]\(1),
      I1 => \result_H1_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_H1_reg[15]\(0),
      I4 => Q(44),
      O => \result_H1[6]_i_2_n_0\
    );
\result_H1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(40),
      O => \result_H1[6]_i_3_n_0\
    );
\result_H1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[7]_i_2_n_0\,
      I1 => \result_H1_reg[15]\(3),
      I2 => \result_H1[7]_i_3_n_0\,
      I3 => \result_H1_reg[15]\(2),
      I4 => \result_H1[8]_i_3_n_0\,
      O => D(7)
    );
\result_H1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[15]\(1),
      I1 => \result_H1_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_H1_reg[15]\(0),
      I4 => Q(40),
      O => \result_H1[7]_i_2_n_0\
    );
\result_H1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(36),
      O => \result_H1[7]_i_3_n_0\
    );
\result_H1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[8]_i_2_n_0\,
      I1 => \result_H1_reg[15]\(3),
      I2 => \result_H1[8]_i_3_n_0\,
      I3 => \result_H1_reg[15]\(2),
      I4 => \result_H1[9]_i_3_n_0\,
      O => D(8)
    );
\result_H1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[15]\(1),
      I1 => \result_H1_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_H1_reg[15]\(0),
      I4 => Q(36),
      O => \result_H1[8]_i_2_n_0\
    );
\result_H1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(32),
      O => \result_H1[8]_i_3_n_0\
    );
\result_H1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H1[9]_i_2_n_0\,
      I1 => \result_H1_reg[15]\(3),
      I2 => \result_H1[9]_i_3_n_0\,
      I3 => \result_H1_reg[15]\(2),
      I4 => \result_H1[10]_i_3_n_0\,
      O => D(9)
    );
\result_H1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H1_reg[15]\(1),
      I1 => \result_H1_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_H1_reg[15]\(0),
      I4 => Q(32),
      O => \result_H1[9]_i_2_n_0\
    );
\result_H1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_H1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_H1_reg[15]\(0),
      I5 => Q(28),
      O => \result_H1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_H2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_6 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_6;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_6 is
  signal \result_H2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_H2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_H2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[0]_i_2_n_0\,
      I1 => \result_H2_reg[15]\(3),
      I2 => \result_H2[0]_i_3_n_0\,
      I3 => \result_H2_reg[15]\(2),
      I4 => \result_H2[1]_i_3_n_0\,
      O => D(0)
    );
\result_H2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\(1),
      I1 => \result_H2_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_H2_reg[15]\(0),
      I4 => Q(68),
      O => \result_H2[0]_i_2_n_0\
    );
\result_H2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(64),
      O => \result_H2[0]_i_3_n_0\
    );
\result_H2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[10]_i_2_n_0\,
      I1 => \result_H2_reg[15]\(3),
      I2 => \result_H2[10]_i_3_n_0\,
      I3 => \result_H2_reg[15]\(2),
      I4 => \result_H2[11]_i_3_n_0\,
      O => D(10)
    );
\result_H2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\(1),
      I1 => \result_H2_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_H2_reg[15]\(0),
      I4 => Q(28),
      O => \result_H2[10]_i_2_n_0\
    );
\result_H2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(24),
      O => \result_H2[10]_i_3_n_0\
    );
\result_H2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[11]_i_2_n_0\,
      I1 => \result_H2_reg[15]\(3),
      I2 => \result_H2[11]_i_3_n_0\,
      I3 => \result_H2_reg[15]\(2),
      I4 => \result_H2[12]_i_3_n_0\,
      O => D(11)
    );
\result_H2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\(1),
      I1 => \result_H2_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_H2_reg[15]\(0),
      I4 => Q(24),
      O => \result_H2[11]_i_2_n_0\
    );
\result_H2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(20),
      O => \result_H2[11]_i_3_n_0\
    );
\result_H2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[12]_i_2_n_0\,
      I1 => \result_H2_reg[15]\(3),
      I2 => \result_H2[12]_i_3_n_0\,
      I3 => \result_H2_reg[15]\(2),
      I4 => \result_H2[13]_i_3_n_0\,
      O => D(12)
    );
\result_H2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\(1),
      I1 => \result_H2_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_H2_reg[15]\(0),
      I4 => Q(20),
      O => \result_H2[12]_i_2_n_0\
    );
\result_H2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(16),
      O => \result_H2[12]_i_3_n_0\
    );
\result_H2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[13]_i_2_n_0\,
      I1 => \result_H2_reg[15]\(3),
      I2 => \result_H2[13]_i_3_n_0\,
      I3 => \result_H2_reg[15]\(2),
      I4 => \result_H2[14]_i_3_n_0\,
      O => D(13)
    );
\result_H2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\(1),
      I1 => \result_H2_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_H2_reg[15]\(0),
      I4 => Q(16),
      O => \result_H2[13]_i_2_n_0\
    );
\result_H2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(12),
      O => \result_H2[13]_i_3_n_0\
    );
\result_H2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[14]_i_2_n_0\,
      I1 => \result_H2_reg[15]\(3),
      I2 => \result_H2[14]_i_3_n_0\,
      I3 => \result_H2_reg[15]\(2),
      I4 => \result_H2[15]_i_3_n_0\,
      O => D(14)
    );
\result_H2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\(1),
      I1 => \result_H2_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_H2_reg[15]\(0),
      I4 => Q(12),
      O => \result_H2[14]_i_2_n_0\
    );
\result_H2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(8),
      O => \result_H2[14]_i_3_n_0\
    );
\result_H2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[15]_i_2_n_0\,
      I1 => \result_H2_reg[15]\(3),
      I2 => \result_H2[15]_i_3_n_0\,
      I3 => \result_H2_reg[15]\(2),
      I4 => \result_H2[15]_i_4_n_0\,
      O => D(15)
    );
\result_H2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\(1),
      I1 => \result_H2_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_H2_reg[15]\(0),
      I4 => Q(8),
      O => \result_H2[15]_i_2_n_0\
    );
\result_H2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(4),
      O => \result_H2[15]_i_3_n_0\
    );
\result_H2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(0),
      O => \result_H2[15]_i_4_n_0\
    );
\result_H2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[1]_i_2_n_0\,
      I1 => \result_H2_reg[15]\(3),
      I2 => \result_H2[1]_i_3_n_0\,
      I3 => \result_H2_reg[15]\(2),
      I4 => \result_H2[2]_i_3_n_0\,
      O => D(1)
    );
\result_H2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\(1),
      I1 => \result_H2_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_H2_reg[15]\(0),
      I4 => Q(64),
      O => \result_H2[1]_i_2_n_0\
    );
\result_H2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(60),
      O => \result_H2[1]_i_3_n_0\
    );
\result_H2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[2]_i_2_n_0\,
      I1 => \result_H2_reg[15]\(3),
      I2 => \result_H2[2]_i_3_n_0\,
      I3 => \result_H2_reg[15]\(2),
      I4 => \result_H2[3]_i_3_n_0\,
      O => D(2)
    );
\result_H2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\(1),
      I1 => \result_H2_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_H2_reg[15]\(0),
      I4 => Q(60),
      O => \result_H2[2]_i_2_n_0\
    );
\result_H2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(56),
      O => \result_H2[2]_i_3_n_0\
    );
\result_H2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[3]_i_2_n_0\,
      I1 => \result_H2_reg[15]\(3),
      I2 => \result_H2[3]_i_3_n_0\,
      I3 => \result_H2_reg[15]\(2),
      I4 => \result_H2[4]_i_3_n_0\,
      O => D(3)
    );
\result_H2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\(1),
      I1 => \result_H2_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_H2_reg[15]\(0),
      I4 => Q(56),
      O => \result_H2[3]_i_2_n_0\
    );
\result_H2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(52),
      O => \result_H2[3]_i_3_n_0\
    );
\result_H2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[4]_i_2_n_0\,
      I1 => \result_H2_reg[15]\(3),
      I2 => \result_H2[4]_i_3_n_0\,
      I3 => \result_H2_reg[15]\(2),
      I4 => \result_H2[5]_i_3_n_0\,
      O => D(4)
    );
\result_H2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\(1),
      I1 => \result_H2_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_H2_reg[15]\(0),
      I4 => Q(52),
      O => \result_H2[4]_i_2_n_0\
    );
\result_H2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(48),
      O => \result_H2[4]_i_3_n_0\
    );
\result_H2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[5]_i_2_n_0\,
      I1 => \result_H2_reg[15]\(3),
      I2 => \result_H2[5]_i_3_n_0\,
      I3 => \result_H2_reg[15]\(2),
      I4 => \result_H2[6]_i_3_n_0\,
      O => D(5)
    );
\result_H2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\(1),
      I1 => \result_H2_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_H2_reg[15]\(0),
      I4 => Q(48),
      O => \result_H2[5]_i_2_n_0\
    );
\result_H2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(44),
      O => \result_H2[5]_i_3_n_0\
    );
\result_H2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[6]_i_2_n_0\,
      I1 => \result_H2_reg[15]\(3),
      I2 => \result_H2[6]_i_3_n_0\,
      I3 => \result_H2_reg[15]\(2),
      I4 => \result_H2[7]_i_3_n_0\,
      O => D(6)
    );
\result_H2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\(1),
      I1 => \result_H2_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_H2_reg[15]\(0),
      I4 => Q(44),
      O => \result_H2[6]_i_2_n_0\
    );
\result_H2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(40),
      O => \result_H2[6]_i_3_n_0\
    );
\result_H2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[7]_i_2_n_0\,
      I1 => \result_H2_reg[15]\(3),
      I2 => \result_H2[7]_i_3_n_0\,
      I3 => \result_H2_reg[15]\(2),
      I4 => \result_H2[8]_i_3_n_0\,
      O => D(7)
    );
\result_H2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\(1),
      I1 => \result_H2_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_H2_reg[15]\(0),
      I4 => Q(40),
      O => \result_H2[7]_i_2_n_0\
    );
\result_H2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(36),
      O => \result_H2[7]_i_3_n_0\
    );
\result_H2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[8]_i_2_n_0\,
      I1 => \result_H2_reg[15]\(3),
      I2 => \result_H2[8]_i_3_n_0\,
      I3 => \result_H2_reg[15]\(2),
      I4 => \result_H2[9]_i_3_n_0\,
      O => D(8)
    );
\result_H2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\(1),
      I1 => \result_H2_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_H2_reg[15]\(0),
      I4 => Q(36),
      O => \result_H2[8]_i_2_n_0\
    );
\result_H2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(32),
      O => \result_H2[8]_i_3_n_0\
    );
\result_H2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_H2[9]_i_2_n_0\,
      I1 => \result_H2_reg[15]\(3),
      I2 => \result_H2[9]_i_3_n_0\,
      I3 => \result_H2_reg[15]\(2),
      I4 => \result_H2[10]_i_3_n_0\,
      O => D(9)
    );
\result_H2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_H2_reg[15]\(1),
      I1 => \result_H2_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_H2_reg[15]\(0),
      I4 => Q(32),
      O => \result_H2[9]_i_2_n_0\
    );
\result_H2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_H2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_H2_reg[15]\(0),
      I5 => Q(28),
      O => \result_H2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_A2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_A2_reg[0]\ : in STD_LOGIC;
    \result_A2_reg[0]_0\ : in STD_LOGIC;
    \result_A2_reg[0]_1\ : in STD_LOGIC;
    \result_A2_reg[0]_2\ : in STD_LOGIC;
    \result_A2_reg[0]_3\ : in STD_LOGIC;
    \result_A2_reg[0]_4\ : in STD_LOGIC;
    \result_A2_reg[1]\ : in STD_LOGIC;
    \result_A2_reg[1]_0\ : in STD_LOGIC;
    \result_A2_reg[1]_1\ : in STD_LOGIC;
    \result_A2_reg[1]_2\ : in STD_LOGIC;
    \result_A2_reg[2]\ : in STD_LOGIC;
    \result_A2_reg[2]_0\ : in STD_LOGIC;
    \result_A2_reg[2]_1\ : in STD_LOGIC;
    \result_A2_reg[2]_2\ : in STD_LOGIC;
    \result_A2_reg[3]\ : in STD_LOGIC;
    \result_A2_reg[3]_0\ : in STD_LOGIC;
    \result_A2_reg[3]_1\ : in STD_LOGIC;
    \result_A2_reg[3]_2\ : in STD_LOGIC;
    \result_A2_reg[4]\ : in STD_LOGIC;
    \result_A2_reg[4]_0\ : in STD_LOGIC;
    \result_A2_reg[4]_1\ : in STD_LOGIC;
    \result_A2_reg[4]_2\ : in STD_LOGIC;
    \result_A2_reg[5]\ : in STD_LOGIC;
    \result_A2_reg[5]_0\ : in STD_LOGIC;
    \result_A2_reg[5]_1\ : in STD_LOGIC;
    \result_A2_reg[5]_2\ : in STD_LOGIC;
    \result_A2_reg[6]\ : in STD_LOGIC;
    \result_A2_reg[6]_0\ : in STD_LOGIC;
    \result_A2_reg[6]_1\ : in STD_LOGIC;
    \result_A2_reg[6]_2\ : in STD_LOGIC;
    \result_A2_reg[7]\ : in STD_LOGIC;
    \result_A2_reg[7]_0\ : in STD_LOGIC;
    \result_A2_reg[7]_1\ : in STD_LOGIC;
    \result_A2_reg[7]_2\ : in STD_LOGIC;
    \result_A2_reg[8]\ : in STD_LOGIC;
    \result_A2_reg[8]_0\ : in STD_LOGIC;
    \result_A2_reg[8]_1\ : in STD_LOGIC;
    \result_A2_reg[8]_2\ : in STD_LOGIC;
    \result_A2_reg[9]\ : in STD_LOGIC;
    \result_A2_reg[9]_0\ : in STD_LOGIC;
    \result_A2_reg[9]_1\ : in STD_LOGIC;
    \result_A2_reg[9]_2\ : in STD_LOGIC;
    \result_A2_reg[10]\ : in STD_LOGIC;
    \result_A2_reg[10]_0\ : in STD_LOGIC;
    \result_A2_reg[10]_1\ : in STD_LOGIC;
    \result_A2_reg[10]_2\ : in STD_LOGIC;
    \result_A2_reg[11]\ : in STD_LOGIC;
    \result_A2_reg[11]_0\ : in STD_LOGIC;
    \result_A2_reg[11]_1\ : in STD_LOGIC;
    \result_A2_reg[11]_2\ : in STD_LOGIC;
    \result_A2_reg[12]\ : in STD_LOGIC;
    \result_A2_reg[12]_0\ : in STD_LOGIC;
    \result_A2_reg[12]_1\ : in STD_LOGIC;
    \result_A2_reg[12]_2\ : in STD_LOGIC;
    \result_A2_reg[13]\ : in STD_LOGIC;
    \result_A2_reg[13]_0\ : in STD_LOGIC;
    \result_A2_reg[13]_1\ : in STD_LOGIC;
    \result_A2_reg[13]_2\ : in STD_LOGIC;
    \result_A2_reg[14]\ : in STD_LOGIC;
    \result_A2_reg[14]_0\ : in STD_LOGIC;
    \result_A2_reg[14]_1\ : in STD_LOGIC;
    \result_A2_reg[14]_2\ : in STD_LOGIC;
    \result_A2_reg[15]_0\ : in STD_LOGIC;
    \result_A2_reg[15]_1\ : in STD_LOGIC;
    \result_A2_reg[15]_2\ : in STD_LOGIC;
    \result_A2_reg[15]_3\ : in STD_LOGIC;
    \result_A2_reg[15]_4\ : in STD_LOGIC;
    \result_A2_reg[15]_5\ : in STD_LOGIC;
    \result_A2_reg[15]_6\ : in STD_LOGIC;
    \result_A2_reg[15]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_7 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_7;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_7 is
  signal \result_A2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_A2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_A2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[0]_i_2_n_0\,
      I1 => \result_A2_reg[15]\(3),
      I2 => \result_A2[0]_i_3_n_0\,
      I3 => \result_A2_reg[15]\(2),
      I4 => \result_A2[1]_i_3_n_0\,
      O => D(0)
    );
\result_A2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\(1),
      I1 => \result_A2_reg[15]\(2),
      I2 => \result_A2_reg[0]_3\,
      I3 => \result_A2_reg[15]\(0),
      I4 => \result_A2_reg[0]_4\,
      O => \result_A2[0]_i_2_n_0\
    );
\result_A2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[0]\,
      I1 => \result_A2_reg[0]_0\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[0]_1\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[0]_2\,
      O => \result_A2[0]_i_3_n_0\
    );
\result_A2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[10]_i_2_n_0\,
      I1 => \result_A2_reg[15]\(3),
      I2 => \result_A2[10]_i_3_n_0\,
      I3 => \result_A2_reg[15]\(2),
      I4 => \result_A2[11]_i_3_n_0\,
      O => D(10)
    );
\result_A2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\(1),
      I1 => \result_A2_reg[15]\(2),
      I2 => \result_A2_reg[9]_1\,
      I3 => \result_A2_reg[15]\(0),
      I4 => \result_A2_reg[9]_2\,
      O => \result_A2[10]_i_2_n_0\
    );
\result_A2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[10]\,
      I1 => \result_A2_reg[10]_0\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[10]_1\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[10]_2\,
      O => \result_A2[10]_i_3_n_0\
    );
\result_A2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[11]_i_2_n_0\,
      I1 => \result_A2_reg[15]\(3),
      I2 => \result_A2[11]_i_3_n_0\,
      I3 => \result_A2_reg[15]\(2),
      I4 => \result_A2[12]_i_3_n_0\,
      O => D(11)
    );
\result_A2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\(1),
      I1 => \result_A2_reg[15]\(2),
      I2 => \result_A2_reg[10]_1\,
      I3 => \result_A2_reg[15]\(0),
      I4 => \result_A2_reg[10]_2\,
      O => \result_A2[11]_i_2_n_0\
    );
\result_A2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[11]\,
      I1 => \result_A2_reg[11]_0\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[11]_1\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[11]_2\,
      O => \result_A2[11]_i_3_n_0\
    );
\result_A2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[12]_i_2_n_0\,
      I1 => \result_A2_reg[15]\(3),
      I2 => \result_A2[12]_i_3_n_0\,
      I3 => \result_A2_reg[15]\(2),
      I4 => \result_A2[13]_i_3_n_0\,
      O => D(12)
    );
\result_A2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\(1),
      I1 => \result_A2_reg[15]\(2),
      I2 => \result_A2_reg[11]_1\,
      I3 => \result_A2_reg[15]\(0),
      I4 => \result_A2_reg[11]_2\,
      O => \result_A2[12]_i_2_n_0\
    );
\result_A2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[12]\,
      I1 => \result_A2_reg[12]_0\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[12]_1\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[12]_2\,
      O => \result_A2[12]_i_3_n_0\
    );
\result_A2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[13]_i_2_n_0\,
      I1 => \result_A2_reg[15]\(3),
      I2 => \result_A2[13]_i_3_n_0\,
      I3 => \result_A2_reg[15]\(2),
      I4 => \result_A2[14]_i_3_n_0\,
      O => D(13)
    );
\result_A2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\(1),
      I1 => \result_A2_reg[15]\(2),
      I2 => \result_A2_reg[12]_1\,
      I3 => \result_A2_reg[15]\(0),
      I4 => \result_A2_reg[12]_2\,
      O => \result_A2[13]_i_2_n_0\
    );
\result_A2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[13]\,
      I1 => \result_A2_reg[13]_0\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[13]_1\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[13]_2\,
      O => \result_A2[13]_i_3_n_0\
    );
\result_A2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[14]_i_2_n_0\,
      I1 => \result_A2_reg[15]\(3),
      I2 => \result_A2[14]_i_3_n_0\,
      I3 => \result_A2_reg[15]\(2),
      I4 => \result_A2[15]_i_3_n_0\,
      O => D(14)
    );
\result_A2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\(1),
      I1 => \result_A2_reg[15]\(2),
      I2 => \result_A2_reg[13]_1\,
      I3 => \result_A2_reg[15]\(0),
      I4 => \result_A2_reg[13]_2\,
      O => \result_A2[14]_i_2_n_0\
    );
\result_A2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[14]\,
      I1 => \result_A2_reg[14]_0\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[14]_1\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[14]_2\,
      O => \result_A2[14]_i_3_n_0\
    );
\result_A2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[15]_i_2_n_0\,
      I1 => \result_A2_reg[15]\(3),
      I2 => \result_A2[15]_i_3_n_0\,
      I3 => \result_A2_reg[15]\(2),
      I4 => \result_A2[15]_i_4_n_0\,
      O => D(15)
    );
\result_A2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\(1),
      I1 => \result_A2_reg[15]\(2),
      I2 => \result_A2_reg[14]_1\,
      I3 => \result_A2_reg[15]\(0),
      I4 => \result_A2_reg[14]_2\,
      O => \result_A2[15]_i_2_n_0\
    );
\result_A2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[15]_4\,
      I1 => \result_A2_reg[15]_5\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[15]_6\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[15]_7\,
      O => \result_A2[15]_i_3_n_0\
    );
\result_A2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[15]_0\,
      I1 => \result_A2_reg[15]_1\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[15]_2\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[15]_3\,
      O => \result_A2[15]_i_4_n_0\
    );
\result_A2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[1]_i_2_n_0\,
      I1 => \result_A2_reg[15]\(3),
      I2 => \result_A2[1]_i_3_n_0\,
      I3 => \result_A2_reg[15]\(2),
      I4 => \result_A2[2]_i_3_n_0\,
      O => D(1)
    );
\result_A2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\(1),
      I1 => \result_A2_reg[15]\(2),
      I2 => \result_A2_reg[0]_1\,
      I3 => \result_A2_reg[15]\(0),
      I4 => \result_A2_reg[0]_2\,
      O => \result_A2[1]_i_2_n_0\
    );
\result_A2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[1]\,
      I1 => \result_A2_reg[1]_0\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[1]_1\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[1]_2\,
      O => \result_A2[1]_i_3_n_0\
    );
\result_A2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[2]_i_2_n_0\,
      I1 => \result_A2_reg[15]\(3),
      I2 => \result_A2[2]_i_3_n_0\,
      I3 => \result_A2_reg[15]\(2),
      I4 => \result_A2[3]_i_3_n_0\,
      O => D(2)
    );
\result_A2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\(1),
      I1 => \result_A2_reg[15]\(2),
      I2 => \result_A2_reg[1]_1\,
      I3 => \result_A2_reg[15]\(0),
      I4 => \result_A2_reg[1]_2\,
      O => \result_A2[2]_i_2_n_0\
    );
\result_A2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[2]\,
      I1 => \result_A2_reg[2]_0\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[2]_1\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[2]_2\,
      O => \result_A2[2]_i_3_n_0\
    );
\result_A2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[3]_i_2_n_0\,
      I1 => \result_A2_reg[15]\(3),
      I2 => \result_A2[3]_i_3_n_0\,
      I3 => \result_A2_reg[15]\(2),
      I4 => \result_A2[4]_i_3_n_0\,
      O => D(3)
    );
\result_A2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\(1),
      I1 => \result_A2_reg[15]\(2),
      I2 => \result_A2_reg[2]_1\,
      I3 => \result_A2_reg[15]\(0),
      I4 => \result_A2_reg[2]_2\,
      O => \result_A2[3]_i_2_n_0\
    );
\result_A2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[3]\,
      I1 => \result_A2_reg[3]_0\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[3]_1\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[3]_2\,
      O => \result_A2[3]_i_3_n_0\
    );
\result_A2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[4]_i_2_n_0\,
      I1 => \result_A2_reg[15]\(3),
      I2 => \result_A2[4]_i_3_n_0\,
      I3 => \result_A2_reg[15]\(2),
      I4 => \result_A2[5]_i_3_n_0\,
      O => D(4)
    );
\result_A2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\(1),
      I1 => \result_A2_reg[15]\(2),
      I2 => \result_A2_reg[3]_1\,
      I3 => \result_A2_reg[15]\(0),
      I4 => \result_A2_reg[3]_2\,
      O => \result_A2[4]_i_2_n_0\
    );
\result_A2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[4]\,
      I1 => \result_A2_reg[4]_0\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[4]_1\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[4]_2\,
      O => \result_A2[4]_i_3_n_0\
    );
\result_A2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[5]_i_2_n_0\,
      I1 => \result_A2_reg[15]\(3),
      I2 => \result_A2[5]_i_3_n_0\,
      I3 => \result_A2_reg[15]\(2),
      I4 => \result_A2[6]_i_3_n_0\,
      O => D(5)
    );
\result_A2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\(1),
      I1 => \result_A2_reg[15]\(2),
      I2 => \result_A2_reg[4]_1\,
      I3 => \result_A2_reg[15]\(0),
      I4 => \result_A2_reg[4]_2\,
      O => \result_A2[5]_i_2_n_0\
    );
\result_A2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[5]\,
      I1 => \result_A2_reg[5]_0\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[5]_1\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[5]_2\,
      O => \result_A2[5]_i_3_n_0\
    );
\result_A2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[6]_i_2_n_0\,
      I1 => \result_A2_reg[15]\(3),
      I2 => \result_A2[6]_i_3_n_0\,
      I3 => \result_A2_reg[15]\(2),
      I4 => \result_A2[7]_i_3_n_0\,
      O => D(6)
    );
\result_A2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\(1),
      I1 => \result_A2_reg[15]\(2),
      I2 => \result_A2_reg[5]_1\,
      I3 => \result_A2_reg[15]\(0),
      I4 => \result_A2_reg[5]_2\,
      O => \result_A2[6]_i_2_n_0\
    );
\result_A2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[6]\,
      I1 => \result_A2_reg[6]_0\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[6]_1\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[6]_2\,
      O => \result_A2[6]_i_3_n_0\
    );
\result_A2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[7]_i_2_n_0\,
      I1 => \result_A2_reg[15]\(3),
      I2 => \result_A2[7]_i_3_n_0\,
      I3 => \result_A2_reg[15]\(2),
      I4 => \result_A2[8]_i_3_n_0\,
      O => D(7)
    );
\result_A2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\(1),
      I1 => \result_A2_reg[15]\(2),
      I2 => \result_A2_reg[6]_1\,
      I3 => \result_A2_reg[15]\(0),
      I4 => \result_A2_reg[6]_2\,
      O => \result_A2[7]_i_2_n_0\
    );
\result_A2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[7]\,
      I1 => \result_A2_reg[7]_0\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[7]_1\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[7]_2\,
      O => \result_A2[7]_i_3_n_0\
    );
\result_A2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[8]_i_2_n_0\,
      I1 => \result_A2_reg[15]\(3),
      I2 => \result_A2[8]_i_3_n_0\,
      I3 => \result_A2_reg[15]\(2),
      I4 => \result_A2[9]_i_3_n_0\,
      O => D(8)
    );
\result_A2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\(1),
      I1 => \result_A2_reg[15]\(2),
      I2 => \result_A2_reg[7]_1\,
      I3 => \result_A2_reg[15]\(0),
      I4 => \result_A2_reg[7]_2\,
      O => \result_A2[8]_i_2_n_0\
    );
\result_A2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[8]\,
      I1 => \result_A2_reg[8]_0\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[8]_1\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[8]_2\,
      O => \result_A2[8]_i_3_n_0\
    );
\result_A2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_A2[9]_i_2_n_0\,
      I1 => \result_A2_reg[15]\(3),
      I2 => \result_A2[9]_i_3_n_0\,
      I3 => \result_A2_reg[15]\(2),
      I4 => \result_A2[10]_i_3_n_0\,
      O => D(9)
    );
\result_A2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_A2_reg[15]\(1),
      I1 => \result_A2_reg[15]\(2),
      I2 => \result_A2_reg[8]_1\,
      I3 => \result_A2_reg[15]\(0),
      I4 => \result_A2_reg[8]_2\,
      O => \result_A2[9]_i_2_n_0\
    );
\result_A2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_A2_reg[9]\,
      I1 => \result_A2_reg[9]_0\,
      I2 => \result_A2_reg[15]\(1),
      I3 => \result_A2_reg[9]_1\,
      I4 => \result_A2_reg[15]\(0),
      I5 => \result_A2_reg[9]_2\,
      O => \result_A2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_B1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_B1_reg[0]\ : in STD_LOGIC;
    \result_B1_reg[0]_0\ : in STD_LOGIC;
    \result_B1_reg[0]_1\ : in STD_LOGIC;
    \result_B1_reg[0]_2\ : in STD_LOGIC;
    \result_B1_reg[0]_3\ : in STD_LOGIC;
    \result_B1_reg[0]_4\ : in STD_LOGIC;
    \result_B1_reg[1]\ : in STD_LOGIC;
    \result_B1_reg[1]_0\ : in STD_LOGIC;
    \result_B1_reg[1]_1\ : in STD_LOGIC;
    \result_B1_reg[1]_2\ : in STD_LOGIC;
    \result_B1_reg[2]\ : in STD_LOGIC;
    \result_B1_reg[2]_0\ : in STD_LOGIC;
    \result_B1_reg[2]_1\ : in STD_LOGIC;
    \result_B1_reg[2]_2\ : in STD_LOGIC;
    \result_B1_reg[3]\ : in STD_LOGIC;
    \result_B1_reg[3]_0\ : in STD_LOGIC;
    \result_B1_reg[3]_1\ : in STD_LOGIC;
    \result_B1_reg[3]_2\ : in STD_LOGIC;
    \result_B1_reg[4]\ : in STD_LOGIC;
    \result_B1_reg[4]_0\ : in STD_LOGIC;
    \result_B1_reg[4]_1\ : in STD_LOGIC;
    \result_B1_reg[4]_2\ : in STD_LOGIC;
    \result_B1_reg[5]\ : in STD_LOGIC;
    \result_B1_reg[5]_0\ : in STD_LOGIC;
    \result_B1_reg[5]_1\ : in STD_LOGIC;
    \result_B1_reg[5]_2\ : in STD_LOGIC;
    \result_B1_reg[6]\ : in STD_LOGIC;
    \result_B1_reg[6]_0\ : in STD_LOGIC;
    \result_B1_reg[6]_1\ : in STD_LOGIC;
    \result_B1_reg[6]_2\ : in STD_LOGIC;
    \result_B1_reg[7]\ : in STD_LOGIC;
    \result_B1_reg[7]_0\ : in STD_LOGIC;
    \result_B1_reg[7]_1\ : in STD_LOGIC;
    \result_B1_reg[7]_2\ : in STD_LOGIC;
    \result_B1_reg[8]\ : in STD_LOGIC;
    \result_B1_reg[8]_0\ : in STD_LOGIC;
    \result_B1_reg[8]_1\ : in STD_LOGIC;
    \result_B1_reg[8]_2\ : in STD_LOGIC;
    \result_B1_reg[9]\ : in STD_LOGIC;
    \result_B1_reg[9]_0\ : in STD_LOGIC;
    \result_B1_reg[9]_1\ : in STD_LOGIC;
    \result_B1_reg[9]_2\ : in STD_LOGIC;
    \result_B1_reg[10]\ : in STD_LOGIC;
    \result_B1_reg[10]_0\ : in STD_LOGIC;
    \result_B1_reg[10]_1\ : in STD_LOGIC;
    \result_B1_reg[10]_2\ : in STD_LOGIC;
    \result_B1_reg[11]\ : in STD_LOGIC;
    \result_B1_reg[11]_0\ : in STD_LOGIC;
    \result_B1_reg[11]_1\ : in STD_LOGIC;
    \result_B1_reg[11]_2\ : in STD_LOGIC;
    \result_B1_reg[12]\ : in STD_LOGIC;
    \result_B1_reg[12]_0\ : in STD_LOGIC;
    \result_B1_reg[12]_1\ : in STD_LOGIC;
    \result_B1_reg[12]_2\ : in STD_LOGIC;
    \result_B1_reg[13]\ : in STD_LOGIC;
    \result_B1_reg[13]_0\ : in STD_LOGIC;
    \result_B1_reg[13]_1\ : in STD_LOGIC;
    \result_B1_reg[13]_2\ : in STD_LOGIC;
    \result_B1_reg[14]\ : in STD_LOGIC;
    \result_B1_reg[14]_0\ : in STD_LOGIC;
    \result_B1_reg[14]_1\ : in STD_LOGIC;
    \result_B1_reg[14]_2\ : in STD_LOGIC;
    \result_B1_reg[15]_0\ : in STD_LOGIC;
    \result_B1_reg[15]_1\ : in STD_LOGIC;
    \result_B1_reg[15]_2\ : in STD_LOGIC;
    \result_B1_reg[15]_3\ : in STD_LOGIC;
    \result_B1_reg[15]_4\ : in STD_LOGIC;
    \result_B1_reg[15]_5\ : in STD_LOGIC;
    \result_B1_reg[15]_6\ : in STD_LOGIC;
    \result_B1_reg[15]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_8 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_8;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_8 is
  signal \result_B1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_B1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_B1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[0]_i_2_n_0\,
      I1 => \result_B1_reg[15]\(3),
      I2 => \result_B1[0]_i_3_n_0\,
      I3 => \result_B1_reg[15]\(2),
      I4 => \result_B1[1]_i_3_n_0\,
      O => D(0)
    );
\result_B1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[15]\(1),
      I1 => \result_B1_reg[15]\(2),
      I2 => \result_B1_reg[0]_3\,
      I3 => \result_B1_reg[15]\(0),
      I4 => \result_B1_reg[0]_4\,
      O => \result_B1[0]_i_2_n_0\
    );
\result_B1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[0]\,
      I1 => \result_B1_reg[0]_0\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[0]_1\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[0]_2\,
      O => \result_B1[0]_i_3_n_0\
    );
\result_B1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[10]_i_2_n_0\,
      I1 => \result_B1_reg[15]\(3),
      I2 => \result_B1[10]_i_3_n_0\,
      I3 => \result_B1_reg[15]\(2),
      I4 => \result_B1[11]_i_3_n_0\,
      O => D(10)
    );
\result_B1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[15]\(1),
      I1 => \result_B1_reg[15]\(2),
      I2 => \result_B1_reg[9]_1\,
      I3 => \result_B1_reg[15]\(0),
      I4 => \result_B1_reg[9]_2\,
      O => \result_B1[10]_i_2_n_0\
    );
\result_B1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[10]\,
      I1 => \result_B1_reg[10]_0\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[10]_1\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[10]_2\,
      O => \result_B1[10]_i_3_n_0\
    );
\result_B1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[11]_i_2_n_0\,
      I1 => \result_B1_reg[15]\(3),
      I2 => \result_B1[11]_i_3_n_0\,
      I3 => \result_B1_reg[15]\(2),
      I4 => \result_B1[12]_i_3_n_0\,
      O => D(11)
    );
\result_B1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[15]\(1),
      I1 => \result_B1_reg[15]\(2),
      I2 => \result_B1_reg[10]_1\,
      I3 => \result_B1_reg[15]\(0),
      I4 => \result_B1_reg[10]_2\,
      O => \result_B1[11]_i_2_n_0\
    );
\result_B1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[11]\,
      I1 => \result_B1_reg[11]_0\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[11]_1\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[11]_2\,
      O => \result_B1[11]_i_3_n_0\
    );
\result_B1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[12]_i_2_n_0\,
      I1 => \result_B1_reg[15]\(3),
      I2 => \result_B1[12]_i_3_n_0\,
      I3 => \result_B1_reg[15]\(2),
      I4 => \result_B1[13]_i_3_n_0\,
      O => D(12)
    );
\result_B1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[15]\(1),
      I1 => \result_B1_reg[15]\(2),
      I2 => \result_B1_reg[11]_1\,
      I3 => \result_B1_reg[15]\(0),
      I4 => \result_B1_reg[11]_2\,
      O => \result_B1[12]_i_2_n_0\
    );
\result_B1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[12]\,
      I1 => \result_B1_reg[12]_0\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[12]_1\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[12]_2\,
      O => \result_B1[12]_i_3_n_0\
    );
\result_B1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[13]_i_2_n_0\,
      I1 => \result_B1_reg[15]\(3),
      I2 => \result_B1[13]_i_3_n_0\,
      I3 => \result_B1_reg[15]\(2),
      I4 => \result_B1[14]_i_3_n_0\,
      O => D(13)
    );
\result_B1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[15]\(1),
      I1 => \result_B1_reg[15]\(2),
      I2 => \result_B1_reg[12]_1\,
      I3 => \result_B1_reg[15]\(0),
      I4 => \result_B1_reg[12]_2\,
      O => \result_B1[13]_i_2_n_0\
    );
\result_B1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[13]\,
      I1 => \result_B1_reg[13]_0\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[13]_1\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[13]_2\,
      O => \result_B1[13]_i_3_n_0\
    );
\result_B1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[14]_i_2_n_0\,
      I1 => \result_B1_reg[15]\(3),
      I2 => \result_B1[14]_i_3_n_0\,
      I3 => \result_B1_reg[15]\(2),
      I4 => \result_B1[15]_i_3_n_0\,
      O => D(14)
    );
\result_B1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[15]\(1),
      I1 => \result_B1_reg[15]\(2),
      I2 => \result_B1_reg[13]_1\,
      I3 => \result_B1_reg[15]\(0),
      I4 => \result_B1_reg[13]_2\,
      O => \result_B1[14]_i_2_n_0\
    );
\result_B1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[14]\,
      I1 => \result_B1_reg[14]_0\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[14]_1\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[14]_2\,
      O => \result_B1[14]_i_3_n_0\
    );
\result_B1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[15]_i_2_n_0\,
      I1 => \result_B1_reg[15]\(3),
      I2 => \result_B1[15]_i_3_n_0\,
      I3 => \result_B1_reg[15]\(2),
      I4 => \result_B1[15]_i_4_n_0\,
      O => D(15)
    );
\result_B1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[15]\(1),
      I1 => \result_B1_reg[15]\(2),
      I2 => \result_B1_reg[14]_1\,
      I3 => \result_B1_reg[15]\(0),
      I4 => \result_B1_reg[14]_2\,
      O => \result_B1[15]_i_2_n_0\
    );
\result_B1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[15]_4\,
      I1 => \result_B1_reg[15]_5\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[15]_6\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[15]_7\,
      O => \result_B1[15]_i_3_n_0\
    );
\result_B1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[15]_0\,
      I1 => \result_B1_reg[15]_1\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[15]_2\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[15]_3\,
      O => \result_B1[15]_i_4_n_0\
    );
\result_B1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[1]_i_2_n_0\,
      I1 => \result_B1_reg[15]\(3),
      I2 => \result_B1[1]_i_3_n_0\,
      I3 => \result_B1_reg[15]\(2),
      I4 => \result_B1[2]_i_3_n_0\,
      O => D(1)
    );
\result_B1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[15]\(1),
      I1 => \result_B1_reg[15]\(2),
      I2 => \result_B1_reg[0]_1\,
      I3 => \result_B1_reg[15]\(0),
      I4 => \result_B1_reg[0]_2\,
      O => \result_B1[1]_i_2_n_0\
    );
\result_B1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[1]\,
      I1 => \result_B1_reg[1]_0\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[1]_1\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[1]_2\,
      O => \result_B1[1]_i_3_n_0\
    );
\result_B1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[2]_i_2_n_0\,
      I1 => \result_B1_reg[15]\(3),
      I2 => \result_B1[2]_i_3_n_0\,
      I3 => \result_B1_reg[15]\(2),
      I4 => \result_B1[3]_i_3_n_0\,
      O => D(2)
    );
\result_B1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[15]\(1),
      I1 => \result_B1_reg[15]\(2),
      I2 => \result_B1_reg[1]_1\,
      I3 => \result_B1_reg[15]\(0),
      I4 => \result_B1_reg[1]_2\,
      O => \result_B1[2]_i_2_n_0\
    );
\result_B1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[2]\,
      I1 => \result_B1_reg[2]_0\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[2]_1\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[2]_2\,
      O => \result_B1[2]_i_3_n_0\
    );
\result_B1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[3]_i_2_n_0\,
      I1 => \result_B1_reg[15]\(3),
      I2 => \result_B1[3]_i_3_n_0\,
      I3 => \result_B1_reg[15]\(2),
      I4 => \result_B1[4]_i_3_n_0\,
      O => D(3)
    );
\result_B1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[15]\(1),
      I1 => \result_B1_reg[15]\(2),
      I2 => \result_B1_reg[2]_1\,
      I3 => \result_B1_reg[15]\(0),
      I4 => \result_B1_reg[2]_2\,
      O => \result_B1[3]_i_2_n_0\
    );
\result_B1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[3]\,
      I1 => \result_B1_reg[3]_0\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[3]_1\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[3]_2\,
      O => \result_B1[3]_i_3_n_0\
    );
\result_B1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[4]_i_2_n_0\,
      I1 => \result_B1_reg[15]\(3),
      I2 => \result_B1[4]_i_3_n_0\,
      I3 => \result_B1_reg[15]\(2),
      I4 => \result_B1[5]_i_3_n_0\,
      O => D(4)
    );
\result_B1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[15]\(1),
      I1 => \result_B1_reg[15]\(2),
      I2 => \result_B1_reg[3]_1\,
      I3 => \result_B1_reg[15]\(0),
      I4 => \result_B1_reg[3]_2\,
      O => \result_B1[4]_i_2_n_0\
    );
\result_B1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[4]\,
      I1 => \result_B1_reg[4]_0\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[4]_1\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[4]_2\,
      O => \result_B1[4]_i_3_n_0\
    );
\result_B1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[5]_i_2_n_0\,
      I1 => \result_B1_reg[15]\(3),
      I2 => \result_B1[5]_i_3_n_0\,
      I3 => \result_B1_reg[15]\(2),
      I4 => \result_B1[6]_i_3_n_0\,
      O => D(5)
    );
\result_B1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[15]\(1),
      I1 => \result_B1_reg[15]\(2),
      I2 => \result_B1_reg[4]_1\,
      I3 => \result_B1_reg[15]\(0),
      I4 => \result_B1_reg[4]_2\,
      O => \result_B1[5]_i_2_n_0\
    );
\result_B1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[5]\,
      I1 => \result_B1_reg[5]_0\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[5]_1\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[5]_2\,
      O => \result_B1[5]_i_3_n_0\
    );
\result_B1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[6]_i_2_n_0\,
      I1 => \result_B1_reg[15]\(3),
      I2 => \result_B1[6]_i_3_n_0\,
      I3 => \result_B1_reg[15]\(2),
      I4 => \result_B1[7]_i_3_n_0\,
      O => D(6)
    );
\result_B1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[15]\(1),
      I1 => \result_B1_reg[15]\(2),
      I2 => \result_B1_reg[5]_1\,
      I3 => \result_B1_reg[15]\(0),
      I4 => \result_B1_reg[5]_2\,
      O => \result_B1[6]_i_2_n_0\
    );
\result_B1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[6]\,
      I1 => \result_B1_reg[6]_0\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[6]_1\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[6]_2\,
      O => \result_B1[6]_i_3_n_0\
    );
\result_B1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[7]_i_2_n_0\,
      I1 => \result_B1_reg[15]\(3),
      I2 => \result_B1[7]_i_3_n_0\,
      I3 => \result_B1_reg[15]\(2),
      I4 => \result_B1[8]_i_3_n_0\,
      O => D(7)
    );
\result_B1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[15]\(1),
      I1 => \result_B1_reg[15]\(2),
      I2 => \result_B1_reg[6]_1\,
      I3 => \result_B1_reg[15]\(0),
      I4 => \result_B1_reg[6]_2\,
      O => \result_B1[7]_i_2_n_0\
    );
\result_B1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[7]\,
      I1 => \result_B1_reg[7]_0\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[7]_1\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[7]_2\,
      O => \result_B1[7]_i_3_n_0\
    );
\result_B1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[8]_i_2_n_0\,
      I1 => \result_B1_reg[15]\(3),
      I2 => \result_B1[8]_i_3_n_0\,
      I3 => \result_B1_reg[15]\(2),
      I4 => \result_B1[9]_i_3_n_0\,
      O => D(8)
    );
\result_B1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[15]\(1),
      I1 => \result_B1_reg[15]\(2),
      I2 => \result_B1_reg[7]_1\,
      I3 => \result_B1_reg[15]\(0),
      I4 => \result_B1_reg[7]_2\,
      O => \result_B1[8]_i_2_n_0\
    );
\result_B1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[8]\,
      I1 => \result_B1_reg[8]_0\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[8]_1\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[8]_2\,
      O => \result_B1[8]_i_3_n_0\
    );
\result_B1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B1[9]_i_2_n_0\,
      I1 => \result_B1_reg[15]\(3),
      I2 => \result_B1[9]_i_3_n_0\,
      I3 => \result_B1_reg[15]\(2),
      I4 => \result_B1[10]_i_3_n_0\,
      O => D(9)
    );
\result_B1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B1_reg[15]\(1),
      I1 => \result_B1_reg[15]\(2),
      I2 => \result_B1_reg[8]_1\,
      I3 => \result_B1_reg[15]\(0),
      I4 => \result_B1_reg[8]_2\,
      O => \result_B1[9]_i_2_n_0\
    );
\result_B1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_B1_reg[9]\,
      I1 => \result_B1_reg[9]_0\,
      I2 => \result_B1_reg[15]\(1),
      I3 => \result_B1_reg[9]_1\,
      I4 => \result_B1_reg[15]\(0),
      I5 => \result_B1_reg[9]_2\,
      O => \result_B1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_B2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_9 : entity is "MISO_falling_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_9;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_9 is
  signal \result_B2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_B2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_B2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[0]_i_2_n_0\,
      I1 => \result_B2_reg[15]\(3),
      I2 => \result_B2[0]_i_3_n_0\,
      I3 => \result_B2_reg[15]\(2),
      I4 => \result_B2[1]_i_3_n_0\,
      O => D(0)
    );
\result_B2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\(1),
      I1 => \result_B2_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_B2_reg[15]\(0),
      I4 => Q(68),
      O => \result_B2[0]_i_2_n_0\
    );
\result_B2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(64),
      O => \result_B2[0]_i_3_n_0\
    );
\result_B2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[10]_i_2_n_0\,
      I1 => \result_B2_reg[15]\(3),
      I2 => \result_B2[10]_i_3_n_0\,
      I3 => \result_B2_reg[15]\(2),
      I4 => \result_B2[11]_i_3_n_0\,
      O => D(10)
    );
\result_B2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\(1),
      I1 => \result_B2_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_B2_reg[15]\(0),
      I4 => Q(28),
      O => \result_B2[10]_i_2_n_0\
    );
\result_B2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(24),
      O => \result_B2[10]_i_3_n_0\
    );
\result_B2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[11]_i_2_n_0\,
      I1 => \result_B2_reg[15]\(3),
      I2 => \result_B2[11]_i_3_n_0\,
      I3 => \result_B2_reg[15]\(2),
      I4 => \result_B2[12]_i_3_n_0\,
      O => D(11)
    );
\result_B2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\(1),
      I1 => \result_B2_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_B2_reg[15]\(0),
      I4 => Q(24),
      O => \result_B2[11]_i_2_n_0\
    );
\result_B2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(20),
      O => \result_B2[11]_i_3_n_0\
    );
\result_B2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[12]_i_2_n_0\,
      I1 => \result_B2_reg[15]\(3),
      I2 => \result_B2[12]_i_3_n_0\,
      I3 => \result_B2_reg[15]\(2),
      I4 => \result_B2[13]_i_3_n_0\,
      O => D(12)
    );
\result_B2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\(1),
      I1 => \result_B2_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_B2_reg[15]\(0),
      I4 => Q(20),
      O => \result_B2[12]_i_2_n_0\
    );
\result_B2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(16),
      O => \result_B2[12]_i_3_n_0\
    );
\result_B2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[13]_i_2_n_0\,
      I1 => \result_B2_reg[15]\(3),
      I2 => \result_B2[13]_i_3_n_0\,
      I3 => \result_B2_reg[15]\(2),
      I4 => \result_B2[14]_i_3_n_0\,
      O => D(13)
    );
\result_B2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\(1),
      I1 => \result_B2_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_B2_reg[15]\(0),
      I4 => Q(16),
      O => \result_B2[13]_i_2_n_0\
    );
\result_B2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(12),
      O => \result_B2[13]_i_3_n_0\
    );
\result_B2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[14]_i_2_n_0\,
      I1 => \result_B2_reg[15]\(3),
      I2 => \result_B2[14]_i_3_n_0\,
      I3 => \result_B2_reg[15]\(2),
      I4 => \result_B2[15]_i_3_n_0\,
      O => D(14)
    );
\result_B2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\(1),
      I1 => \result_B2_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_B2_reg[15]\(0),
      I4 => Q(12),
      O => \result_B2[14]_i_2_n_0\
    );
\result_B2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(8),
      O => \result_B2[14]_i_3_n_0\
    );
\result_B2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[15]_i_2_n_0\,
      I1 => \result_B2_reg[15]\(3),
      I2 => \result_B2[15]_i_3_n_0\,
      I3 => \result_B2_reg[15]\(2),
      I4 => \result_B2[15]_i_4_n_0\,
      O => D(15)
    );
\result_B2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\(1),
      I1 => \result_B2_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_B2_reg[15]\(0),
      I4 => Q(8),
      O => \result_B2[15]_i_2_n_0\
    );
\result_B2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(4),
      O => \result_B2[15]_i_3_n_0\
    );
\result_B2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(0),
      O => \result_B2[15]_i_4_n_0\
    );
\result_B2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[1]_i_2_n_0\,
      I1 => \result_B2_reg[15]\(3),
      I2 => \result_B2[1]_i_3_n_0\,
      I3 => \result_B2_reg[15]\(2),
      I4 => \result_B2[2]_i_3_n_0\,
      O => D(1)
    );
\result_B2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\(1),
      I1 => \result_B2_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_B2_reg[15]\(0),
      I4 => Q(64),
      O => \result_B2[1]_i_2_n_0\
    );
\result_B2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(60),
      O => \result_B2[1]_i_3_n_0\
    );
\result_B2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[2]_i_2_n_0\,
      I1 => \result_B2_reg[15]\(3),
      I2 => \result_B2[2]_i_3_n_0\,
      I3 => \result_B2_reg[15]\(2),
      I4 => \result_B2[3]_i_3_n_0\,
      O => D(2)
    );
\result_B2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\(1),
      I1 => \result_B2_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_B2_reg[15]\(0),
      I4 => Q(60),
      O => \result_B2[2]_i_2_n_0\
    );
\result_B2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(56),
      O => \result_B2[2]_i_3_n_0\
    );
\result_B2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[3]_i_2_n_0\,
      I1 => \result_B2_reg[15]\(3),
      I2 => \result_B2[3]_i_3_n_0\,
      I3 => \result_B2_reg[15]\(2),
      I4 => \result_B2[4]_i_3_n_0\,
      O => D(3)
    );
\result_B2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\(1),
      I1 => \result_B2_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_B2_reg[15]\(0),
      I4 => Q(56),
      O => \result_B2[3]_i_2_n_0\
    );
\result_B2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(52),
      O => \result_B2[3]_i_3_n_0\
    );
\result_B2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[4]_i_2_n_0\,
      I1 => \result_B2_reg[15]\(3),
      I2 => \result_B2[4]_i_3_n_0\,
      I3 => \result_B2_reg[15]\(2),
      I4 => \result_B2[5]_i_3_n_0\,
      O => D(4)
    );
\result_B2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\(1),
      I1 => \result_B2_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_B2_reg[15]\(0),
      I4 => Q(52),
      O => \result_B2[4]_i_2_n_0\
    );
\result_B2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(48),
      O => \result_B2[4]_i_3_n_0\
    );
\result_B2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[5]_i_2_n_0\,
      I1 => \result_B2_reg[15]\(3),
      I2 => \result_B2[5]_i_3_n_0\,
      I3 => \result_B2_reg[15]\(2),
      I4 => \result_B2[6]_i_3_n_0\,
      O => D(5)
    );
\result_B2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\(1),
      I1 => \result_B2_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_B2_reg[15]\(0),
      I4 => Q(48),
      O => \result_B2[5]_i_2_n_0\
    );
\result_B2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(44),
      O => \result_B2[5]_i_3_n_0\
    );
\result_B2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[6]_i_2_n_0\,
      I1 => \result_B2_reg[15]\(3),
      I2 => \result_B2[6]_i_3_n_0\,
      I3 => \result_B2_reg[15]\(2),
      I4 => \result_B2[7]_i_3_n_0\,
      O => D(6)
    );
\result_B2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\(1),
      I1 => \result_B2_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_B2_reg[15]\(0),
      I4 => Q(44),
      O => \result_B2[6]_i_2_n_0\
    );
\result_B2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(40),
      O => \result_B2[6]_i_3_n_0\
    );
\result_B2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[7]_i_2_n_0\,
      I1 => \result_B2_reg[15]\(3),
      I2 => \result_B2[7]_i_3_n_0\,
      I3 => \result_B2_reg[15]\(2),
      I4 => \result_B2[8]_i_3_n_0\,
      O => D(7)
    );
\result_B2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\(1),
      I1 => \result_B2_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_B2_reg[15]\(0),
      I4 => Q(40),
      O => \result_B2[7]_i_2_n_0\
    );
\result_B2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(36),
      O => \result_B2[7]_i_3_n_0\
    );
\result_B2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[8]_i_2_n_0\,
      I1 => \result_B2_reg[15]\(3),
      I2 => \result_B2[8]_i_3_n_0\,
      I3 => \result_B2_reg[15]\(2),
      I4 => \result_B2[9]_i_3_n_0\,
      O => D(8)
    );
\result_B2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\(1),
      I1 => \result_B2_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_B2_reg[15]\(0),
      I4 => Q(36),
      O => \result_B2[8]_i_2_n_0\
    );
\result_B2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(32),
      O => \result_B2[8]_i_3_n_0\
    );
\result_B2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_B2[9]_i_2_n_0\,
      I1 => \result_B2_reg[15]\(3),
      I2 => \result_B2[9]_i_3_n_0\,
      I3 => \result_B2_reg[15]\(2),
      I4 => \result_B2[10]_i_3_n_0\,
      O => D(9)
    );
\result_B2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_B2_reg[15]\(1),
      I1 => \result_B2_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_B2_reg[15]\(0),
      I4 => Q(32),
      O => \result_B2[9]_i_2_n_0\
    );
\result_B2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_B2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_B2_reg[15]\(0),
      I5 => Q(28),
      O => \result_B2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_A1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge is
  signal \result_DDR_A1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_A1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[0]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[15]\(3),
      I2 => \result_DDR_A1[0]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[15]\(2),
      I4 => \result_DDR_A1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_A1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\(1),
      I1 => \result_DDR_A1_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_DDR_A1_reg[15]\(0),
      I4 => Q(68),
      O => \result_DDR_A1[0]_i_2_n_0\
    );
\result_DDR_A1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_A1[0]_i_3_n_0\
    );
\result_DDR_A1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[10]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[15]\(3),
      I2 => \result_DDR_A1[10]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[15]\(2),
      I4 => \result_DDR_A1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_A1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\(1),
      I1 => \result_DDR_A1_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_DDR_A1_reg[15]\(0),
      I4 => Q(28),
      O => \result_DDR_A1[10]_i_2_n_0\
    );
\result_DDR_A1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_A1[10]_i_3_n_0\
    );
\result_DDR_A1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[11]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[15]\(3),
      I2 => \result_DDR_A1[11]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[15]\(2),
      I4 => \result_DDR_A1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_A1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\(1),
      I1 => \result_DDR_A1_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_DDR_A1_reg[15]\(0),
      I4 => Q(24),
      O => \result_DDR_A1[11]_i_2_n_0\
    );
\result_DDR_A1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_A1[11]_i_3_n_0\
    );
\result_DDR_A1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[12]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[15]\(3),
      I2 => \result_DDR_A1[12]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[15]\(2),
      I4 => \result_DDR_A1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_A1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\(1),
      I1 => \result_DDR_A1_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_DDR_A1_reg[15]\(0),
      I4 => Q(20),
      O => \result_DDR_A1[12]_i_2_n_0\
    );
\result_DDR_A1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_A1[12]_i_3_n_0\
    );
\result_DDR_A1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[13]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[15]\(3),
      I2 => \result_DDR_A1[13]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[15]\(2),
      I4 => \result_DDR_A1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_A1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\(1),
      I1 => \result_DDR_A1_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_DDR_A1_reg[15]\(0),
      I4 => Q(16),
      O => \result_DDR_A1[13]_i_2_n_0\
    );
\result_DDR_A1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_A1[13]_i_3_n_0\
    );
\result_DDR_A1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[14]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[15]\(3),
      I2 => \result_DDR_A1[14]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[15]\(2),
      I4 => \result_DDR_A1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_A1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\(1),
      I1 => \result_DDR_A1_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_DDR_A1_reg[15]\(0),
      I4 => Q(12),
      O => \result_DDR_A1[14]_i_2_n_0\
    );
\result_DDR_A1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_A1[14]_i_3_n_0\
    );
\result_DDR_A1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[15]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[15]\(3),
      I2 => \result_DDR_A1[15]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[15]\(2),
      I4 => \result_DDR_A1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_A1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\(1),
      I1 => \result_DDR_A1_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_DDR_A1_reg[15]\(0),
      I4 => Q(8),
      O => \result_DDR_A1[15]_i_2_n_0\
    );
\result_DDR_A1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_A1[15]_i_3_n_0\
    );
\result_DDR_A1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_A1[15]_i_4_n_0\
    );
\result_DDR_A1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[1]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[15]\(3),
      I2 => \result_DDR_A1[1]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[15]\(2),
      I4 => \result_DDR_A1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_A1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\(1),
      I1 => \result_DDR_A1_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_DDR_A1_reg[15]\(0),
      I4 => Q(64),
      O => \result_DDR_A1[1]_i_2_n_0\
    );
\result_DDR_A1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_A1[1]_i_3_n_0\
    );
\result_DDR_A1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[2]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[15]\(3),
      I2 => \result_DDR_A1[2]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[15]\(2),
      I4 => \result_DDR_A1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_A1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\(1),
      I1 => \result_DDR_A1_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_DDR_A1_reg[15]\(0),
      I4 => Q(60),
      O => \result_DDR_A1[2]_i_2_n_0\
    );
\result_DDR_A1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_A1[2]_i_3_n_0\
    );
\result_DDR_A1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[3]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[15]\(3),
      I2 => \result_DDR_A1[3]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[15]\(2),
      I4 => \result_DDR_A1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_A1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\(1),
      I1 => \result_DDR_A1_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_DDR_A1_reg[15]\(0),
      I4 => Q(56),
      O => \result_DDR_A1[3]_i_2_n_0\
    );
\result_DDR_A1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_A1[3]_i_3_n_0\
    );
\result_DDR_A1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[4]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[15]\(3),
      I2 => \result_DDR_A1[4]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[15]\(2),
      I4 => \result_DDR_A1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_A1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\(1),
      I1 => \result_DDR_A1_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_DDR_A1_reg[15]\(0),
      I4 => Q(52),
      O => \result_DDR_A1[4]_i_2_n_0\
    );
\result_DDR_A1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_A1[4]_i_3_n_0\
    );
\result_DDR_A1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[5]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[15]\(3),
      I2 => \result_DDR_A1[5]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[15]\(2),
      I4 => \result_DDR_A1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_A1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\(1),
      I1 => \result_DDR_A1_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_DDR_A1_reg[15]\(0),
      I4 => Q(48),
      O => \result_DDR_A1[5]_i_2_n_0\
    );
\result_DDR_A1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_A1[5]_i_3_n_0\
    );
\result_DDR_A1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[6]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[15]\(3),
      I2 => \result_DDR_A1[6]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[15]\(2),
      I4 => \result_DDR_A1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_A1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\(1),
      I1 => \result_DDR_A1_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_DDR_A1_reg[15]\(0),
      I4 => Q(44),
      O => \result_DDR_A1[6]_i_2_n_0\
    );
\result_DDR_A1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_A1[6]_i_3_n_0\
    );
\result_DDR_A1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[7]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[15]\(3),
      I2 => \result_DDR_A1[7]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[15]\(2),
      I4 => \result_DDR_A1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_A1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\(1),
      I1 => \result_DDR_A1_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_DDR_A1_reg[15]\(0),
      I4 => Q(40),
      O => \result_DDR_A1[7]_i_2_n_0\
    );
\result_DDR_A1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_A1[7]_i_3_n_0\
    );
\result_DDR_A1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[8]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[15]\(3),
      I2 => \result_DDR_A1[8]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[15]\(2),
      I4 => \result_DDR_A1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_A1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\(1),
      I1 => \result_DDR_A1_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_DDR_A1_reg[15]\(0),
      I4 => Q(36),
      O => \result_DDR_A1[8]_i_2_n_0\
    );
\result_DDR_A1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_A1[8]_i_3_n_0\
    );
\result_DDR_A1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A1[9]_i_2_n_0\,
      I1 => \result_DDR_A1_reg[15]\(3),
      I2 => \result_DDR_A1[9]_i_3_n_0\,
      I3 => \result_DDR_A1_reg[15]\(2),
      I4 => \result_DDR_A1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_A1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A1_reg[15]\(1),
      I1 => \result_DDR_A1_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_DDR_A1_reg[15]\(0),
      I4 => Q(32),
      O => \result_DDR_A1[9]_i_2_n_0\
    );
\result_DDR_A1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_A1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_A1_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_A1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_E2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_15 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_15;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_15 is
  signal \result_DDR_E2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_E2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[0]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[15]\(3),
      I2 => \result_DDR_E2[0]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[15]\(2),
      I4 => \result_DDR_E2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_E2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\(1),
      I1 => \result_DDR_E2_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_DDR_E2_reg[15]\(0),
      I4 => Q(68),
      O => \result_DDR_E2[0]_i_2_n_0\
    );
\result_DDR_E2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_E2[0]_i_3_n_0\
    );
\result_DDR_E2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[10]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[15]\(3),
      I2 => \result_DDR_E2[10]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[15]\(2),
      I4 => \result_DDR_E2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_E2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\(1),
      I1 => \result_DDR_E2_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_DDR_E2_reg[15]\(0),
      I4 => Q(28),
      O => \result_DDR_E2[10]_i_2_n_0\
    );
\result_DDR_E2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_E2[10]_i_3_n_0\
    );
\result_DDR_E2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[11]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[15]\(3),
      I2 => \result_DDR_E2[11]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[15]\(2),
      I4 => \result_DDR_E2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_E2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\(1),
      I1 => \result_DDR_E2_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_DDR_E2_reg[15]\(0),
      I4 => Q(24),
      O => \result_DDR_E2[11]_i_2_n_0\
    );
\result_DDR_E2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_E2[11]_i_3_n_0\
    );
\result_DDR_E2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[12]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[15]\(3),
      I2 => \result_DDR_E2[12]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[15]\(2),
      I4 => \result_DDR_E2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_E2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\(1),
      I1 => \result_DDR_E2_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_DDR_E2_reg[15]\(0),
      I4 => Q(20),
      O => \result_DDR_E2[12]_i_2_n_0\
    );
\result_DDR_E2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_E2[12]_i_3_n_0\
    );
\result_DDR_E2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[13]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[15]\(3),
      I2 => \result_DDR_E2[13]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[15]\(2),
      I4 => \result_DDR_E2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_E2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\(1),
      I1 => \result_DDR_E2_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_DDR_E2_reg[15]\(0),
      I4 => Q(16),
      O => \result_DDR_E2[13]_i_2_n_0\
    );
\result_DDR_E2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_E2[13]_i_3_n_0\
    );
\result_DDR_E2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[14]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[15]\(3),
      I2 => \result_DDR_E2[14]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[15]\(2),
      I4 => \result_DDR_E2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_E2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\(1),
      I1 => \result_DDR_E2_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_DDR_E2_reg[15]\(0),
      I4 => Q(12),
      O => \result_DDR_E2[14]_i_2_n_0\
    );
\result_DDR_E2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_E2[14]_i_3_n_0\
    );
\result_DDR_E2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[15]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[15]\(3),
      I2 => \result_DDR_E2[15]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[15]\(2),
      I4 => \result_DDR_E2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_E2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\(1),
      I1 => \result_DDR_E2_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_DDR_E2_reg[15]\(0),
      I4 => Q(8),
      O => \result_DDR_E2[15]_i_2_n_0\
    );
\result_DDR_E2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_E2[15]_i_3_n_0\
    );
\result_DDR_E2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_E2[15]_i_4_n_0\
    );
\result_DDR_E2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[1]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[15]\(3),
      I2 => \result_DDR_E2[1]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[15]\(2),
      I4 => \result_DDR_E2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_E2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\(1),
      I1 => \result_DDR_E2_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_DDR_E2_reg[15]\(0),
      I4 => Q(64),
      O => \result_DDR_E2[1]_i_2_n_0\
    );
\result_DDR_E2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_E2[1]_i_3_n_0\
    );
\result_DDR_E2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[2]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[15]\(3),
      I2 => \result_DDR_E2[2]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[15]\(2),
      I4 => \result_DDR_E2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_E2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\(1),
      I1 => \result_DDR_E2_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_DDR_E2_reg[15]\(0),
      I4 => Q(60),
      O => \result_DDR_E2[2]_i_2_n_0\
    );
\result_DDR_E2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_E2[2]_i_3_n_0\
    );
\result_DDR_E2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[3]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[15]\(3),
      I2 => \result_DDR_E2[3]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[15]\(2),
      I4 => \result_DDR_E2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_E2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\(1),
      I1 => \result_DDR_E2_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_DDR_E2_reg[15]\(0),
      I4 => Q(56),
      O => \result_DDR_E2[3]_i_2_n_0\
    );
\result_DDR_E2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_E2[3]_i_3_n_0\
    );
\result_DDR_E2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[4]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[15]\(3),
      I2 => \result_DDR_E2[4]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[15]\(2),
      I4 => \result_DDR_E2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_E2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\(1),
      I1 => \result_DDR_E2_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_DDR_E2_reg[15]\(0),
      I4 => Q(52),
      O => \result_DDR_E2[4]_i_2_n_0\
    );
\result_DDR_E2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_E2[4]_i_3_n_0\
    );
\result_DDR_E2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[5]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[15]\(3),
      I2 => \result_DDR_E2[5]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[15]\(2),
      I4 => \result_DDR_E2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_E2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\(1),
      I1 => \result_DDR_E2_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_DDR_E2_reg[15]\(0),
      I4 => Q(48),
      O => \result_DDR_E2[5]_i_2_n_0\
    );
\result_DDR_E2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_E2[5]_i_3_n_0\
    );
\result_DDR_E2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[6]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[15]\(3),
      I2 => \result_DDR_E2[6]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[15]\(2),
      I4 => \result_DDR_E2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_E2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\(1),
      I1 => \result_DDR_E2_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_DDR_E2_reg[15]\(0),
      I4 => Q(44),
      O => \result_DDR_E2[6]_i_2_n_0\
    );
\result_DDR_E2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_E2[6]_i_3_n_0\
    );
\result_DDR_E2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[7]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[15]\(3),
      I2 => \result_DDR_E2[7]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[15]\(2),
      I4 => \result_DDR_E2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_E2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\(1),
      I1 => \result_DDR_E2_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_DDR_E2_reg[15]\(0),
      I4 => Q(40),
      O => \result_DDR_E2[7]_i_2_n_0\
    );
\result_DDR_E2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_E2[7]_i_3_n_0\
    );
\result_DDR_E2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[8]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[15]\(3),
      I2 => \result_DDR_E2[8]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[15]\(2),
      I4 => \result_DDR_E2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_E2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\(1),
      I1 => \result_DDR_E2_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_DDR_E2_reg[15]\(0),
      I4 => Q(36),
      O => \result_DDR_E2[8]_i_2_n_0\
    );
\result_DDR_E2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_E2[8]_i_3_n_0\
    );
\result_DDR_E2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E2[9]_i_2_n_0\,
      I1 => \result_DDR_E2_reg[15]\(3),
      I2 => \result_DDR_E2[9]_i_3_n_0\,
      I3 => \result_DDR_E2_reg[15]\(2),
      I4 => \result_DDR_E2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_E2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E2_reg[15]\(1),
      I1 => \result_DDR_E2_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_DDR_E2_reg[15]\(0),
      I4 => Q(32),
      O => \result_DDR_E2[9]_i_2_n_0\
    );
\result_DDR_E2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_E2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_E2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_E2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_F1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_16 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_16;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_16 is
  signal \result_DDR_F1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_F1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[0]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[15]\(3),
      I2 => \result_DDR_F1[0]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[15]\(2),
      I4 => \result_DDR_F1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_F1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\(1),
      I1 => \result_DDR_F1_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_DDR_F1_reg[15]\(0),
      I4 => Q(68),
      O => \result_DDR_F1[0]_i_2_n_0\
    );
\result_DDR_F1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_F1[0]_i_3_n_0\
    );
\result_DDR_F1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[10]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[15]\(3),
      I2 => \result_DDR_F1[10]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[15]\(2),
      I4 => \result_DDR_F1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_F1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\(1),
      I1 => \result_DDR_F1_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_DDR_F1_reg[15]\(0),
      I4 => Q(28),
      O => \result_DDR_F1[10]_i_2_n_0\
    );
\result_DDR_F1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_F1[10]_i_3_n_0\
    );
\result_DDR_F1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[11]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[15]\(3),
      I2 => \result_DDR_F1[11]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[15]\(2),
      I4 => \result_DDR_F1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_F1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\(1),
      I1 => \result_DDR_F1_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_DDR_F1_reg[15]\(0),
      I4 => Q(24),
      O => \result_DDR_F1[11]_i_2_n_0\
    );
\result_DDR_F1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_F1[11]_i_3_n_0\
    );
\result_DDR_F1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[12]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[15]\(3),
      I2 => \result_DDR_F1[12]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[15]\(2),
      I4 => \result_DDR_F1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_F1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\(1),
      I1 => \result_DDR_F1_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_DDR_F1_reg[15]\(0),
      I4 => Q(20),
      O => \result_DDR_F1[12]_i_2_n_0\
    );
\result_DDR_F1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_F1[12]_i_3_n_0\
    );
\result_DDR_F1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[13]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[15]\(3),
      I2 => \result_DDR_F1[13]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[15]\(2),
      I4 => \result_DDR_F1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_F1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\(1),
      I1 => \result_DDR_F1_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_DDR_F1_reg[15]\(0),
      I4 => Q(16),
      O => \result_DDR_F1[13]_i_2_n_0\
    );
\result_DDR_F1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_F1[13]_i_3_n_0\
    );
\result_DDR_F1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[14]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[15]\(3),
      I2 => \result_DDR_F1[14]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[15]\(2),
      I4 => \result_DDR_F1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_F1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\(1),
      I1 => \result_DDR_F1_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_DDR_F1_reg[15]\(0),
      I4 => Q(12),
      O => \result_DDR_F1[14]_i_2_n_0\
    );
\result_DDR_F1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_F1[14]_i_3_n_0\
    );
\result_DDR_F1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[15]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[15]\(3),
      I2 => \result_DDR_F1[15]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[15]\(2),
      I4 => \result_DDR_F1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_F1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\(1),
      I1 => \result_DDR_F1_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_DDR_F1_reg[15]\(0),
      I4 => Q(8),
      O => \result_DDR_F1[15]_i_2_n_0\
    );
\result_DDR_F1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_F1[15]_i_3_n_0\
    );
\result_DDR_F1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_F1[15]_i_4_n_0\
    );
\result_DDR_F1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[1]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[15]\(3),
      I2 => \result_DDR_F1[1]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[15]\(2),
      I4 => \result_DDR_F1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_F1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\(1),
      I1 => \result_DDR_F1_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_DDR_F1_reg[15]\(0),
      I4 => Q(64),
      O => \result_DDR_F1[1]_i_2_n_0\
    );
\result_DDR_F1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_F1[1]_i_3_n_0\
    );
\result_DDR_F1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[2]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[15]\(3),
      I2 => \result_DDR_F1[2]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[15]\(2),
      I4 => \result_DDR_F1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_F1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\(1),
      I1 => \result_DDR_F1_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_DDR_F1_reg[15]\(0),
      I4 => Q(60),
      O => \result_DDR_F1[2]_i_2_n_0\
    );
\result_DDR_F1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_F1[2]_i_3_n_0\
    );
\result_DDR_F1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[3]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[15]\(3),
      I2 => \result_DDR_F1[3]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[15]\(2),
      I4 => \result_DDR_F1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_F1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\(1),
      I1 => \result_DDR_F1_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_DDR_F1_reg[15]\(0),
      I4 => Q(56),
      O => \result_DDR_F1[3]_i_2_n_0\
    );
\result_DDR_F1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_F1[3]_i_3_n_0\
    );
\result_DDR_F1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[4]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[15]\(3),
      I2 => \result_DDR_F1[4]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[15]\(2),
      I4 => \result_DDR_F1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_F1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\(1),
      I1 => \result_DDR_F1_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_DDR_F1_reg[15]\(0),
      I4 => Q(52),
      O => \result_DDR_F1[4]_i_2_n_0\
    );
\result_DDR_F1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_F1[4]_i_3_n_0\
    );
\result_DDR_F1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[5]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[15]\(3),
      I2 => \result_DDR_F1[5]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[15]\(2),
      I4 => \result_DDR_F1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_F1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\(1),
      I1 => \result_DDR_F1_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_DDR_F1_reg[15]\(0),
      I4 => Q(48),
      O => \result_DDR_F1[5]_i_2_n_0\
    );
\result_DDR_F1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_F1[5]_i_3_n_0\
    );
\result_DDR_F1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[6]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[15]\(3),
      I2 => \result_DDR_F1[6]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[15]\(2),
      I4 => \result_DDR_F1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_F1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\(1),
      I1 => \result_DDR_F1_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_DDR_F1_reg[15]\(0),
      I4 => Q(44),
      O => \result_DDR_F1[6]_i_2_n_0\
    );
\result_DDR_F1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_F1[6]_i_3_n_0\
    );
\result_DDR_F1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[7]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[15]\(3),
      I2 => \result_DDR_F1[7]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[15]\(2),
      I4 => \result_DDR_F1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_F1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\(1),
      I1 => \result_DDR_F1_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_DDR_F1_reg[15]\(0),
      I4 => Q(40),
      O => \result_DDR_F1[7]_i_2_n_0\
    );
\result_DDR_F1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_F1[7]_i_3_n_0\
    );
\result_DDR_F1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[8]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[15]\(3),
      I2 => \result_DDR_F1[8]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[15]\(2),
      I4 => \result_DDR_F1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_F1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\(1),
      I1 => \result_DDR_F1_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_DDR_F1_reg[15]\(0),
      I4 => Q(36),
      O => \result_DDR_F1[8]_i_2_n_0\
    );
\result_DDR_F1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_F1[8]_i_3_n_0\
    );
\result_DDR_F1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F1[9]_i_2_n_0\,
      I1 => \result_DDR_F1_reg[15]\(3),
      I2 => \result_DDR_F1[9]_i_3_n_0\,
      I3 => \result_DDR_F1_reg[15]\(2),
      I4 => \result_DDR_F1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_F1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F1_reg[15]\(1),
      I1 => \result_DDR_F1_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_DDR_F1_reg[15]\(0),
      I4 => Q(32),
      O => \result_DDR_F1[9]_i_2_n_0\
    );
\result_DDR_F1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_F1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_F1_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_F1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_F2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_17 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_17;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_17 is
  signal \result_DDR_F2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_F2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[0]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[15]\(3),
      I2 => \result_DDR_F2[0]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[15]\(2),
      I4 => \result_DDR_F2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_F2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\(1),
      I1 => \result_DDR_F2_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_DDR_F2_reg[15]\(0),
      I4 => Q(68),
      O => \result_DDR_F2[0]_i_2_n_0\
    );
\result_DDR_F2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_F2[0]_i_3_n_0\
    );
\result_DDR_F2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[10]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[15]\(3),
      I2 => \result_DDR_F2[10]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[15]\(2),
      I4 => \result_DDR_F2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_F2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\(1),
      I1 => \result_DDR_F2_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_DDR_F2_reg[15]\(0),
      I4 => Q(28),
      O => \result_DDR_F2[10]_i_2_n_0\
    );
\result_DDR_F2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_F2[10]_i_3_n_0\
    );
\result_DDR_F2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[11]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[15]\(3),
      I2 => \result_DDR_F2[11]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[15]\(2),
      I4 => \result_DDR_F2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_F2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\(1),
      I1 => \result_DDR_F2_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_DDR_F2_reg[15]\(0),
      I4 => Q(24),
      O => \result_DDR_F2[11]_i_2_n_0\
    );
\result_DDR_F2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_F2[11]_i_3_n_0\
    );
\result_DDR_F2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[12]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[15]\(3),
      I2 => \result_DDR_F2[12]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[15]\(2),
      I4 => \result_DDR_F2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_F2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\(1),
      I1 => \result_DDR_F2_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_DDR_F2_reg[15]\(0),
      I4 => Q(20),
      O => \result_DDR_F2[12]_i_2_n_0\
    );
\result_DDR_F2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_F2[12]_i_3_n_0\
    );
\result_DDR_F2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[13]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[15]\(3),
      I2 => \result_DDR_F2[13]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[15]\(2),
      I4 => \result_DDR_F2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_F2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\(1),
      I1 => \result_DDR_F2_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_DDR_F2_reg[15]\(0),
      I4 => Q(16),
      O => \result_DDR_F2[13]_i_2_n_0\
    );
\result_DDR_F2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_F2[13]_i_3_n_0\
    );
\result_DDR_F2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[14]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[15]\(3),
      I2 => \result_DDR_F2[14]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[15]\(2),
      I4 => \result_DDR_F2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_F2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\(1),
      I1 => \result_DDR_F2_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_DDR_F2_reg[15]\(0),
      I4 => Q(12),
      O => \result_DDR_F2[14]_i_2_n_0\
    );
\result_DDR_F2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_F2[14]_i_3_n_0\
    );
\result_DDR_F2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[15]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[15]\(3),
      I2 => \result_DDR_F2[15]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[15]\(2),
      I4 => \result_DDR_F2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_F2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\(1),
      I1 => \result_DDR_F2_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_DDR_F2_reg[15]\(0),
      I4 => Q(8),
      O => \result_DDR_F2[15]_i_2_n_0\
    );
\result_DDR_F2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_F2[15]_i_3_n_0\
    );
\result_DDR_F2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_F2[15]_i_4_n_0\
    );
\result_DDR_F2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[1]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[15]\(3),
      I2 => \result_DDR_F2[1]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[15]\(2),
      I4 => \result_DDR_F2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_F2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\(1),
      I1 => \result_DDR_F2_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_DDR_F2_reg[15]\(0),
      I4 => Q(64),
      O => \result_DDR_F2[1]_i_2_n_0\
    );
\result_DDR_F2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_F2[1]_i_3_n_0\
    );
\result_DDR_F2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[2]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[15]\(3),
      I2 => \result_DDR_F2[2]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[15]\(2),
      I4 => \result_DDR_F2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_F2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\(1),
      I1 => \result_DDR_F2_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_DDR_F2_reg[15]\(0),
      I4 => Q(60),
      O => \result_DDR_F2[2]_i_2_n_0\
    );
\result_DDR_F2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_F2[2]_i_3_n_0\
    );
\result_DDR_F2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[3]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[15]\(3),
      I2 => \result_DDR_F2[3]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[15]\(2),
      I4 => \result_DDR_F2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_F2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\(1),
      I1 => \result_DDR_F2_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_DDR_F2_reg[15]\(0),
      I4 => Q(56),
      O => \result_DDR_F2[3]_i_2_n_0\
    );
\result_DDR_F2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_F2[3]_i_3_n_0\
    );
\result_DDR_F2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[4]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[15]\(3),
      I2 => \result_DDR_F2[4]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[15]\(2),
      I4 => \result_DDR_F2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_F2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\(1),
      I1 => \result_DDR_F2_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_DDR_F2_reg[15]\(0),
      I4 => Q(52),
      O => \result_DDR_F2[4]_i_2_n_0\
    );
\result_DDR_F2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_F2[4]_i_3_n_0\
    );
\result_DDR_F2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[5]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[15]\(3),
      I2 => \result_DDR_F2[5]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[15]\(2),
      I4 => \result_DDR_F2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_F2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\(1),
      I1 => \result_DDR_F2_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_DDR_F2_reg[15]\(0),
      I4 => Q(48),
      O => \result_DDR_F2[5]_i_2_n_0\
    );
\result_DDR_F2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_F2[5]_i_3_n_0\
    );
\result_DDR_F2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[6]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[15]\(3),
      I2 => \result_DDR_F2[6]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[15]\(2),
      I4 => \result_DDR_F2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_F2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\(1),
      I1 => \result_DDR_F2_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_DDR_F2_reg[15]\(0),
      I4 => Q(44),
      O => \result_DDR_F2[6]_i_2_n_0\
    );
\result_DDR_F2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_F2[6]_i_3_n_0\
    );
\result_DDR_F2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[7]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[15]\(3),
      I2 => \result_DDR_F2[7]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[15]\(2),
      I4 => \result_DDR_F2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_F2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\(1),
      I1 => \result_DDR_F2_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_DDR_F2_reg[15]\(0),
      I4 => Q(40),
      O => \result_DDR_F2[7]_i_2_n_0\
    );
\result_DDR_F2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_F2[7]_i_3_n_0\
    );
\result_DDR_F2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[8]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[15]\(3),
      I2 => \result_DDR_F2[8]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[15]\(2),
      I4 => \result_DDR_F2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_F2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\(1),
      I1 => \result_DDR_F2_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_DDR_F2_reg[15]\(0),
      I4 => Q(36),
      O => \result_DDR_F2[8]_i_2_n_0\
    );
\result_DDR_F2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_F2[8]_i_3_n_0\
    );
\result_DDR_F2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_F2[9]_i_2_n_0\,
      I1 => \result_DDR_F2_reg[15]\(3),
      I2 => \result_DDR_F2[9]_i_3_n_0\,
      I3 => \result_DDR_F2_reg[15]\(2),
      I4 => \result_DDR_F2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_F2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_F2_reg[15]\(1),
      I1 => \result_DDR_F2_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_DDR_F2_reg[15]\(0),
      I4 => Q(32),
      O => \result_DDR_F2[9]_i_2_n_0\
    );
\result_DDR_F2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_F2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_F2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_F2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_G1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_18 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_18;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_18 is
  signal \result_DDR_G1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_G1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[0]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[15]\(3),
      I2 => \result_DDR_G1[0]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[15]\(2),
      I4 => \result_DDR_G1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_G1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\(1),
      I1 => \result_DDR_G1_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_DDR_G1_reg[15]\(0),
      I4 => Q(68),
      O => \result_DDR_G1[0]_i_2_n_0\
    );
\result_DDR_G1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_G1[0]_i_3_n_0\
    );
\result_DDR_G1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[10]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[15]\(3),
      I2 => \result_DDR_G1[10]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[15]\(2),
      I4 => \result_DDR_G1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_G1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\(1),
      I1 => \result_DDR_G1_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_DDR_G1_reg[15]\(0),
      I4 => Q(28),
      O => \result_DDR_G1[10]_i_2_n_0\
    );
\result_DDR_G1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_G1[10]_i_3_n_0\
    );
\result_DDR_G1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[11]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[15]\(3),
      I2 => \result_DDR_G1[11]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[15]\(2),
      I4 => \result_DDR_G1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_G1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\(1),
      I1 => \result_DDR_G1_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_DDR_G1_reg[15]\(0),
      I4 => Q(24),
      O => \result_DDR_G1[11]_i_2_n_0\
    );
\result_DDR_G1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_G1[11]_i_3_n_0\
    );
\result_DDR_G1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[12]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[15]\(3),
      I2 => \result_DDR_G1[12]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[15]\(2),
      I4 => \result_DDR_G1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_G1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\(1),
      I1 => \result_DDR_G1_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_DDR_G1_reg[15]\(0),
      I4 => Q(20),
      O => \result_DDR_G1[12]_i_2_n_0\
    );
\result_DDR_G1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_G1[12]_i_3_n_0\
    );
\result_DDR_G1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[13]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[15]\(3),
      I2 => \result_DDR_G1[13]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[15]\(2),
      I4 => \result_DDR_G1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_G1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\(1),
      I1 => \result_DDR_G1_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_DDR_G1_reg[15]\(0),
      I4 => Q(16),
      O => \result_DDR_G1[13]_i_2_n_0\
    );
\result_DDR_G1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_G1[13]_i_3_n_0\
    );
\result_DDR_G1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[14]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[15]\(3),
      I2 => \result_DDR_G1[14]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[15]\(2),
      I4 => \result_DDR_G1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_G1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\(1),
      I1 => \result_DDR_G1_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_DDR_G1_reg[15]\(0),
      I4 => Q(12),
      O => \result_DDR_G1[14]_i_2_n_0\
    );
\result_DDR_G1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_G1[14]_i_3_n_0\
    );
\result_DDR_G1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[15]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[15]\(3),
      I2 => \result_DDR_G1[15]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[15]\(2),
      I4 => \result_DDR_G1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_G1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\(1),
      I1 => \result_DDR_G1_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_DDR_G1_reg[15]\(0),
      I4 => Q(8),
      O => \result_DDR_G1[15]_i_2_n_0\
    );
\result_DDR_G1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_G1[15]_i_3_n_0\
    );
\result_DDR_G1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_G1[15]_i_4_n_0\
    );
\result_DDR_G1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[1]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[15]\(3),
      I2 => \result_DDR_G1[1]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[15]\(2),
      I4 => \result_DDR_G1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_G1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\(1),
      I1 => \result_DDR_G1_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_DDR_G1_reg[15]\(0),
      I4 => Q(64),
      O => \result_DDR_G1[1]_i_2_n_0\
    );
\result_DDR_G1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_G1[1]_i_3_n_0\
    );
\result_DDR_G1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[2]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[15]\(3),
      I2 => \result_DDR_G1[2]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[15]\(2),
      I4 => \result_DDR_G1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_G1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\(1),
      I1 => \result_DDR_G1_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_DDR_G1_reg[15]\(0),
      I4 => Q(60),
      O => \result_DDR_G1[2]_i_2_n_0\
    );
\result_DDR_G1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_G1[2]_i_3_n_0\
    );
\result_DDR_G1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[3]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[15]\(3),
      I2 => \result_DDR_G1[3]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[15]\(2),
      I4 => \result_DDR_G1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_G1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\(1),
      I1 => \result_DDR_G1_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_DDR_G1_reg[15]\(0),
      I4 => Q(56),
      O => \result_DDR_G1[3]_i_2_n_0\
    );
\result_DDR_G1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_G1[3]_i_3_n_0\
    );
\result_DDR_G1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[4]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[15]\(3),
      I2 => \result_DDR_G1[4]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[15]\(2),
      I4 => \result_DDR_G1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_G1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\(1),
      I1 => \result_DDR_G1_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_DDR_G1_reg[15]\(0),
      I4 => Q(52),
      O => \result_DDR_G1[4]_i_2_n_0\
    );
\result_DDR_G1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_G1[4]_i_3_n_0\
    );
\result_DDR_G1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[5]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[15]\(3),
      I2 => \result_DDR_G1[5]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[15]\(2),
      I4 => \result_DDR_G1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_G1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\(1),
      I1 => \result_DDR_G1_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_DDR_G1_reg[15]\(0),
      I4 => Q(48),
      O => \result_DDR_G1[5]_i_2_n_0\
    );
\result_DDR_G1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_G1[5]_i_3_n_0\
    );
\result_DDR_G1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[6]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[15]\(3),
      I2 => \result_DDR_G1[6]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[15]\(2),
      I4 => \result_DDR_G1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_G1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\(1),
      I1 => \result_DDR_G1_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_DDR_G1_reg[15]\(0),
      I4 => Q(44),
      O => \result_DDR_G1[6]_i_2_n_0\
    );
\result_DDR_G1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_G1[6]_i_3_n_0\
    );
\result_DDR_G1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[7]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[15]\(3),
      I2 => \result_DDR_G1[7]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[15]\(2),
      I4 => \result_DDR_G1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_G1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\(1),
      I1 => \result_DDR_G1_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_DDR_G1_reg[15]\(0),
      I4 => Q(40),
      O => \result_DDR_G1[7]_i_2_n_0\
    );
\result_DDR_G1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_G1[7]_i_3_n_0\
    );
\result_DDR_G1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[8]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[15]\(3),
      I2 => \result_DDR_G1[8]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[15]\(2),
      I4 => \result_DDR_G1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_G1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\(1),
      I1 => \result_DDR_G1_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_DDR_G1_reg[15]\(0),
      I4 => Q(36),
      O => \result_DDR_G1[8]_i_2_n_0\
    );
\result_DDR_G1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_G1[8]_i_3_n_0\
    );
\result_DDR_G1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G1[9]_i_2_n_0\,
      I1 => \result_DDR_G1_reg[15]\(3),
      I2 => \result_DDR_G1[9]_i_3_n_0\,
      I3 => \result_DDR_G1_reg[15]\(2),
      I4 => \result_DDR_G1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_G1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G1_reg[15]\(1),
      I1 => \result_DDR_G1_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_DDR_G1_reg[15]\(0),
      I4 => Q(32),
      O => \result_DDR_G1[9]_i_2_n_0\
    );
\result_DDR_G1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_G1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_G1_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_G1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_G2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_19 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_19;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_19 is
  signal \result_DDR_G2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_G2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[0]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[15]\(3),
      I2 => \result_DDR_G2[0]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[15]\(2),
      I4 => \result_DDR_G2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_G2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\(1),
      I1 => \result_DDR_G2_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_DDR_G2_reg[15]\(0),
      I4 => Q(68),
      O => \result_DDR_G2[0]_i_2_n_0\
    );
\result_DDR_G2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_G2[0]_i_3_n_0\
    );
\result_DDR_G2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[10]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[15]\(3),
      I2 => \result_DDR_G2[10]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[15]\(2),
      I4 => \result_DDR_G2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_G2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\(1),
      I1 => \result_DDR_G2_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_DDR_G2_reg[15]\(0),
      I4 => Q(28),
      O => \result_DDR_G2[10]_i_2_n_0\
    );
\result_DDR_G2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_G2[10]_i_3_n_0\
    );
\result_DDR_G2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[11]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[15]\(3),
      I2 => \result_DDR_G2[11]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[15]\(2),
      I4 => \result_DDR_G2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_G2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\(1),
      I1 => \result_DDR_G2_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_DDR_G2_reg[15]\(0),
      I4 => Q(24),
      O => \result_DDR_G2[11]_i_2_n_0\
    );
\result_DDR_G2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_G2[11]_i_3_n_0\
    );
\result_DDR_G2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[12]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[15]\(3),
      I2 => \result_DDR_G2[12]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[15]\(2),
      I4 => \result_DDR_G2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_G2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\(1),
      I1 => \result_DDR_G2_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_DDR_G2_reg[15]\(0),
      I4 => Q(20),
      O => \result_DDR_G2[12]_i_2_n_0\
    );
\result_DDR_G2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_G2[12]_i_3_n_0\
    );
\result_DDR_G2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[13]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[15]\(3),
      I2 => \result_DDR_G2[13]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[15]\(2),
      I4 => \result_DDR_G2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_G2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\(1),
      I1 => \result_DDR_G2_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_DDR_G2_reg[15]\(0),
      I4 => Q(16),
      O => \result_DDR_G2[13]_i_2_n_0\
    );
\result_DDR_G2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_G2[13]_i_3_n_0\
    );
\result_DDR_G2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[14]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[15]\(3),
      I2 => \result_DDR_G2[14]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[15]\(2),
      I4 => \result_DDR_G2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_G2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\(1),
      I1 => \result_DDR_G2_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_DDR_G2_reg[15]\(0),
      I4 => Q(12),
      O => \result_DDR_G2[14]_i_2_n_0\
    );
\result_DDR_G2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_G2[14]_i_3_n_0\
    );
\result_DDR_G2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[15]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[15]\(3),
      I2 => \result_DDR_G2[15]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[15]\(2),
      I4 => \result_DDR_G2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_G2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\(1),
      I1 => \result_DDR_G2_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_DDR_G2_reg[15]\(0),
      I4 => Q(8),
      O => \result_DDR_G2[15]_i_2_n_0\
    );
\result_DDR_G2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_G2[15]_i_3_n_0\
    );
\result_DDR_G2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_G2[15]_i_4_n_0\
    );
\result_DDR_G2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[1]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[15]\(3),
      I2 => \result_DDR_G2[1]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[15]\(2),
      I4 => \result_DDR_G2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_G2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\(1),
      I1 => \result_DDR_G2_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_DDR_G2_reg[15]\(0),
      I4 => Q(64),
      O => \result_DDR_G2[1]_i_2_n_0\
    );
\result_DDR_G2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_G2[1]_i_3_n_0\
    );
\result_DDR_G2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[2]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[15]\(3),
      I2 => \result_DDR_G2[2]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[15]\(2),
      I4 => \result_DDR_G2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_G2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\(1),
      I1 => \result_DDR_G2_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_DDR_G2_reg[15]\(0),
      I4 => Q(60),
      O => \result_DDR_G2[2]_i_2_n_0\
    );
\result_DDR_G2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_G2[2]_i_3_n_0\
    );
\result_DDR_G2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[3]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[15]\(3),
      I2 => \result_DDR_G2[3]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[15]\(2),
      I4 => \result_DDR_G2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_G2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\(1),
      I1 => \result_DDR_G2_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_DDR_G2_reg[15]\(0),
      I4 => Q(56),
      O => \result_DDR_G2[3]_i_2_n_0\
    );
\result_DDR_G2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_G2[3]_i_3_n_0\
    );
\result_DDR_G2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[4]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[15]\(3),
      I2 => \result_DDR_G2[4]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[15]\(2),
      I4 => \result_DDR_G2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_G2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\(1),
      I1 => \result_DDR_G2_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_DDR_G2_reg[15]\(0),
      I4 => Q(52),
      O => \result_DDR_G2[4]_i_2_n_0\
    );
\result_DDR_G2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_G2[4]_i_3_n_0\
    );
\result_DDR_G2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[5]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[15]\(3),
      I2 => \result_DDR_G2[5]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[15]\(2),
      I4 => \result_DDR_G2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_G2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\(1),
      I1 => \result_DDR_G2_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_DDR_G2_reg[15]\(0),
      I4 => Q(48),
      O => \result_DDR_G2[5]_i_2_n_0\
    );
\result_DDR_G2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_G2[5]_i_3_n_0\
    );
\result_DDR_G2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[6]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[15]\(3),
      I2 => \result_DDR_G2[6]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[15]\(2),
      I4 => \result_DDR_G2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_G2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\(1),
      I1 => \result_DDR_G2_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_DDR_G2_reg[15]\(0),
      I4 => Q(44),
      O => \result_DDR_G2[6]_i_2_n_0\
    );
\result_DDR_G2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_G2[6]_i_3_n_0\
    );
\result_DDR_G2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[7]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[15]\(3),
      I2 => \result_DDR_G2[7]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[15]\(2),
      I4 => \result_DDR_G2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_G2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\(1),
      I1 => \result_DDR_G2_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_DDR_G2_reg[15]\(0),
      I4 => Q(40),
      O => \result_DDR_G2[7]_i_2_n_0\
    );
\result_DDR_G2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_G2[7]_i_3_n_0\
    );
\result_DDR_G2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[8]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[15]\(3),
      I2 => \result_DDR_G2[8]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[15]\(2),
      I4 => \result_DDR_G2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_G2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\(1),
      I1 => \result_DDR_G2_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_DDR_G2_reg[15]\(0),
      I4 => Q(36),
      O => \result_DDR_G2[8]_i_2_n_0\
    );
\result_DDR_G2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_G2[8]_i_3_n_0\
    );
\result_DDR_G2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_G2[9]_i_2_n_0\,
      I1 => \result_DDR_G2_reg[15]\(3),
      I2 => \result_DDR_G2[9]_i_3_n_0\,
      I3 => \result_DDR_G2_reg[15]\(2),
      I4 => \result_DDR_G2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_G2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_G2_reg[15]\(1),
      I1 => \result_DDR_G2_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_DDR_G2_reg[15]\(0),
      I4 => Q(32),
      O => \result_DDR_G2[9]_i_2_n_0\
    );
\result_DDR_G2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_G2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_G2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_G2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_H1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_20 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_20;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_20 is
  signal \result_DDR_H1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_H1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[0]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[15]\(3),
      I2 => \result_DDR_H1[0]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[15]\(2),
      I4 => \result_DDR_H1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_H1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\(1),
      I1 => \result_DDR_H1_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_DDR_H1_reg[15]\(0),
      I4 => Q(68),
      O => \result_DDR_H1[0]_i_2_n_0\
    );
\result_DDR_H1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_H1[0]_i_3_n_0\
    );
\result_DDR_H1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[10]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[15]\(3),
      I2 => \result_DDR_H1[10]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[15]\(2),
      I4 => \result_DDR_H1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_H1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\(1),
      I1 => \result_DDR_H1_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_DDR_H1_reg[15]\(0),
      I4 => Q(28),
      O => \result_DDR_H1[10]_i_2_n_0\
    );
\result_DDR_H1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_H1[10]_i_3_n_0\
    );
\result_DDR_H1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[11]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[15]\(3),
      I2 => \result_DDR_H1[11]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[15]\(2),
      I4 => \result_DDR_H1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_H1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\(1),
      I1 => \result_DDR_H1_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_DDR_H1_reg[15]\(0),
      I4 => Q(24),
      O => \result_DDR_H1[11]_i_2_n_0\
    );
\result_DDR_H1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_H1[11]_i_3_n_0\
    );
\result_DDR_H1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[12]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[15]\(3),
      I2 => \result_DDR_H1[12]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[15]\(2),
      I4 => \result_DDR_H1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_H1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\(1),
      I1 => \result_DDR_H1_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_DDR_H1_reg[15]\(0),
      I4 => Q(20),
      O => \result_DDR_H1[12]_i_2_n_0\
    );
\result_DDR_H1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_H1[12]_i_3_n_0\
    );
\result_DDR_H1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[13]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[15]\(3),
      I2 => \result_DDR_H1[13]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[15]\(2),
      I4 => \result_DDR_H1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_H1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\(1),
      I1 => \result_DDR_H1_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_DDR_H1_reg[15]\(0),
      I4 => Q(16),
      O => \result_DDR_H1[13]_i_2_n_0\
    );
\result_DDR_H1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_H1[13]_i_3_n_0\
    );
\result_DDR_H1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[14]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[15]\(3),
      I2 => \result_DDR_H1[14]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[15]\(2),
      I4 => \result_DDR_H1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_H1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\(1),
      I1 => \result_DDR_H1_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_DDR_H1_reg[15]\(0),
      I4 => Q(12),
      O => \result_DDR_H1[14]_i_2_n_0\
    );
\result_DDR_H1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_H1[14]_i_3_n_0\
    );
\result_DDR_H1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[15]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[15]\(3),
      I2 => \result_DDR_H1[15]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[15]\(2),
      I4 => \result_DDR_H1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_H1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\(1),
      I1 => \result_DDR_H1_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_DDR_H1_reg[15]\(0),
      I4 => Q(8),
      O => \result_DDR_H1[15]_i_2_n_0\
    );
\result_DDR_H1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_H1[15]_i_3_n_0\
    );
\result_DDR_H1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_H1[15]_i_4_n_0\
    );
\result_DDR_H1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[1]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[15]\(3),
      I2 => \result_DDR_H1[1]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[15]\(2),
      I4 => \result_DDR_H1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_H1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\(1),
      I1 => \result_DDR_H1_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_DDR_H1_reg[15]\(0),
      I4 => Q(64),
      O => \result_DDR_H1[1]_i_2_n_0\
    );
\result_DDR_H1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_H1[1]_i_3_n_0\
    );
\result_DDR_H1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[2]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[15]\(3),
      I2 => \result_DDR_H1[2]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[15]\(2),
      I4 => \result_DDR_H1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_H1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\(1),
      I1 => \result_DDR_H1_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_DDR_H1_reg[15]\(0),
      I4 => Q(60),
      O => \result_DDR_H1[2]_i_2_n_0\
    );
\result_DDR_H1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_H1[2]_i_3_n_0\
    );
\result_DDR_H1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[3]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[15]\(3),
      I2 => \result_DDR_H1[3]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[15]\(2),
      I4 => \result_DDR_H1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_H1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\(1),
      I1 => \result_DDR_H1_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_DDR_H1_reg[15]\(0),
      I4 => Q(56),
      O => \result_DDR_H1[3]_i_2_n_0\
    );
\result_DDR_H1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_H1[3]_i_3_n_0\
    );
\result_DDR_H1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[4]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[15]\(3),
      I2 => \result_DDR_H1[4]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[15]\(2),
      I4 => \result_DDR_H1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_H1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\(1),
      I1 => \result_DDR_H1_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_DDR_H1_reg[15]\(0),
      I4 => Q(52),
      O => \result_DDR_H1[4]_i_2_n_0\
    );
\result_DDR_H1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_H1[4]_i_3_n_0\
    );
\result_DDR_H1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[5]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[15]\(3),
      I2 => \result_DDR_H1[5]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[15]\(2),
      I4 => \result_DDR_H1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_H1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\(1),
      I1 => \result_DDR_H1_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_DDR_H1_reg[15]\(0),
      I4 => Q(48),
      O => \result_DDR_H1[5]_i_2_n_0\
    );
\result_DDR_H1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_H1[5]_i_3_n_0\
    );
\result_DDR_H1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[6]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[15]\(3),
      I2 => \result_DDR_H1[6]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[15]\(2),
      I4 => \result_DDR_H1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_H1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\(1),
      I1 => \result_DDR_H1_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_DDR_H1_reg[15]\(0),
      I4 => Q(44),
      O => \result_DDR_H1[6]_i_2_n_0\
    );
\result_DDR_H1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_H1[6]_i_3_n_0\
    );
\result_DDR_H1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[7]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[15]\(3),
      I2 => \result_DDR_H1[7]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[15]\(2),
      I4 => \result_DDR_H1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_H1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\(1),
      I1 => \result_DDR_H1_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_DDR_H1_reg[15]\(0),
      I4 => Q(40),
      O => \result_DDR_H1[7]_i_2_n_0\
    );
\result_DDR_H1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_H1[7]_i_3_n_0\
    );
\result_DDR_H1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[8]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[15]\(3),
      I2 => \result_DDR_H1[8]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[15]\(2),
      I4 => \result_DDR_H1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_H1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\(1),
      I1 => \result_DDR_H1_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_DDR_H1_reg[15]\(0),
      I4 => Q(36),
      O => \result_DDR_H1[8]_i_2_n_0\
    );
\result_DDR_H1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_H1[8]_i_3_n_0\
    );
\result_DDR_H1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H1[9]_i_2_n_0\,
      I1 => \result_DDR_H1_reg[15]\(3),
      I2 => \result_DDR_H1[9]_i_3_n_0\,
      I3 => \result_DDR_H1_reg[15]\(2),
      I4 => \result_DDR_H1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_H1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H1_reg[15]\(1),
      I1 => \result_DDR_H1_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_DDR_H1_reg[15]\(0),
      I4 => Q(32),
      O => \result_DDR_H1[9]_i_2_n_0\
    );
\result_DDR_H1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_H1_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_H1_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_H1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_H2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_21 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_21;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_21 is
  signal \result_DDR_H2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_H2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[0]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[15]\(3),
      I2 => \result_DDR_H2[0]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[15]\(2),
      I4 => \result_DDR_H2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_H2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\(1),
      I1 => \result_DDR_H2_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_DDR_H2_reg[15]\(0),
      I4 => Q(68),
      O => \result_DDR_H2[0]_i_2_n_0\
    );
\result_DDR_H2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_H2[0]_i_3_n_0\
    );
\result_DDR_H2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[10]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[15]\(3),
      I2 => \result_DDR_H2[10]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[15]\(2),
      I4 => \result_DDR_H2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_H2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\(1),
      I1 => \result_DDR_H2_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_DDR_H2_reg[15]\(0),
      I4 => Q(28),
      O => \result_DDR_H2[10]_i_2_n_0\
    );
\result_DDR_H2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_H2[10]_i_3_n_0\
    );
\result_DDR_H2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[11]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[15]\(3),
      I2 => \result_DDR_H2[11]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[15]\(2),
      I4 => \result_DDR_H2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_H2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\(1),
      I1 => \result_DDR_H2_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_DDR_H2_reg[15]\(0),
      I4 => Q(24),
      O => \result_DDR_H2[11]_i_2_n_0\
    );
\result_DDR_H2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_H2[11]_i_3_n_0\
    );
\result_DDR_H2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[12]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[15]\(3),
      I2 => \result_DDR_H2[12]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[15]\(2),
      I4 => \result_DDR_H2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_H2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\(1),
      I1 => \result_DDR_H2_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_DDR_H2_reg[15]\(0),
      I4 => Q(20),
      O => \result_DDR_H2[12]_i_2_n_0\
    );
\result_DDR_H2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_H2[12]_i_3_n_0\
    );
\result_DDR_H2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[13]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[15]\(3),
      I2 => \result_DDR_H2[13]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[15]\(2),
      I4 => \result_DDR_H2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_H2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\(1),
      I1 => \result_DDR_H2_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_DDR_H2_reg[15]\(0),
      I4 => Q(16),
      O => \result_DDR_H2[13]_i_2_n_0\
    );
\result_DDR_H2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_H2[13]_i_3_n_0\
    );
\result_DDR_H2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[14]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[15]\(3),
      I2 => \result_DDR_H2[14]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[15]\(2),
      I4 => \result_DDR_H2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_H2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\(1),
      I1 => \result_DDR_H2_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_DDR_H2_reg[15]\(0),
      I4 => Q(12),
      O => \result_DDR_H2[14]_i_2_n_0\
    );
\result_DDR_H2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_H2[14]_i_3_n_0\
    );
\result_DDR_H2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[15]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[15]\(3),
      I2 => \result_DDR_H2[15]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[15]\(2),
      I4 => \result_DDR_H2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_H2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\(1),
      I1 => \result_DDR_H2_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_DDR_H2_reg[15]\(0),
      I4 => Q(8),
      O => \result_DDR_H2[15]_i_2_n_0\
    );
\result_DDR_H2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_H2[15]_i_3_n_0\
    );
\result_DDR_H2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_H2[15]_i_4_n_0\
    );
\result_DDR_H2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[1]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[15]\(3),
      I2 => \result_DDR_H2[1]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[15]\(2),
      I4 => \result_DDR_H2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_H2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\(1),
      I1 => \result_DDR_H2_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_DDR_H2_reg[15]\(0),
      I4 => Q(64),
      O => \result_DDR_H2[1]_i_2_n_0\
    );
\result_DDR_H2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_H2[1]_i_3_n_0\
    );
\result_DDR_H2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[2]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[15]\(3),
      I2 => \result_DDR_H2[2]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[15]\(2),
      I4 => \result_DDR_H2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_H2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\(1),
      I1 => \result_DDR_H2_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_DDR_H2_reg[15]\(0),
      I4 => Q(60),
      O => \result_DDR_H2[2]_i_2_n_0\
    );
\result_DDR_H2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_H2[2]_i_3_n_0\
    );
\result_DDR_H2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[3]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[15]\(3),
      I2 => \result_DDR_H2[3]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[15]\(2),
      I4 => \result_DDR_H2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_H2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\(1),
      I1 => \result_DDR_H2_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_DDR_H2_reg[15]\(0),
      I4 => Q(56),
      O => \result_DDR_H2[3]_i_2_n_0\
    );
\result_DDR_H2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_H2[3]_i_3_n_0\
    );
\result_DDR_H2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[4]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[15]\(3),
      I2 => \result_DDR_H2[4]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[15]\(2),
      I4 => \result_DDR_H2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_H2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\(1),
      I1 => \result_DDR_H2_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_DDR_H2_reg[15]\(0),
      I4 => Q(52),
      O => \result_DDR_H2[4]_i_2_n_0\
    );
\result_DDR_H2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_H2[4]_i_3_n_0\
    );
\result_DDR_H2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[5]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[15]\(3),
      I2 => \result_DDR_H2[5]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[15]\(2),
      I4 => \result_DDR_H2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_H2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\(1),
      I1 => \result_DDR_H2_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_DDR_H2_reg[15]\(0),
      I4 => Q(48),
      O => \result_DDR_H2[5]_i_2_n_0\
    );
\result_DDR_H2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_H2[5]_i_3_n_0\
    );
\result_DDR_H2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[6]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[15]\(3),
      I2 => \result_DDR_H2[6]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[15]\(2),
      I4 => \result_DDR_H2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_H2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\(1),
      I1 => \result_DDR_H2_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_DDR_H2_reg[15]\(0),
      I4 => Q(44),
      O => \result_DDR_H2[6]_i_2_n_0\
    );
\result_DDR_H2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_H2[6]_i_3_n_0\
    );
\result_DDR_H2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[7]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[15]\(3),
      I2 => \result_DDR_H2[7]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[15]\(2),
      I4 => \result_DDR_H2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_H2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\(1),
      I1 => \result_DDR_H2_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_DDR_H2_reg[15]\(0),
      I4 => Q(40),
      O => \result_DDR_H2[7]_i_2_n_0\
    );
\result_DDR_H2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_H2[7]_i_3_n_0\
    );
\result_DDR_H2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[8]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[15]\(3),
      I2 => \result_DDR_H2[8]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[15]\(2),
      I4 => \result_DDR_H2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_H2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\(1),
      I1 => \result_DDR_H2_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_DDR_H2_reg[15]\(0),
      I4 => Q(36),
      O => \result_DDR_H2[8]_i_2_n_0\
    );
\result_DDR_H2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_H2[8]_i_3_n_0\
    );
\result_DDR_H2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_H2[9]_i_2_n_0\,
      I1 => \result_DDR_H2_reg[15]\(3),
      I2 => \result_DDR_H2[9]_i_3_n_0\,
      I3 => \result_DDR_H2_reg[15]\(2),
      I4 => \result_DDR_H2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_H2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_H2_reg[15]\(1),
      I1 => \result_DDR_H2_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_DDR_H2_reg[15]\(0),
      I4 => Q(32),
      O => \result_DDR_H2[9]_i_2_n_0\
    );
\result_DDR_H2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_H2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_H2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_H2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_A2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_DDR_A2_reg[0]\ : in STD_LOGIC;
    \result_DDR_A2_reg[0]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[0]_1\ : in STD_LOGIC;
    \result_DDR_A2_reg[0]_2\ : in STD_LOGIC;
    \result_DDR_A2_reg[0]_3\ : in STD_LOGIC;
    \result_DDR_A2_reg[0]_4\ : in STD_LOGIC;
    \result_DDR_A2_reg[1]\ : in STD_LOGIC;
    \result_DDR_A2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[1]_1\ : in STD_LOGIC;
    \result_DDR_A2_reg[1]_2\ : in STD_LOGIC;
    \result_DDR_A2_reg[2]\ : in STD_LOGIC;
    \result_DDR_A2_reg[2]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[2]_1\ : in STD_LOGIC;
    \result_DDR_A2_reg[2]_2\ : in STD_LOGIC;
    \result_DDR_A2_reg[3]\ : in STD_LOGIC;
    \result_DDR_A2_reg[3]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[3]_1\ : in STD_LOGIC;
    \result_DDR_A2_reg[3]_2\ : in STD_LOGIC;
    \result_DDR_A2_reg[4]\ : in STD_LOGIC;
    \result_DDR_A2_reg[4]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[4]_1\ : in STD_LOGIC;
    \result_DDR_A2_reg[4]_2\ : in STD_LOGIC;
    \result_DDR_A2_reg[5]\ : in STD_LOGIC;
    \result_DDR_A2_reg[5]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[5]_1\ : in STD_LOGIC;
    \result_DDR_A2_reg[5]_2\ : in STD_LOGIC;
    \result_DDR_A2_reg[6]\ : in STD_LOGIC;
    \result_DDR_A2_reg[6]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[6]_1\ : in STD_LOGIC;
    \result_DDR_A2_reg[6]_2\ : in STD_LOGIC;
    \result_DDR_A2_reg[7]\ : in STD_LOGIC;
    \result_DDR_A2_reg[7]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[7]_1\ : in STD_LOGIC;
    \result_DDR_A2_reg[7]_2\ : in STD_LOGIC;
    \result_DDR_A2_reg[8]\ : in STD_LOGIC;
    \result_DDR_A2_reg[8]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[8]_1\ : in STD_LOGIC;
    \result_DDR_A2_reg[8]_2\ : in STD_LOGIC;
    \result_DDR_A2_reg[9]\ : in STD_LOGIC;
    \result_DDR_A2_reg[9]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[9]_1\ : in STD_LOGIC;
    \result_DDR_A2_reg[9]_2\ : in STD_LOGIC;
    \result_DDR_A2_reg[10]\ : in STD_LOGIC;
    \result_DDR_A2_reg[10]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[10]_1\ : in STD_LOGIC;
    \result_DDR_A2_reg[10]_2\ : in STD_LOGIC;
    \result_DDR_A2_reg[11]\ : in STD_LOGIC;
    \result_DDR_A2_reg[11]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[11]_1\ : in STD_LOGIC;
    \result_DDR_A2_reg[11]_2\ : in STD_LOGIC;
    \result_DDR_A2_reg[12]\ : in STD_LOGIC;
    \result_DDR_A2_reg[12]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[12]_1\ : in STD_LOGIC;
    \result_DDR_A2_reg[12]_2\ : in STD_LOGIC;
    \result_DDR_A2_reg[13]\ : in STD_LOGIC;
    \result_DDR_A2_reg[13]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[13]_1\ : in STD_LOGIC;
    \result_DDR_A2_reg[13]_2\ : in STD_LOGIC;
    \result_DDR_A2_reg[14]\ : in STD_LOGIC;
    \result_DDR_A2_reg[14]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[14]_1\ : in STD_LOGIC;
    \result_DDR_A2_reg[14]_2\ : in STD_LOGIC;
    \result_DDR_A2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_A2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_A2_reg[15]_2\ : in STD_LOGIC;
    \result_DDR_A2_reg[15]_3\ : in STD_LOGIC;
    \result_DDR_A2_reg[15]_4\ : in STD_LOGIC;
    \result_DDR_A2_reg[15]_5\ : in STD_LOGIC;
    \result_DDR_A2_reg[15]_6\ : in STD_LOGIC;
    \result_DDR_A2_reg[15]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_22 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_22;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_22 is
  signal \result_DDR_A2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_A2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[0]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[15]\(3),
      I2 => \result_DDR_A2[0]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[15]\(2),
      I4 => \result_DDR_A2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_A2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\(1),
      I1 => \result_DDR_A2_reg[15]\(2),
      I2 => \result_DDR_A2_reg[0]_3\,
      I3 => \result_DDR_A2_reg[15]\(0),
      I4 => \result_DDR_A2_reg[0]_4\,
      O => \result_DDR_A2[0]_i_2_n_0\
    );
\result_DDR_A2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[0]\,
      I1 => \result_DDR_A2_reg[0]_0\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[0]_1\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[0]_2\,
      O => \result_DDR_A2[0]_i_3_n_0\
    );
\result_DDR_A2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[10]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[15]\(3),
      I2 => \result_DDR_A2[10]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[15]\(2),
      I4 => \result_DDR_A2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_A2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\(1),
      I1 => \result_DDR_A2_reg[15]\(2),
      I2 => \result_DDR_A2_reg[9]_1\,
      I3 => \result_DDR_A2_reg[15]\(0),
      I4 => \result_DDR_A2_reg[9]_2\,
      O => \result_DDR_A2[10]_i_2_n_0\
    );
\result_DDR_A2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[10]\,
      I1 => \result_DDR_A2_reg[10]_0\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[10]_1\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[10]_2\,
      O => \result_DDR_A2[10]_i_3_n_0\
    );
\result_DDR_A2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[11]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[15]\(3),
      I2 => \result_DDR_A2[11]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[15]\(2),
      I4 => \result_DDR_A2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_A2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\(1),
      I1 => \result_DDR_A2_reg[15]\(2),
      I2 => \result_DDR_A2_reg[10]_1\,
      I3 => \result_DDR_A2_reg[15]\(0),
      I4 => \result_DDR_A2_reg[10]_2\,
      O => \result_DDR_A2[11]_i_2_n_0\
    );
\result_DDR_A2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[11]\,
      I1 => \result_DDR_A2_reg[11]_0\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[11]_1\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[11]_2\,
      O => \result_DDR_A2[11]_i_3_n_0\
    );
\result_DDR_A2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[12]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[15]\(3),
      I2 => \result_DDR_A2[12]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[15]\(2),
      I4 => \result_DDR_A2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_A2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\(1),
      I1 => \result_DDR_A2_reg[15]\(2),
      I2 => \result_DDR_A2_reg[11]_1\,
      I3 => \result_DDR_A2_reg[15]\(0),
      I4 => \result_DDR_A2_reg[11]_2\,
      O => \result_DDR_A2[12]_i_2_n_0\
    );
\result_DDR_A2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[12]\,
      I1 => \result_DDR_A2_reg[12]_0\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[12]_1\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[12]_2\,
      O => \result_DDR_A2[12]_i_3_n_0\
    );
\result_DDR_A2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[13]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[15]\(3),
      I2 => \result_DDR_A2[13]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[15]\(2),
      I4 => \result_DDR_A2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_A2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\(1),
      I1 => \result_DDR_A2_reg[15]\(2),
      I2 => \result_DDR_A2_reg[12]_1\,
      I3 => \result_DDR_A2_reg[15]\(0),
      I4 => \result_DDR_A2_reg[12]_2\,
      O => \result_DDR_A2[13]_i_2_n_0\
    );
\result_DDR_A2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[13]\,
      I1 => \result_DDR_A2_reg[13]_0\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[13]_1\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[13]_2\,
      O => \result_DDR_A2[13]_i_3_n_0\
    );
\result_DDR_A2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[14]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[15]\(3),
      I2 => \result_DDR_A2[14]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[15]\(2),
      I4 => \result_DDR_A2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_A2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\(1),
      I1 => \result_DDR_A2_reg[15]\(2),
      I2 => \result_DDR_A2_reg[13]_1\,
      I3 => \result_DDR_A2_reg[15]\(0),
      I4 => \result_DDR_A2_reg[13]_2\,
      O => \result_DDR_A2[14]_i_2_n_0\
    );
\result_DDR_A2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[14]\,
      I1 => \result_DDR_A2_reg[14]_0\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[14]_1\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[14]_2\,
      O => \result_DDR_A2[14]_i_3_n_0\
    );
\result_DDR_A2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[15]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[15]\(3),
      I2 => \result_DDR_A2[15]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[15]\(2),
      I4 => \result_DDR_A2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_A2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\(1),
      I1 => \result_DDR_A2_reg[15]\(2),
      I2 => \result_DDR_A2_reg[14]_1\,
      I3 => \result_DDR_A2_reg[15]\(0),
      I4 => \result_DDR_A2_reg[14]_2\,
      O => \result_DDR_A2[15]_i_2_n_0\
    );
\result_DDR_A2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]_4\,
      I1 => \result_DDR_A2_reg[15]_5\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[15]_6\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[15]_7\,
      O => \result_DDR_A2[15]_i_3_n_0\
    );
\result_DDR_A2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]_0\,
      I1 => \result_DDR_A2_reg[15]_1\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[15]_2\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[15]_3\,
      O => \result_DDR_A2[15]_i_4_n_0\
    );
\result_DDR_A2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[1]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[15]\(3),
      I2 => \result_DDR_A2[1]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[15]\(2),
      I4 => \result_DDR_A2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_A2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\(1),
      I1 => \result_DDR_A2_reg[15]\(2),
      I2 => \result_DDR_A2_reg[0]_1\,
      I3 => \result_DDR_A2_reg[15]\(0),
      I4 => \result_DDR_A2_reg[0]_2\,
      O => \result_DDR_A2[1]_i_2_n_0\
    );
\result_DDR_A2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[1]\,
      I1 => \result_DDR_A2_reg[1]_0\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[1]_1\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[1]_2\,
      O => \result_DDR_A2[1]_i_3_n_0\
    );
\result_DDR_A2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[2]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[15]\(3),
      I2 => \result_DDR_A2[2]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[15]\(2),
      I4 => \result_DDR_A2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_A2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\(1),
      I1 => \result_DDR_A2_reg[15]\(2),
      I2 => \result_DDR_A2_reg[1]_1\,
      I3 => \result_DDR_A2_reg[15]\(0),
      I4 => \result_DDR_A2_reg[1]_2\,
      O => \result_DDR_A2[2]_i_2_n_0\
    );
\result_DDR_A2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[2]\,
      I1 => \result_DDR_A2_reg[2]_0\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[2]_1\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[2]_2\,
      O => \result_DDR_A2[2]_i_3_n_0\
    );
\result_DDR_A2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[3]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[15]\(3),
      I2 => \result_DDR_A2[3]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[15]\(2),
      I4 => \result_DDR_A2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_A2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\(1),
      I1 => \result_DDR_A2_reg[15]\(2),
      I2 => \result_DDR_A2_reg[2]_1\,
      I3 => \result_DDR_A2_reg[15]\(0),
      I4 => \result_DDR_A2_reg[2]_2\,
      O => \result_DDR_A2[3]_i_2_n_0\
    );
\result_DDR_A2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[3]\,
      I1 => \result_DDR_A2_reg[3]_0\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[3]_1\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[3]_2\,
      O => \result_DDR_A2[3]_i_3_n_0\
    );
\result_DDR_A2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[4]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[15]\(3),
      I2 => \result_DDR_A2[4]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[15]\(2),
      I4 => \result_DDR_A2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_A2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\(1),
      I1 => \result_DDR_A2_reg[15]\(2),
      I2 => \result_DDR_A2_reg[3]_1\,
      I3 => \result_DDR_A2_reg[15]\(0),
      I4 => \result_DDR_A2_reg[3]_2\,
      O => \result_DDR_A2[4]_i_2_n_0\
    );
\result_DDR_A2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[4]\,
      I1 => \result_DDR_A2_reg[4]_0\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[4]_1\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[4]_2\,
      O => \result_DDR_A2[4]_i_3_n_0\
    );
\result_DDR_A2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[5]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[15]\(3),
      I2 => \result_DDR_A2[5]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[15]\(2),
      I4 => \result_DDR_A2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_A2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\(1),
      I1 => \result_DDR_A2_reg[15]\(2),
      I2 => \result_DDR_A2_reg[4]_1\,
      I3 => \result_DDR_A2_reg[15]\(0),
      I4 => \result_DDR_A2_reg[4]_2\,
      O => \result_DDR_A2[5]_i_2_n_0\
    );
\result_DDR_A2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[5]\,
      I1 => \result_DDR_A2_reg[5]_0\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[5]_1\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[5]_2\,
      O => \result_DDR_A2[5]_i_3_n_0\
    );
\result_DDR_A2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[6]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[15]\(3),
      I2 => \result_DDR_A2[6]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[15]\(2),
      I4 => \result_DDR_A2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_A2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\(1),
      I1 => \result_DDR_A2_reg[15]\(2),
      I2 => \result_DDR_A2_reg[5]_1\,
      I3 => \result_DDR_A2_reg[15]\(0),
      I4 => \result_DDR_A2_reg[5]_2\,
      O => \result_DDR_A2[6]_i_2_n_0\
    );
\result_DDR_A2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[6]\,
      I1 => \result_DDR_A2_reg[6]_0\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[6]_1\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[6]_2\,
      O => \result_DDR_A2[6]_i_3_n_0\
    );
\result_DDR_A2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[7]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[15]\(3),
      I2 => \result_DDR_A2[7]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[15]\(2),
      I4 => \result_DDR_A2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_A2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\(1),
      I1 => \result_DDR_A2_reg[15]\(2),
      I2 => \result_DDR_A2_reg[6]_1\,
      I3 => \result_DDR_A2_reg[15]\(0),
      I4 => \result_DDR_A2_reg[6]_2\,
      O => \result_DDR_A2[7]_i_2_n_0\
    );
\result_DDR_A2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[7]\,
      I1 => \result_DDR_A2_reg[7]_0\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[7]_1\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[7]_2\,
      O => \result_DDR_A2[7]_i_3_n_0\
    );
\result_DDR_A2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[8]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[15]\(3),
      I2 => \result_DDR_A2[8]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[15]\(2),
      I4 => \result_DDR_A2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_A2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\(1),
      I1 => \result_DDR_A2_reg[15]\(2),
      I2 => \result_DDR_A2_reg[7]_1\,
      I3 => \result_DDR_A2_reg[15]\(0),
      I4 => \result_DDR_A2_reg[7]_2\,
      O => \result_DDR_A2[8]_i_2_n_0\
    );
\result_DDR_A2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[8]\,
      I1 => \result_DDR_A2_reg[8]_0\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[8]_1\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[8]_2\,
      O => \result_DDR_A2[8]_i_3_n_0\
    );
\result_DDR_A2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_A2[9]_i_2_n_0\,
      I1 => \result_DDR_A2_reg[15]\(3),
      I2 => \result_DDR_A2[9]_i_3_n_0\,
      I3 => \result_DDR_A2_reg[15]\(2),
      I4 => \result_DDR_A2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_A2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_A2_reg[15]\(1),
      I1 => \result_DDR_A2_reg[15]\(2),
      I2 => \result_DDR_A2_reg[8]_1\,
      I3 => \result_DDR_A2_reg[15]\(0),
      I4 => \result_DDR_A2_reg[8]_2\,
      O => \result_DDR_A2[9]_i_2_n_0\
    );
\result_DDR_A2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_A2_reg[9]\,
      I1 => \result_DDR_A2_reg[9]_0\,
      I2 => \result_DDR_A2_reg[15]\(1),
      I3 => \result_DDR_A2_reg[9]_1\,
      I4 => \result_DDR_A2_reg[15]\(0),
      I5 => \result_DDR_A2_reg[9]_2\,
      O => \result_DDR_A2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_B1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_DDR_B1_reg[0]\ : in STD_LOGIC;
    \result_DDR_B1_reg[0]_0\ : in STD_LOGIC;
    \result_DDR_B1_reg[0]_1\ : in STD_LOGIC;
    \result_DDR_B1_reg[0]_2\ : in STD_LOGIC;
    \result_DDR_B1_reg[0]_3\ : in STD_LOGIC;
    \result_DDR_B1_reg[0]_4\ : in STD_LOGIC;
    \result_DDR_B1_reg[1]\ : in STD_LOGIC;
    \result_DDR_B1_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_B1_reg[1]_1\ : in STD_LOGIC;
    \result_DDR_B1_reg[1]_2\ : in STD_LOGIC;
    \result_DDR_B1_reg[2]\ : in STD_LOGIC;
    \result_DDR_B1_reg[2]_0\ : in STD_LOGIC;
    \result_DDR_B1_reg[2]_1\ : in STD_LOGIC;
    \result_DDR_B1_reg[2]_2\ : in STD_LOGIC;
    \result_DDR_B1_reg[3]\ : in STD_LOGIC;
    \result_DDR_B1_reg[3]_0\ : in STD_LOGIC;
    \result_DDR_B1_reg[3]_1\ : in STD_LOGIC;
    \result_DDR_B1_reg[3]_2\ : in STD_LOGIC;
    \result_DDR_B1_reg[4]\ : in STD_LOGIC;
    \result_DDR_B1_reg[4]_0\ : in STD_LOGIC;
    \result_DDR_B1_reg[4]_1\ : in STD_LOGIC;
    \result_DDR_B1_reg[4]_2\ : in STD_LOGIC;
    \result_DDR_B1_reg[5]\ : in STD_LOGIC;
    \result_DDR_B1_reg[5]_0\ : in STD_LOGIC;
    \result_DDR_B1_reg[5]_1\ : in STD_LOGIC;
    \result_DDR_B1_reg[5]_2\ : in STD_LOGIC;
    \result_DDR_B1_reg[6]\ : in STD_LOGIC;
    \result_DDR_B1_reg[6]_0\ : in STD_LOGIC;
    \result_DDR_B1_reg[6]_1\ : in STD_LOGIC;
    \result_DDR_B1_reg[6]_2\ : in STD_LOGIC;
    \result_DDR_B1_reg[7]\ : in STD_LOGIC;
    \result_DDR_B1_reg[7]_0\ : in STD_LOGIC;
    \result_DDR_B1_reg[7]_1\ : in STD_LOGIC;
    \result_DDR_B1_reg[7]_2\ : in STD_LOGIC;
    \result_DDR_B1_reg[8]\ : in STD_LOGIC;
    \result_DDR_B1_reg[8]_0\ : in STD_LOGIC;
    \result_DDR_B1_reg[8]_1\ : in STD_LOGIC;
    \result_DDR_B1_reg[8]_2\ : in STD_LOGIC;
    \result_DDR_B1_reg[9]\ : in STD_LOGIC;
    \result_DDR_B1_reg[9]_0\ : in STD_LOGIC;
    \result_DDR_B1_reg[9]_1\ : in STD_LOGIC;
    \result_DDR_B1_reg[9]_2\ : in STD_LOGIC;
    \result_DDR_B1_reg[10]\ : in STD_LOGIC;
    \result_DDR_B1_reg[10]_0\ : in STD_LOGIC;
    \result_DDR_B1_reg[10]_1\ : in STD_LOGIC;
    \result_DDR_B1_reg[10]_2\ : in STD_LOGIC;
    \result_DDR_B1_reg[11]\ : in STD_LOGIC;
    \result_DDR_B1_reg[11]_0\ : in STD_LOGIC;
    \result_DDR_B1_reg[11]_1\ : in STD_LOGIC;
    \result_DDR_B1_reg[11]_2\ : in STD_LOGIC;
    \result_DDR_B1_reg[12]\ : in STD_LOGIC;
    \result_DDR_B1_reg[12]_0\ : in STD_LOGIC;
    \result_DDR_B1_reg[12]_1\ : in STD_LOGIC;
    \result_DDR_B1_reg[12]_2\ : in STD_LOGIC;
    \result_DDR_B1_reg[13]\ : in STD_LOGIC;
    \result_DDR_B1_reg[13]_0\ : in STD_LOGIC;
    \result_DDR_B1_reg[13]_1\ : in STD_LOGIC;
    \result_DDR_B1_reg[13]_2\ : in STD_LOGIC;
    \result_DDR_B1_reg[14]\ : in STD_LOGIC;
    \result_DDR_B1_reg[14]_0\ : in STD_LOGIC;
    \result_DDR_B1_reg[14]_1\ : in STD_LOGIC;
    \result_DDR_B1_reg[14]_2\ : in STD_LOGIC;
    \result_DDR_B1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_B1_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_B1_reg[15]_2\ : in STD_LOGIC;
    \result_DDR_B1_reg[15]_3\ : in STD_LOGIC;
    \result_DDR_B1_reg[15]_4\ : in STD_LOGIC;
    \result_DDR_B1_reg[15]_5\ : in STD_LOGIC;
    \result_DDR_B1_reg[15]_6\ : in STD_LOGIC;
    \result_DDR_B1_reg[15]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_23 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_23;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_23 is
  signal \result_DDR_B1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_B1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[0]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[15]\(3),
      I2 => \result_DDR_B1[0]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[15]\(2),
      I4 => \result_DDR_B1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_B1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\(1),
      I1 => \result_DDR_B1_reg[15]\(2),
      I2 => \result_DDR_B1_reg[0]_3\,
      I3 => \result_DDR_B1_reg[15]\(0),
      I4 => \result_DDR_B1_reg[0]_4\,
      O => \result_DDR_B1[0]_i_2_n_0\
    );
\result_DDR_B1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[0]\,
      I1 => \result_DDR_B1_reg[0]_0\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[0]_1\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[0]_2\,
      O => \result_DDR_B1[0]_i_3_n_0\
    );
\result_DDR_B1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[10]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[15]\(3),
      I2 => \result_DDR_B1[10]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[15]\(2),
      I4 => \result_DDR_B1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_B1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\(1),
      I1 => \result_DDR_B1_reg[15]\(2),
      I2 => \result_DDR_B1_reg[9]_1\,
      I3 => \result_DDR_B1_reg[15]\(0),
      I4 => \result_DDR_B1_reg[9]_2\,
      O => \result_DDR_B1[10]_i_2_n_0\
    );
\result_DDR_B1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[10]\,
      I1 => \result_DDR_B1_reg[10]_0\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[10]_1\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[10]_2\,
      O => \result_DDR_B1[10]_i_3_n_0\
    );
\result_DDR_B1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[11]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[15]\(3),
      I2 => \result_DDR_B1[11]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[15]\(2),
      I4 => \result_DDR_B1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_B1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\(1),
      I1 => \result_DDR_B1_reg[15]\(2),
      I2 => \result_DDR_B1_reg[10]_1\,
      I3 => \result_DDR_B1_reg[15]\(0),
      I4 => \result_DDR_B1_reg[10]_2\,
      O => \result_DDR_B1[11]_i_2_n_0\
    );
\result_DDR_B1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[11]\,
      I1 => \result_DDR_B1_reg[11]_0\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[11]_1\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[11]_2\,
      O => \result_DDR_B1[11]_i_3_n_0\
    );
\result_DDR_B1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[12]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[15]\(3),
      I2 => \result_DDR_B1[12]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[15]\(2),
      I4 => \result_DDR_B1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_B1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\(1),
      I1 => \result_DDR_B1_reg[15]\(2),
      I2 => \result_DDR_B1_reg[11]_1\,
      I3 => \result_DDR_B1_reg[15]\(0),
      I4 => \result_DDR_B1_reg[11]_2\,
      O => \result_DDR_B1[12]_i_2_n_0\
    );
\result_DDR_B1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[12]\,
      I1 => \result_DDR_B1_reg[12]_0\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[12]_1\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[12]_2\,
      O => \result_DDR_B1[12]_i_3_n_0\
    );
\result_DDR_B1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[13]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[15]\(3),
      I2 => \result_DDR_B1[13]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[15]\(2),
      I4 => \result_DDR_B1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_B1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\(1),
      I1 => \result_DDR_B1_reg[15]\(2),
      I2 => \result_DDR_B1_reg[12]_1\,
      I3 => \result_DDR_B1_reg[15]\(0),
      I4 => \result_DDR_B1_reg[12]_2\,
      O => \result_DDR_B1[13]_i_2_n_0\
    );
\result_DDR_B1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[13]\,
      I1 => \result_DDR_B1_reg[13]_0\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[13]_1\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[13]_2\,
      O => \result_DDR_B1[13]_i_3_n_0\
    );
\result_DDR_B1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[14]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[15]\(3),
      I2 => \result_DDR_B1[14]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[15]\(2),
      I4 => \result_DDR_B1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_B1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\(1),
      I1 => \result_DDR_B1_reg[15]\(2),
      I2 => \result_DDR_B1_reg[13]_1\,
      I3 => \result_DDR_B1_reg[15]\(0),
      I4 => \result_DDR_B1_reg[13]_2\,
      O => \result_DDR_B1[14]_i_2_n_0\
    );
\result_DDR_B1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[14]\,
      I1 => \result_DDR_B1_reg[14]_0\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[14]_1\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[14]_2\,
      O => \result_DDR_B1[14]_i_3_n_0\
    );
\result_DDR_B1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[15]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[15]\(3),
      I2 => \result_DDR_B1[15]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[15]\(2),
      I4 => \result_DDR_B1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_B1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\(1),
      I1 => \result_DDR_B1_reg[15]\(2),
      I2 => \result_DDR_B1_reg[14]_1\,
      I3 => \result_DDR_B1_reg[15]\(0),
      I4 => \result_DDR_B1_reg[14]_2\,
      O => \result_DDR_B1[15]_i_2_n_0\
    );
\result_DDR_B1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]_4\,
      I1 => \result_DDR_B1_reg[15]_5\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[15]_6\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[15]_7\,
      O => \result_DDR_B1[15]_i_3_n_0\
    );
\result_DDR_B1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]_0\,
      I1 => \result_DDR_B1_reg[15]_1\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[15]_2\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[15]_3\,
      O => \result_DDR_B1[15]_i_4_n_0\
    );
\result_DDR_B1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[1]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[15]\(3),
      I2 => \result_DDR_B1[1]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[15]\(2),
      I4 => \result_DDR_B1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_B1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\(1),
      I1 => \result_DDR_B1_reg[15]\(2),
      I2 => \result_DDR_B1_reg[0]_1\,
      I3 => \result_DDR_B1_reg[15]\(0),
      I4 => \result_DDR_B1_reg[0]_2\,
      O => \result_DDR_B1[1]_i_2_n_0\
    );
\result_DDR_B1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[1]\,
      I1 => \result_DDR_B1_reg[1]_0\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[1]_1\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[1]_2\,
      O => \result_DDR_B1[1]_i_3_n_0\
    );
\result_DDR_B1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[2]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[15]\(3),
      I2 => \result_DDR_B1[2]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[15]\(2),
      I4 => \result_DDR_B1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_B1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\(1),
      I1 => \result_DDR_B1_reg[15]\(2),
      I2 => \result_DDR_B1_reg[1]_1\,
      I3 => \result_DDR_B1_reg[15]\(0),
      I4 => \result_DDR_B1_reg[1]_2\,
      O => \result_DDR_B1[2]_i_2_n_0\
    );
\result_DDR_B1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[2]\,
      I1 => \result_DDR_B1_reg[2]_0\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[2]_1\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[2]_2\,
      O => \result_DDR_B1[2]_i_3_n_0\
    );
\result_DDR_B1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[3]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[15]\(3),
      I2 => \result_DDR_B1[3]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[15]\(2),
      I4 => \result_DDR_B1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_B1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\(1),
      I1 => \result_DDR_B1_reg[15]\(2),
      I2 => \result_DDR_B1_reg[2]_1\,
      I3 => \result_DDR_B1_reg[15]\(0),
      I4 => \result_DDR_B1_reg[2]_2\,
      O => \result_DDR_B1[3]_i_2_n_0\
    );
\result_DDR_B1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[3]\,
      I1 => \result_DDR_B1_reg[3]_0\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[3]_1\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[3]_2\,
      O => \result_DDR_B1[3]_i_3_n_0\
    );
\result_DDR_B1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[4]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[15]\(3),
      I2 => \result_DDR_B1[4]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[15]\(2),
      I4 => \result_DDR_B1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_B1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\(1),
      I1 => \result_DDR_B1_reg[15]\(2),
      I2 => \result_DDR_B1_reg[3]_1\,
      I3 => \result_DDR_B1_reg[15]\(0),
      I4 => \result_DDR_B1_reg[3]_2\,
      O => \result_DDR_B1[4]_i_2_n_0\
    );
\result_DDR_B1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[4]\,
      I1 => \result_DDR_B1_reg[4]_0\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[4]_1\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[4]_2\,
      O => \result_DDR_B1[4]_i_3_n_0\
    );
\result_DDR_B1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[5]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[15]\(3),
      I2 => \result_DDR_B1[5]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[15]\(2),
      I4 => \result_DDR_B1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_B1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\(1),
      I1 => \result_DDR_B1_reg[15]\(2),
      I2 => \result_DDR_B1_reg[4]_1\,
      I3 => \result_DDR_B1_reg[15]\(0),
      I4 => \result_DDR_B1_reg[4]_2\,
      O => \result_DDR_B1[5]_i_2_n_0\
    );
\result_DDR_B1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[5]\,
      I1 => \result_DDR_B1_reg[5]_0\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[5]_1\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[5]_2\,
      O => \result_DDR_B1[5]_i_3_n_0\
    );
\result_DDR_B1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[6]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[15]\(3),
      I2 => \result_DDR_B1[6]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[15]\(2),
      I4 => \result_DDR_B1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_B1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\(1),
      I1 => \result_DDR_B1_reg[15]\(2),
      I2 => \result_DDR_B1_reg[5]_1\,
      I3 => \result_DDR_B1_reg[15]\(0),
      I4 => \result_DDR_B1_reg[5]_2\,
      O => \result_DDR_B1[6]_i_2_n_0\
    );
\result_DDR_B1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[6]\,
      I1 => \result_DDR_B1_reg[6]_0\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[6]_1\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[6]_2\,
      O => \result_DDR_B1[6]_i_3_n_0\
    );
\result_DDR_B1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[7]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[15]\(3),
      I2 => \result_DDR_B1[7]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[15]\(2),
      I4 => \result_DDR_B1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_B1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\(1),
      I1 => \result_DDR_B1_reg[15]\(2),
      I2 => \result_DDR_B1_reg[6]_1\,
      I3 => \result_DDR_B1_reg[15]\(0),
      I4 => \result_DDR_B1_reg[6]_2\,
      O => \result_DDR_B1[7]_i_2_n_0\
    );
\result_DDR_B1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[7]\,
      I1 => \result_DDR_B1_reg[7]_0\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[7]_1\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[7]_2\,
      O => \result_DDR_B1[7]_i_3_n_0\
    );
\result_DDR_B1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[8]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[15]\(3),
      I2 => \result_DDR_B1[8]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[15]\(2),
      I4 => \result_DDR_B1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_B1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\(1),
      I1 => \result_DDR_B1_reg[15]\(2),
      I2 => \result_DDR_B1_reg[7]_1\,
      I3 => \result_DDR_B1_reg[15]\(0),
      I4 => \result_DDR_B1_reg[7]_2\,
      O => \result_DDR_B1[8]_i_2_n_0\
    );
\result_DDR_B1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[8]\,
      I1 => \result_DDR_B1_reg[8]_0\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[8]_1\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[8]_2\,
      O => \result_DDR_B1[8]_i_3_n_0\
    );
\result_DDR_B1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B1[9]_i_2_n_0\,
      I1 => \result_DDR_B1_reg[15]\(3),
      I2 => \result_DDR_B1[9]_i_3_n_0\,
      I3 => \result_DDR_B1_reg[15]\(2),
      I4 => \result_DDR_B1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_B1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B1_reg[15]\(1),
      I1 => \result_DDR_B1_reg[15]\(2),
      I2 => \result_DDR_B1_reg[8]_1\,
      I3 => \result_DDR_B1_reg[15]\(0),
      I4 => \result_DDR_B1_reg[8]_2\,
      O => \result_DDR_B1[9]_i_2_n_0\
    );
\result_DDR_B1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_B1_reg[9]\,
      I1 => \result_DDR_B1_reg[9]_0\,
      I2 => \result_DDR_B1_reg[15]\(1),
      I3 => \result_DDR_B1_reg[9]_1\,
      I4 => \result_DDR_B1_reg[15]\(0),
      I5 => \result_DDR_B1_reg[9]_2\,
      O => \result_DDR_B1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_B2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_24 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_24;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_24 is
  signal \result_DDR_B2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_B2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[0]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[15]\(3),
      I2 => \result_DDR_B2[0]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[15]\(2),
      I4 => \result_DDR_B2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_B2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\(1),
      I1 => \result_DDR_B2_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_DDR_B2_reg[15]\(0),
      I4 => Q(68),
      O => \result_DDR_B2[0]_i_2_n_0\
    );
\result_DDR_B2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_B2[0]_i_3_n_0\
    );
\result_DDR_B2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[10]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[15]\(3),
      I2 => \result_DDR_B2[10]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[15]\(2),
      I4 => \result_DDR_B2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_B2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\(1),
      I1 => \result_DDR_B2_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_DDR_B2_reg[15]\(0),
      I4 => Q(28),
      O => \result_DDR_B2[10]_i_2_n_0\
    );
\result_DDR_B2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_B2[10]_i_3_n_0\
    );
\result_DDR_B2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[11]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[15]\(3),
      I2 => \result_DDR_B2[11]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[15]\(2),
      I4 => \result_DDR_B2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_B2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\(1),
      I1 => \result_DDR_B2_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_DDR_B2_reg[15]\(0),
      I4 => Q(24),
      O => \result_DDR_B2[11]_i_2_n_0\
    );
\result_DDR_B2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_B2[11]_i_3_n_0\
    );
\result_DDR_B2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[12]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[15]\(3),
      I2 => \result_DDR_B2[12]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[15]\(2),
      I4 => \result_DDR_B2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_B2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\(1),
      I1 => \result_DDR_B2_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_DDR_B2_reg[15]\(0),
      I4 => Q(20),
      O => \result_DDR_B2[12]_i_2_n_0\
    );
\result_DDR_B2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_B2[12]_i_3_n_0\
    );
\result_DDR_B2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[13]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[15]\(3),
      I2 => \result_DDR_B2[13]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[15]\(2),
      I4 => \result_DDR_B2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_B2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\(1),
      I1 => \result_DDR_B2_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_DDR_B2_reg[15]\(0),
      I4 => Q(16),
      O => \result_DDR_B2[13]_i_2_n_0\
    );
\result_DDR_B2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_B2[13]_i_3_n_0\
    );
\result_DDR_B2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[14]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[15]\(3),
      I2 => \result_DDR_B2[14]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[15]\(2),
      I4 => \result_DDR_B2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_B2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\(1),
      I1 => \result_DDR_B2_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_DDR_B2_reg[15]\(0),
      I4 => Q(12),
      O => \result_DDR_B2[14]_i_2_n_0\
    );
\result_DDR_B2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_B2[14]_i_3_n_0\
    );
\result_DDR_B2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[15]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[15]\(3),
      I2 => \result_DDR_B2[15]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[15]\(2),
      I4 => \result_DDR_B2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_B2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\(1),
      I1 => \result_DDR_B2_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_DDR_B2_reg[15]\(0),
      I4 => Q(8),
      O => \result_DDR_B2[15]_i_2_n_0\
    );
\result_DDR_B2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_B2[15]_i_3_n_0\
    );
\result_DDR_B2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_B2[15]_i_4_n_0\
    );
\result_DDR_B2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[1]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[15]\(3),
      I2 => \result_DDR_B2[1]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[15]\(2),
      I4 => \result_DDR_B2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_B2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\(1),
      I1 => \result_DDR_B2_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_DDR_B2_reg[15]\(0),
      I4 => Q(64),
      O => \result_DDR_B2[1]_i_2_n_0\
    );
\result_DDR_B2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_B2[1]_i_3_n_0\
    );
\result_DDR_B2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[2]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[15]\(3),
      I2 => \result_DDR_B2[2]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[15]\(2),
      I4 => \result_DDR_B2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_B2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\(1),
      I1 => \result_DDR_B2_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_DDR_B2_reg[15]\(0),
      I4 => Q(60),
      O => \result_DDR_B2[2]_i_2_n_0\
    );
\result_DDR_B2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_B2[2]_i_3_n_0\
    );
\result_DDR_B2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[3]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[15]\(3),
      I2 => \result_DDR_B2[3]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[15]\(2),
      I4 => \result_DDR_B2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_B2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\(1),
      I1 => \result_DDR_B2_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_DDR_B2_reg[15]\(0),
      I4 => Q(56),
      O => \result_DDR_B2[3]_i_2_n_0\
    );
\result_DDR_B2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_B2[3]_i_3_n_0\
    );
\result_DDR_B2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[4]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[15]\(3),
      I2 => \result_DDR_B2[4]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[15]\(2),
      I4 => \result_DDR_B2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_B2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\(1),
      I1 => \result_DDR_B2_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_DDR_B2_reg[15]\(0),
      I4 => Q(52),
      O => \result_DDR_B2[4]_i_2_n_0\
    );
\result_DDR_B2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_B2[4]_i_3_n_0\
    );
\result_DDR_B2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[5]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[15]\(3),
      I2 => \result_DDR_B2[5]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[15]\(2),
      I4 => \result_DDR_B2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_B2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\(1),
      I1 => \result_DDR_B2_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_DDR_B2_reg[15]\(0),
      I4 => Q(48),
      O => \result_DDR_B2[5]_i_2_n_0\
    );
\result_DDR_B2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_B2[5]_i_3_n_0\
    );
\result_DDR_B2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[6]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[15]\(3),
      I2 => \result_DDR_B2[6]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[15]\(2),
      I4 => \result_DDR_B2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_B2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\(1),
      I1 => \result_DDR_B2_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_DDR_B2_reg[15]\(0),
      I4 => Q(44),
      O => \result_DDR_B2[6]_i_2_n_0\
    );
\result_DDR_B2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_B2[6]_i_3_n_0\
    );
\result_DDR_B2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[7]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[15]\(3),
      I2 => \result_DDR_B2[7]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[15]\(2),
      I4 => \result_DDR_B2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_B2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\(1),
      I1 => \result_DDR_B2_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_DDR_B2_reg[15]\(0),
      I4 => Q(40),
      O => \result_DDR_B2[7]_i_2_n_0\
    );
\result_DDR_B2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_B2[7]_i_3_n_0\
    );
\result_DDR_B2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[8]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[15]\(3),
      I2 => \result_DDR_B2[8]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[15]\(2),
      I4 => \result_DDR_B2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_B2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\(1),
      I1 => \result_DDR_B2_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_DDR_B2_reg[15]\(0),
      I4 => Q(36),
      O => \result_DDR_B2[8]_i_2_n_0\
    );
\result_DDR_B2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_B2[8]_i_3_n_0\
    );
\result_DDR_B2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_B2[9]_i_2_n_0\,
      I1 => \result_DDR_B2_reg[15]\(3),
      I2 => \result_DDR_B2[9]_i_3_n_0\,
      I3 => \result_DDR_B2_reg[15]\(2),
      I4 => \result_DDR_B2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_B2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_B2_reg[15]\(1),
      I1 => \result_DDR_B2_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_DDR_B2_reg[15]\(0),
      I4 => Q(32),
      O => \result_DDR_B2[9]_i_2_n_0\
    );
\result_DDR_B2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_B2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_B2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_B2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_C1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_DDR_C1_reg[0]\ : in STD_LOGIC;
    \result_DDR_C1_reg[0]_0\ : in STD_LOGIC;
    \result_DDR_C1_reg[0]_1\ : in STD_LOGIC;
    \result_DDR_C1_reg[0]_2\ : in STD_LOGIC;
    \result_DDR_C1_reg[0]_3\ : in STD_LOGIC;
    \result_DDR_C1_reg[0]_4\ : in STD_LOGIC;
    \result_DDR_C1_reg[1]\ : in STD_LOGIC;
    \result_DDR_C1_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_C1_reg[1]_1\ : in STD_LOGIC;
    \result_DDR_C1_reg[1]_2\ : in STD_LOGIC;
    \result_DDR_C1_reg[2]\ : in STD_LOGIC;
    \result_DDR_C1_reg[2]_0\ : in STD_LOGIC;
    \result_DDR_C1_reg[2]_1\ : in STD_LOGIC;
    \result_DDR_C1_reg[2]_2\ : in STD_LOGIC;
    \result_DDR_C1_reg[3]\ : in STD_LOGIC;
    \result_DDR_C1_reg[3]_0\ : in STD_LOGIC;
    \result_DDR_C1_reg[3]_1\ : in STD_LOGIC;
    \result_DDR_C1_reg[3]_2\ : in STD_LOGIC;
    \result_DDR_C1_reg[4]\ : in STD_LOGIC;
    \result_DDR_C1_reg[4]_0\ : in STD_LOGIC;
    \result_DDR_C1_reg[4]_1\ : in STD_LOGIC;
    \result_DDR_C1_reg[4]_2\ : in STD_LOGIC;
    \result_DDR_C1_reg[5]\ : in STD_LOGIC;
    \result_DDR_C1_reg[5]_0\ : in STD_LOGIC;
    \result_DDR_C1_reg[5]_1\ : in STD_LOGIC;
    \result_DDR_C1_reg[5]_2\ : in STD_LOGIC;
    \result_DDR_C1_reg[6]\ : in STD_LOGIC;
    \result_DDR_C1_reg[6]_0\ : in STD_LOGIC;
    \result_DDR_C1_reg[6]_1\ : in STD_LOGIC;
    \result_DDR_C1_reg[6]_2\ : in STD_LOGIC;
    \result_DDR_C1_reg[7]\ : in STD_LOGIC;
    \result_DDR_C1_reg[7]_0\ : in STD_LOGIC;
    \result_DDR_C1_reg[7]_1\ : in STD_LOGIC;
    \result_DDR_C1_reg[7]_2\ : in STD_LOGIC;
    \result_DDR_C1_reg[8]\ : in STD_LOGIC;
    \result_DDR_C1_reg[8]_0\ : in STD_LOGIC;
    \result_DDR_C1_reg[8]_1\ : in STD_LOGIC;
    \result_DDR_C1_reg[8]_2\ : in STD_LOGIC;
    \result_DDR_C1_reg[9]\ : in STD_LOGIC;
    \result_DDR_C1_reg[9]_0\ : in STD_LOGIC;
    \result_DDR_C1_reg[9]_1\ : in STD_LOGIC;
    \result_DDR_C1_reg[9]_2\ : in STD_LOGIC;
    \result_DDR_C1_reg[10]\ : in STD_LOGIC;
    \result_DDR_C1_reg[10]_0\ : in STD_LOGIC;
    \result_DDR_C1_reg[10]_1\ : in STD_LOGIC;
    \result_DDR_C1_reg[10]_2\ : in STD_LOGIC;
    \result_DDR_C1_reg[11]\ : in STD_LOGIC;
    \result_DDR_C1_reg[11]_0\ : in STD_LOGIC;
    \result_DDR_C1_reg[11]_1\ : in STD_LOGIC;
    \result_DDR_C1_reg[11]_2\ : in STD_LOGIC;
    \result_DDR_C1_reg[12]\ : in STD_LOGIC;
    \result_DDR_C1_reg[12]_0\ : in STD_LOGIC;
    \result_DDR_C1_reg[12]_1\ : in STD_LOGIC;
    \result_DDR_C1_reg[12]_2\ : in STD_LOGIC;
    \result_DDR_C1_reg[13]\ : in STD_LOGIC;
    \result_DDR_C1_reg[13]_0\ : in STD_LOGIC;
    \result_DDR_C1_reg[13]_1\ : in STD_LOGIC;
    \result_DDR_C1_reg[13]_2\ : in STD_LOGIC;
    \result_DDR_C1_reg[14]\ : in STD_LOGIC;
    \result_DDR_C1_reg[14]_0\ : in STD_LOGIC;
    \result_DDR_C1_reg[14]_1\ : in STD_LOGIC;
    \result_DDR_C1_reg[14]_2\ : in STD_LOGIC;
    \result_DDR_C1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_C1_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_C1_reg[15]_2\ : in STD_LOGIC;
    \result_DDR_C1_reg[15]_3\ : in STD_LOGIC;
    \result_DDR_C1_reg[15]_4\ : in STD_LOGIC;
    \result_DDR_C1_reg[15]_5\ : in STD_LOGIC;
    \result_DDR_C1_reg[15]_6\ : in STD_LOGIC;
    \result_DDR_C1_reg[15]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_25 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_25;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_25 is
  signal \result_DDR_C1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_C1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[0]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[15]\(3),
      I2 => \result_DDR_C1[0]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[15]\(2),
      I4 => \result_DDR_C1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_C1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\(1),
      I1 => \result_DDR_C1_reg[15]\(2),
      I2 => \result_DDR_C1_reg[0]_3\,
      I3 => \result_DDR_C1_reg[15]\(0),
      I4 => \result_DDR_C1_reg[0]_4\,
      O => \result_DDR_C1[0]_i_2_n_0\
    );
\result_DDR_C1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[0]\,
      I1 => \result_DDR_C1_reg[0]_0\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[0]_1\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[0]_2\,
      O => \result_DDR_C1[0]_i_3_n_0\
    );
\result_DDR_C1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[10]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[15]\(3),
      I2 => \result_DDR_C1[10]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[15]\(2),
      I4 => \result_DDR_C1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_C1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\(1),
      I1 => \result_DDR_C1_reg[15]\(2),
      I2 => \result_DDR_C1_reg[9]_1\,
      I3 => \result_DDR_C1_reg[15]\(0),
      I4 => \result_DDR_C1_reg[9]_2\,
      O => \result_DDR_C1[10]_i_2_n_0\
    );
\result_DDR_C1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[10]\,
      I1 => \result_DDR_C1_reg[10]_0\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[10]_1\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[10]_2\,
      O => \result_DDR_C1[10]_i_3_n_0\
    );
\result_DDR_C1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[11]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[15]\(3),
      I2 => \result_DDR_C1[11]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[15]\(2),
      I4 => \result_DDR_C1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_C1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\(1),
      I1 => \result_DDR_C1_reg[15]\(2),
      I2 => \result_DDR_C1_reg[10]_1\,
      I3 => \result_DDR_C1_reg[15]\(0),
      I4 => \result_DDR_C1_reg[10]_2\,
      O => \result_DDR_C1[11]_i_2_n_0\
    );
\result_DDR_C1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[11]\,
      I1 => \result_DDR_C1_reg[11]_0\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[11]_1\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[11]_2\,
      O => \result_DDR_C1[11]_i_3_n_0\
    );
\result_DDR_C1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[12]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[15]\(3),
      I2 => \result_DDR_C1[12]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[15]\(2),
      I4 => \result_DDR_C1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_C1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\(1),
      I1 => \result_DDR_C1_reg[15]\(2),
      I2 => \result_DDR_C1_reg[11]_1\,
      I3 => \result_DDR_C1_reg[15]\(0),
      I4 => \result_DDR_C1_reg[11]_2\,
      O => \result_DDR_C1[12]_i_2_n_0\
    );
\result_DDR_C1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[12]\,
      I1 => \result_DDR_C1_reg[12]_0\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[12]_1\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[12]_2\,
      O => \result_DDR_C1[12]_i_3_n_0\
    );
\result_DDR_C1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[13]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[15]\(3),
      I2 => \result_DDR_C1[13]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[15]\(2),
      I4 => \result_DDR_C1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_C1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\(1),
      I1 => \result_DDR_C1_reg[15]\(2),
      I2 => \result_DDR_C1_reg[12]_1\,
      I3 => \result_DDR_C1_reg[15]\(0),
      I4 => \result_DDR_C1_reg[12]_2\,
      O => \result_DDR_C1[13]_i_2_n_0\
    );
\result_DDR_C1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[13]\,
      I1 => \result_DDR_C1_reg[13]_0\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[13]_1\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[13]_2\,
      O => \result_DDR_C1[13]_i_3_n_0\
    );
\result_DDR_C1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[14]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[15]\(3),
      I2 => \result_DDR_C1[14]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[15]\(2),
      I4 => \result_DDR_C1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_C1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\(1),
      I1 => \result_DDR_C1_reg[15]\(2),
      I2 => \result_DDR_C1_reg[13]_1\,
      I3 => \result_DDR_C1_reg[15]\(0),
      I4 => \result_DDR_C1_reg[13]_2\,
      O => \result_DDR_C1[14]_i_2_n_0\
    );
\result_DDR_C1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[14]\,
      I1 => \result_DDR_C1_reg[14]_0\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[14]_1\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[14]_2\,
      O => \result_DDR_C1[14]_i_3_n_0\
    );
\result_DDR_C1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[15]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[15]\(3),
      I2 => \result_DDR_C1[15]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[15]\(2),
      I4 => \result_DDR_C1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_C1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\(1),
      I1 => \result_DDR_C1_reg[15]\(2),
      I2 => \result_DDR_C1_reg[14]_1\,
      I3 => \result_DDR_C1_reg[15]\(0),
      I4 => \result_DDR_C1_reg[14]_2\,
      O => \result_DDR_C1[15]_i_2_n_0\
    );
\result_DDR_C1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]_4\,
      I1 => \result_DDR_C1_reg[15]_5\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[15]_6\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[15]_7\,
      O => \result_DDR_C1[15]_i_3_n_0\
    );
\result_DDR_C1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]_0\,
      I1 => \result_DDR_C1_reg[15]_1\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[15]_2\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[15]_3\,
      O => \result_DDR_C1[15]_i_4_n_0\
    );
\result_DDR_C1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[1]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[15]\(3),
      I2 => \result_DDR_C1[1]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[15]\(2),
      I4 => \result_DDR_C1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_C1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\(1),
      I1 => \result_DDR_C1_reg[15]\(2),
      I2 => \result_DDR_C1_reg[0]_1\,
      I3 => \result_DDR_C1_reg[15]\(0),
      I4 => \result_DDR_C1_reg[0]_2\,
      O => \result_DDR_C1[1]_i_2_n_0\
    );
\result_DDR_C1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[1]\,
      I1 => \result_DDR_C1_reg[1]_0\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[1]_1\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[1]_2\,
      O => \result_DDR_C1[1]_i_3_n_0\
    );
\result_DDR_C1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[2]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[15]\(3),
      I2 => \result_DDR_C1[2]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[15]\(2),
      I4 => \result_DDR_C1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_C1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\(1),
      I1 => \result_DDR_C1_reg[15]\(2),
      I2 => \result_DDR_C1_reg[1]_1\,
      I3 => \result_DDR_C1_reg[15]\(0),
      I4 => \result_DDR_C1_reg[1]_2\,
      O => \result_DDR_C1[2]_i_2_n_0\
    );
\result_DDR_C1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[2]\,
      I1 => \result_DDR_C1_reg[2]_0\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[2]_1\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[2]_2\,
      O => \result_DDR_C1[2]_i_3_n_0\
    );
\result_DDR_C1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[3]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[15]\(3),
      I2 => \result_DDR_C1[3]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[15]\(2),
      I4 => \result_DDR_C1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_C1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\(1),
      I1 => \result_DDR_C1_reg[15]\(2),
      I2 => \result_DDR_C1_reg[2]_1\,
      I3 => \result_DDR_C1_reg[15]\(0),
      I4 => \result_DDR_C1_reg[2]_2\,
      O => \result_DDR_C1[3]_i_2_n_0\
    );
\result_DDR_C1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[3]\,
      I1 => \result_DDR_C1_reg[3]_0\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[3]_1\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[3]_2\,
      O => \result_DDR_C1[3]_i_3_n_0\
    );
\result_DDR_C1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[4]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[15]\(3),
      I2 => \result_DDR_C1[4]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[15]\(2),
      I4 => \result_DDR_C1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_C1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\(1),
      I1 => \result_DDR_C1_reg[15]\(2),
      I2 => \result_DDR_C1_reg[3]_1\,
      I3 => \result_DDR_C1_reg[15]\(0),
      I4 => \result_DDR_C1_reg[3]_2\,
      O => \result_DDR_C1[4]_i_2_n_0\
    );
\result_DDR_C1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[4]\,
      I1 => \result_DDR_C1_reg[4]_0\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[4]_1\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[4]_2\,
      O => \result_DDR_C1[4]_i_3_n_0\
    );
\result_DDR_C1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[5]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[15]\(3),
      I2 => \result_DDR_C1[5]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[15]\(2),
      I4 => \result_DDR_C1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_C1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\(1),
      I1 => \result_DDR_C1_reg[15]\(2),
      I2 => \result_DDR_C1_reg[4]_1\,
      I3 => \result_DDR_C1_reg[15]\(0),
      I4 => \result_DDR_C1_reg[4]_2\,
      O => \result_DDR_C1[5]_i_2_n_0\
    );
\result_DDR_C1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[5]\,
      I1 => \result_DDR_C1_reg[5]_0\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[5]_1\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[5]_2\,
      O => \result_DDR_C1[5]_i_3_n_0\
    );
\result_DDR_C1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[6]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[15]\(3),
      I2 => \result_DDR_C1[6]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[15]\(2),
      I4 => \result_DDR_C1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_C1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\(1),
      I1 => \result_DDR_C1_reg[15]\(2),
      I2 => \result_DDR_C1_reg[5]_1\,
      I3 => \result_DDR_C1_reg[15]\(0),
      I4 => \result_DDR_C1_reg[5]_2\,
      O => \result_DDR_C1[6]_i_2_n_0\
    );
\result_DDR_C1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[6]\,
      I1 => \result_DDR_C1_reg[6]_0\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[6]_1\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[6]_2\,
      O => \result_DDR_C1[6]_i_3_n_0\
    );
\result_DDR_C1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[7]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[15]\(3),
      I2 => \result_DDR_C1[7]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[15]\(2),
      I4 => \result_DDR_C1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_C1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\(1),
      I1 => \result_DDR_C1_reg[15]\(2),
      I2 => \result_DDR_C1_reg[6]_1\,
      I3 => \result_DDR_C1_reg[15]\(0),
      I4 => \result_DDR_C1_reg[6]_2\,
      O => \result_DDR_C1[7]_i_2_n_0\
    );
\result_DDR_C1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[7]\,
      I1 => \result_DDR_C1_reg[7]_0\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[7]_1\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[7]_2\,
      O => \result_DDR_C1[7]_i_3_n_0\
    );
\result_DDR_C1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[8]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[15]\(3),
      I2 => \result_DDR_C1[8]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[15]\(2),
      I4 => \result_DDR_C1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_C1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\(1),
      I1 => \result_DDR_C1_reg[15]\(2),
      I2 => \result_DDR_C1_reg[7]_1\,
      I3 => \result_DDR_C1_reg[15]\(0),
      I4 => \result_DDR_C1_reg[7]_2\,
      O => \result_DDR_C1[8]_i_2_n_0\
    );
\result_DDR_C1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[8]\,
      I1 => \result_DDR_C1_reg[8]_0\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[8]_1\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[8]_2\,
      O => \result_DDR_C1[8]_i_3_n_0\
    );
\result_DDR_C1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C1[9]_i_2_n_0\,
      I1 => \result_DDR_C1_reg[15]\(3),
      I2 => \result_DDR_C1[9]_i_3_n_0\,
      I3 => \result_DDR_C1_reg[15]\(2),
      I4 => \result_DDR_C1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_C1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C1_reg[15]\(1),
      I1 => \result_DDR_C1_reg[15]\(2),
      I2 => \result_DDR_C1_reg[8]_1\,
      I3 => \result_DDR_C1_reg[15]\(0),
      I4 => \result_DDR_C1_reg[8]_2\,
      O => \result_DDR_C1[9]_i_2_n_0\
    );
\result_DDR_C1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_C1_reg[9]\,
      I1 => \result_DDR_C1_reg[9]_0\,
      I2 => \result_DDR_C1_reg[15]\(1),
      I3 => \result_DDR_C1_reg[9]_1\,
      I4 => \result_DDR_C1_reg[15]\(0),
      I5 => \result_DDR_C1_reg[9]_2\,
      O => \result_DDR_C1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_C2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_26 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_26;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_26 is
  signal \result_DDR_C2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_C2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[0]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[15]\(3),
      I2 => \result_DDR_C2[0]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[15]\(2),
      I4 => \result_DDR_C2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_C2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\(1),
      I1 => \result_DDR_C2_reg[15]\(2),
      I2 => Q(69),
      I3 => \result_DDR_C2_reg[15]\(0),
      I4 => Q(68),
      O => \result_DDR_C2[0]_i_2_n_0\
    );
\result_DDR_C2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(65),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(64),
      O => \result_DDR_C2[0]_i_3_n_0\
    );
\result_DDR_C2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[10]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[15]\(3),
      I2 => \result_DDR_C2[10]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[15]\(2),
      I4 => \result_DDR_C2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_C2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\(1),
      I1 => \result_DDR_C2_reg[15]\(2),
      I2 => Q(29),
      I3 => \result_DDR_C2_reg[15]\(0),
      I4 => Q(28),
      O => \result_DDR_C2[10]_i_2_n_0\
    );
\result_DDR_C2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(25),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(24),
      O => \result_DDR_C2[10]_i_3_n_0\
    );
\result_DDR_C2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[11]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[15]\(3),
      I2 => \result_DDR_C2[11]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[15]\(2),
      I4 => \result_DDR_C2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_C2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\(1),
      I1 => \result_DDR_C2_reg[15]\(2),
      I2 => Q(25),
      I3 => \result_DDR_C2_reg[15]\(0),
      I4 => Q(24),
      O => \result_DDR_C2[11]_i_2_n_0\
    );
\result_DDR_C2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(21),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(20),
      O => \result_DDR_C2[11]_i_3_n_0\
    );
\result_DDR_C2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[12]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[15]\(3),
      I2 => \result_DDR_C2[12]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[15]\(2),
      I4 => \result_DDR_C2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_C2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\(1),
      I1 => \result_DDR_C2_reg[15]\(2),
      I2 => Q(21),
      I3 => \result_DDR_C2_reg[15]\(0),
      I4 => Q(20),
      O => \result_DDR_C2[12]_i_2_n_0\
    );
\result_DDR_C2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(17),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(16),
      O => \result_DDR_C2[12]_i_3_n_0\
    );
\result_DDR_C2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[13]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[15]\(3),
      I2 => \result_DDR_C2[13]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[15]\(2),
      I4 => \result_DDR_C2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_C2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\(1),
      I1 => \result_DDR_C2_reg[15]\(2),
      I2 => Q(17),
      I3 => \result_DDR_C2_reg[15]\(0),
      I4 => Q(16),
      O => \result_DDR_C2[13]_i_2_n_0\
    );
\result_DDR_C2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(13),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(12),
      O => \result_DDR_C2[13]_i_3_n_0\
    );
\result_DDR_C2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[14]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[15]\(3),
      I2 => \result_DDR_C2[14]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[15]\(2),
      I4 => \result_DDR_C2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_C2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\(1),
      I1 => \result_DDR_C2_reg[15]\(2),
      I2 => Q(13),
      I3 => \result_DDR_C2_reg[15]\(0),
      I4 => Q(12),
      O => \result_DDR_C2[14]_i_2_n_0\
    );
\result_DDR_C2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(9),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(8),
      O => \result_DDR_C2[14]_i_3_n_0\
    );
\result_DDR_C2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[15]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[15]\(3),
      I2 => \result_DDR_C2[15]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[15]\(2),
      I4 => \result_DDR_C2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_C2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\(1),
      I1 => \result_DDR_C2_reg[15]\(2),
      I2 => Q(9),
      I3 => \result_DDR_C2_reg[15]\(0),
      I4 => Q(8),
      O => \result_DDR_C2[15]_i_2_n_0\
    );
\result_DDR_C2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(5),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(4),
      O => \result_DDR_C2[15]_i_3_n_0\
    );
\result_DDR_C2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(1),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(0),
      O => \result_DDR_C2[15]_i_4_n_0\
    );
\result_DDR_C2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[1]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[15]\(3),
      I2 => \result_DDR_C2[1]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[15]\(2),
      I4 => \result_DDR_C2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_C2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\(1),
      I1 => \result_DDR_C2_reg[15]\(2),
      I2 => Q(65),
      I3 => \result_DDR_C2_reg[15]\(0),
      I4 => Q(64),
      O => \result_DDR_C2[1]_i_2_n_0\
    );
\result_DDR_C2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(61),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(60),
      O => \result_DDR_C2[1]_i_3_n_0\
    );
\result_DDR_C2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[2]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[15]\(3),
      I2 => \result_DDR_C2[2]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[15]\(2),
      I4 => \result_DDR_C2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_C2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\(1),
      I1 => \result_DDR_C2_reg[15]\(2),
      I2 => Q(61),
      I3 => \result_DDR_C2_reg[15]\(0),
      I4 => Q(60),
      O => \result_DDR_C2[2]_i_2_n_0\
    );
\result_DDR_C2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(57),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(56),
      O => \result_DDR_C2[2]_i_3_n_0\
    );
\result_DDR_C2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[3]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[15]\(3),
      I2 => \result_DDR_C2[3]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[15]\(2),
      I4 => \result_DDR_C2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_C2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\(1),
      I1 => \result_DDR_C2_reg[15]\(2),
      I2 => Q(57),
      I3 => \result_DDR_C2_reg[15]\(0),
      I4 => Q(56),
      O => \result_DDR_C2[3]_i_2_n_0\
    );
\result_DDR_C2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(53),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(52),
      O => \result_DDR_C2[3]_i_3_n_0\
    );
\result_DDR_C2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[4]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[15]\(3),
      I2 => \result_DDR_C2[4]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[15]\(2),
      I4 => \result_DDR_C2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_C2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\(1),
      I1 => \result_DDR_C2_reg[15]\(2),
      I2 => Q(53),
      I3 => \result_DDR_C2_reg[15]\(0),
      I4 => Q(52),
      O => \result_DDR_C2[4]_i_2_n_0\
    );
\result_DDR_C2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(49),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(48),
      O => \result_DDR_C2[4]_i_3_n_0\
    );
\result_DDR_C2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[5]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[15]\(3),
      I2 => \result_DDR_C2[5]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[15]\(2),
      I4 => \result_DDR_C2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_C2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\(1),
      I1 => \result_DDR_C2_reg[15]\(2),
      I2 => Q(49),
      I3 => \result_DDR_C2_reg[15]\(0),
      I4 => Q(48),
      O => \result_DDR_C2[5]_i_2_n_0\
    );
\result_DDR_C2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(45),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(44),
      O => \result_DDR_C2[5]_i_3_n_0\
    );
\result_DDR_C2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[6]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[15]\(3),
      I2 => \result_DDR_C2[6]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[15]\(2),
      I4 => \result_DDR_C2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_C2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\(1),
      I1 => \result_DDR_C2_reg[15]\(2),
      I2 => Q(45),
      I3 => \result_DDR_C2_reg[15]\(0),
      I4 => Q(44),
      O => \result_DDR_C2[6]_i_2_n_0\
    );
\result_DDR_C2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(41),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(40),
      O => \result_DDR_C2[6]_i_3_n_0\
    );
\result_DDR_C2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[7]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[15]\(3),
      I2 => \result_DDR_C2[7]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[15]\(2),
      I4 => \result_DDR_C2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_C2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\(1),
      I1 => \result_DDR_C2_reg[15]\(2),
      I2 => Q(41),
      I3 => \result_DDR_C2_reg[15]\(0),
      I4 => Q(40),
      O => \result_DDR_C2[7]_i_2_n_0\
    );
\result_DDR_C2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(37),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(36),
      O => \result_DDR_C2[7]_i_3_n_0\
    );
\result_DDR_C2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[8]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[15]\(3),
      I2 => \result_DDR_C2[8]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[15]\(2),
      I4 => \result_DDR_C2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_C2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\(1),
      I1 => \result_DDR_C2_reg[15]\(2),
      I2 => Q(37),
      I3 => \result_DDR_C2_reg[15]\(0),
      I4 => Q(36),
      O => \result_DDR_C2[8]_i_2_n_0\
    );
\result_DDR_C2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(33),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(32),
      O => \result_DDR_C2[8]_i_3_n_0\
    );
\result_DDR_C2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_C2[9]_i_2_n_0\,
      I1 => \result_DDR_C2_reg[15]\(3),
      I2 => \result_DDR_C2[9]_i_3_n_0\,
      I3 => \result_DDR_C2_reg[15]\(2),
      I4 => \result_DDR_C2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_C2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_C2_reg[15]\(1),
      I1 => \result_DDR_C2_reg[15]\(2),
      I2 => Q(33),
      I3 => \result_DDR_C2_reg[15]\(0),
      I4 => Q(32),
      O => \result_DDR_C2[9]_i_2_n_0\
    );
\result_DDR_C2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_C2_reg[15]\(1),
      I3 => Q(29),
      I4 => \result_DDR_C2_reg[15]\(0),
      I5 => Q(28),
      O => \result_DDR_C2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_D1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_DDR_D1_reg[0]\ : in STD_LOGIC;
    \result_DDR_D1_reg[0]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[0]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[0]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[0]_3\ : in STD_LOGIC;
    \result_DDR_D1_reg[0]_4\ : in STD_LOGIC;
    \result_DDR_D1_reg[1]\ : in STD_LOGIC;
    \result_DDR_D1_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[1]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[1]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[2]\ : in STD_LOGIC;
    \result_DDR_D1_reg[2]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[2]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[2]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[3]\ : in STD_LOGIC;
    \result_DDR_D1_reg[3]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[3]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[3]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[4]\ : in STD_LOGIC;
    \result_DDR_D1_reg[4]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[4]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[4]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[5]\ : in STD_LOGIC;
    \result_DDR_D1_reg[5]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[5]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[5]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[6]\ : in STD_LOGIC;
    \result_DDR_D1_reg[6]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[6]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[6]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[7]\ : in STD_LOGIC;
    \result_DDR_D1_reg[7]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[7]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[7]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[8]\ : in STD_LOGIC;
    \result_DDR_D1_reg[8]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[8]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[8]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[9]\ : in STD_LOGIC;
    \result_DDR_D1_reg[9]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[9]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[9]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[10]\ : in STD_LOGIC;
    \result_DDR_D1_reg[10]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[10]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[10]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[11]\ : in STD_LOGIC;
    \result_DDR_D1_reg[11]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[11]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[11]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[12]\ : in STD_LOGIC;
    \result_DDR_D1_reg[12]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[12]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[12]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[13]\ : in STD_LOGIC;
    \result_DDR_D1_reg[13]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[13]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[13]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[14]\ : in STD_LOGIC;
    \result_DDR_D1_reg[14]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[14]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[14]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_2\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_3\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_4\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_5\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_6\ : in STD_LOGIC;
    \result_DDR_D1_reg[15]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_27 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_27;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_27 is
  signal \result_DDR_D1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_D1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[0]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[15]\(3),
      I2 => \result_DDR_D1[0]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[15]\(2),
      I4 => \result_DDR_D1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_D1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\(1),
      I1 => \result_DDR_D1_reg[15]\(2),
      I2 => \result_DDR_D1_reg[0]_3\,
      I3 => \result_DDR_D1_reg[15]\(0),
      I4 => \result_DDR_D1_reg[0]_4\,
      O => \result_DDR_D1[0]_i_2_n_0\
    );
\result_DDR_D1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[0]\,
      I1 => \result_DDR_D1_reg[0]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[0]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[0]_2\,
      O => \result_DDR_D1[0]_i_3_n_0\
    );
\result_DDR_D1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[10]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[15]\(3),
      I2 => \result_DDR_D1[10]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[15]\(2),
      I4 => \result_DDR_D1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_D1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\(1),
      I1 => \result_DDR_D1_reg[15]\(2),
      I2 => \result_DDR_D1_reg[9]_1\,
      I3 => \result_DDR_D1_reg[15]\(0),
      I4 => \result_DDR_D1_reg[9]_2\,
      O => \result_DDR_D1[10]_i_2_n_0\
    );
\result_DDR_D1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[10]\,
      I1 => \result_DDR_D1_reg[10]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[10]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[10]_2\,
      O => \result_DDR_D1[10]_i_3_n_0\
    );
\result_DDR_D1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[11]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[15]\(3),
      I2 => \result_DDR_D1[11]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[15]\(2),
      I4 => \result_DDR_D1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_D1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\(1),
      I1 => \result_DDR_D1_reg[15]\(2),
      I2 => \result_DDR_D1_reg[10]_1\,
      I3 => \result_DDR_D1_reg[15]\(0),
      I4 => \result_DDR_D1_reg[10]_2\,
      O => \result_DDR_D1[11]_i_2_n_0\
    );
\result_DDR_D1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[11]\,
      I1 => \result_DDR_D1_reg[11]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[11]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[11]_2\,
      O => \result_DDR_D1[11]_i_3_n_0\
    );
\result_DDR_D1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[12]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[15]\(3),
      I2 => \result_DDR_D1[12]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[15]\(2),
      I4 => \result_DDR_D1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_D1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\(1),
      I1 => \result_DDR_D1_reg[15]\(2),
      I2 => \result_DDR_D1_reg[11]_1\,
      I3 => \result_DDR_D1_reg[15]\(0),
      I4 => \result_DDR_D1_reg[11]_2\,
      O => \result_DDR_D1[12]_i_2_n_0\
    );
\result_DDR_D1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[12]\,
      I1 => \result_DDR_D1_reg[12]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[12]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[12]_2\,
      O => \result_DDR_D1[12]_i_3_n_0\
    );
\result_DDR_D1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[13]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[15]\(3),
      I2 => \result_DDR_D1[13]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[15]\(2),
      I4 => \result_DDR_D1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_D1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\(1),
      I1 => \result_DDR_D1_reg[15]\(2),
      I2 => \result_DDR_D1_reg[12]_1\,
      I3 => \result_DDR_D1_reg[15]\(0),
      I4 => \result_DDR_D1_reg[12]_2\,
      O => \result_DDR_D1[13]_i_2_n_0\
    );
\result_DDR_D1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[13]\,
      I1 => \result_DDR_D1_reg[13]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[13]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[13]_2\,
      O => \result_DDR_D1[13]_i_3_n_0\
    );
\result_DDR_D1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[14]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[15]\(3),
      I2 => \result_DDR_D1[14]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[15]\(2),
      I4 => \result_DDR_D1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_D1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\(1),
      I1 => \result_DDR_D1_reg[15]\(2),
      I2 => \result_DDR_D1_reg[13]_1\,
      I3 => \result_DDR_D1_reg[15]\(0),
      I4 => \result_DDR_D1_reg[13]_2\,
      O => \result_DDR_D1[14]_i_2_n_0\
    );
\result_DDR_D1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[14]\,
      I1 => \result_DDR_D1_reg[14]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[14]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[14]_2\,
      O => \result_DDR_D1[14]_i_3_n_0\
    );
\result_DDR_D1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[15]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[15]\(3),
      I2 => \result_DDR_D1[15]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[15]\(2),
      I4 => \result_DDR_D1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_D1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\(1),
      I1 => \result_DDR_D1_reg[15]\(2),
      I2 => \result_DDR_D1_reg[14]_1\,
      I3 => \result_DDR_D1_reg[15]\(0),
      I4 => \result_DDR_D1_reg[14]_2\,
      O => \result_DDR_D1[15]_i_2_n_0\
    );
\result_DDR_D1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]_4\,
      I1 => \result_DDR_D1_reg[15]_5\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[15]_6\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[15]_7\,
      O => \result_DDR_D1[15]_i_3_n_0\
    );
\result_DDR_D1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]_0\,
      I1 => \result_DDR_D1_reg[15]_1\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[15]_2\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[15]_3\,
      O => \result_DDR_D1[15]_i_4_n_0\
    );
\result_DDR_D1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[1]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[15]\(3),
      I2 => \result_DDR_D1[1]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[15]\(2),
      I4 => \result_DDR_D1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_D1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\(1),
      I1 => \result_DDR_D1_reg[15]\(2),
      I2 => \result_DDR_D1_reg[0]_1\,
      I3 => \result_DDR_D1_reg[15]\(0),
      I4 => \result_DDR_D1_reg[0]_2\,
      O => \result_DDR_D1[1]_i_2_n_0\
    );
\result_DDR_D1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[1]\,
      I1 => \result_DDR_D1_reg[1]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[1]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[1]_2\,
      O => \result_DDR_D1[1]_i_3_n_0\
    );
\result_DDR_D1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[2]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[15]\(3),
      I2 => \result_DDR_D1[2]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[15]\(2),
      I4 => \result_DDR_D1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_D1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\(1),
      I1 => \result_DDR_D1_reg[15]\(2),
      I2 => \result_DDR_D1_reg[1]_1\,
      I3 => \result_DDR_D1_reg[15]\(0),
      I4 => \result_DDR_D1_reg[1]_2\,
      O => \result_DDR_D1[2]_i_2_n_0\
    );
\result_DDR_D1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[2]\,
      I1 => \result_DDR_D1_reg[2]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[2]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[2]_2\,
      O => \result_DDR_D1[2]_i_3_n_0\
    );
\result_DDR_D1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[3]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[15]\(3),
      I2 => \result_DDR_D1[3]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[15]\(2),
      I4 => \result_DDR_D1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_D1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\(1),
      I1 => \result_DDR_D1_reg[15]\(2),
      I2 => \result_DDR_D1_reg[2]_1\,
      I3 => \result_DDR_D1_reg[15]\(0),
      I4 => \result_DDR_D1_reg[2]_2\,
      O => \result_DDR_D1[3]_i_2_n_0\
    );
\result_DDR_D1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[3]\,
      I1 => \result_DDR_D1_reg[3]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[3]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[3]_2\,
      O => \result_DDR_D1[3]_i_3_n_0\
    );
\result_DDR_D1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[4]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[15]\(3),
      I2 => \result_DDR_D1[4]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[15]\(2),
      I4 => \result_DDR_D1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_D1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\(1),
      I1 => \result_DDR_D1_reg[15]\(2),
      I2 => \result_DDR_D1_reg[3]_1\,
      I3 => \result_DDR_D1_reg[15]\(0),
      I4 => \result_DDR_D1_reg[3]_2\,
      O => \result_DDR_D1[4]_i_2_n_0\
    );
\result_DDR_D1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[4]\,
      I1 => \result_DDR_D1_reg[4]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[4]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[4]_2\,
      O => \result_DDR_D1[4]_i_3_n_0\
    );
\result_DDR_D1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[5]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[15]\(3),
      I2 => \result_DDR_D1[5]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[15]\(2),
      I4 => \result_DDR_D1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_D1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\(1),
      I1 => \result_DDR_D1_reg[15]\(2),
      I2 => \result_DDR_D1_reg[4]_1\,
      I3 => \result_DDR_D1_reg[15]\(0),
      I4 => \result_DDR_D1_reg[4]_2\,
      O => \result_DDR_D1[5]_i_2_n_0\
    );
\result_DDR_D1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[5]\,
      I1 => \result_DDR_D1_reg[5]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[5]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[5]_2\,
      O => \result_DDR_D1[5]_i_3_n_0\
    );
\result_DDR_D1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[6]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[15]\(3),
      I2 => \result_DDR_D1[6]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[15]\(2),
      I4 => \result_DDR_D1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_D1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\(1),
      I1 => \result_DDR_D1_reg[15]\(2),
      I2 => \result_DDR_D1_reg[5]_1\,
      I3 => \result_DDR_D1_reg[15]\(0),
      I4 => \result_DDR_D1_reg[5]_2\,
      O => \result_DDR_D1[6]_i_2_n_0\
    );
\result_DDR_D1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[6]\,
      I1 => \result_DDR_D1_reg[6]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[6]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[6]_2\,
      O => \result_DDR_D1[6]_i_3_n_0\
    );
\result_DDR_D1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[7]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[15]\(3),
      I2 => \result_DDR_D1[7]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[15]\(2),
      I4 => \result_DDR_D1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_D1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\(1),
      I1 => \result_DDR_D1_reg[15]\(2),
      I2 => \result_DDR_D1_reg[6]_1\,
      I3 => \result_DDR_D1_reg[15]\(0),
      I4 => \result_DDR_D1_reg[6]_2\,
      O => \result_DDR_D1[7]_i_2_n_0\
    );
\result_DDR_D1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[7]\,
      I1 => \result_DDR_D1_reg[7]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[7]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[7]_2\,
      O => \result_DDR_D1[7]_i_3_n_0\
    );
\result_DDR_D1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[8]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[15]\(3),
      I2 => \result_DDR_D1[8]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[15]\(2),
      I4 => \result_DDR_D1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_D1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\(1),
      I1 => \result_DDR_D1_reg[15]\(2),
      I2 => \result_DDR_D1_reg[7]_1\,
      I3 => \result_DDR_D1_reg[15]\(0),
      I4 => \result_DDR_D1_reg[7]_2\,
      O => \result_DDR_D1[8]_i_2_n_0\
    );
\result_DDR_D1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[8]\,
      I1 => \result_DDR_D1_reg[8]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[8]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[8]_2\,
      O => \result_DDR_D1[8]_i_3_n_0\
    );
\result_DDR_D1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D1[9]_i_2_n_0\,
      I1 => \result_DDR_D1_reg[15]\(3),
      I2 => \result_DDR_D1[9]_i_3_n_0\,
      I3 => \result_DDR_D1_reg[15]\(2),
      I4 => \result_DDR_D1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_D1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D1_reg[15]\(1),
      I1 => \result_DDR_D1_reg[15]\(2),
      I2 => \result_DDR_D1_reg[8]_1\,
      I3 => \result_DDR_D1_reg[15]\(0),
      I4 => \result_DDR_D1_reg[8]_2\,
      O => \result_DDR_D1[9]_i_2_n_0\
    );
\result_DDR_D1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D1_reg[9]\,
      I1 => \result_DDR_D1_reg[9]_0\,
      I2 => \result_DDR_D1_reg[15]\(1),
      I3 => \result_DDR_D1_reg[9]_1\,
      I4 => \result_DDR_D1_reg[15]\(0),
      I5 => \result_DDR_D1_reg[9]_2\,
      O => \result_DDR_D1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_D2_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_DDR_D2_reg[0]\ : in STD_LOGIC;
    \result_DDR_D2_reg[0]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[0]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[0]_2\ : in STD_LOGIC;
    \result_DDR_D2_reg[0]_3\ : in STD_LOGIC;
    \result_DDR_D2_reg[0]_4\ : in STD_LOGIC;
    \result_DDR_D2_reg[1]\ : in STD_LOGIC;
    \result_DDR_D2_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[1]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[1]_2\ : in STD_LOGIC;
    \result_DDR_D2_reg[2]\ : in STD_LOGIC;
    \result_DDR_D2_reg[2]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[2]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[2]_2\ : in STD_LOGIC;
    \result_DDR_D2_reg[3]\ : in STD_LOGIC;
    \result_DDR_D2_reg[3]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[3]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[3]_2\ : in STD_LOGIC;
    \result_DDR_D2_reg[4]\ : in STD_LOGIC;
    \result_DDR_D2_reg[4]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[4]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[4]_2\ : in STD_LOGIC;
    \result_DDR_D2_reg[5]\ : in STD_LOGIC;
    \result_DDR_D2_reg[5]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[5]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[5]_2\ : in STD_LOGIC;
    \result_DDR_D2_reg[6]\ : in STD_LOGIC;
    \result_DDR_D2_reg[6]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[6]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[6]_2\ : in STD_LOGIC;
    \result_DDR_D2_reg[7]\ : in STD_LOGIC;
    \result_DDR_D2_reg[7]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[7]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[7]_2\ : in STD_LOGIC;
    \result_DDR_D2_reg[8]\ : in STD_LOGIC;
    \result_DDR_D2_reg[8]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[8]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[8]_2\ : in STD_LOGIC;
    \result_DDR_D2_reg[9]\ : in STD_LOGIC;
    \result_DDR_D2_reg[9]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[9]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[9]_2\ : in STD_LOGIC;
    \result_DDR_D2_reg[10]\ : in STD_LOGIC;
    \result_DDR_D2_reg[10]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[10]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[10]_2\ : in STD_LOGIC;
    \result_DDR_D2_reg[11]\ : in STD_LOGIC;
    \result_DDR_D2_reg[11]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[11]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[11]_2\ : in STD_LOGIC;
    \result_DDR_D2_reg[12]\ : in STD_LOGIC;
    \result_DDR_D2_reg[12]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[12]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[12]_2\ : in STD_LOGIC;
    \result_DDR_D2_reg[13]\ : in STD_LOGIC;
    \result_DDR_D2_reg[13]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[13]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[13]_2\ : in STD_LOGIC;
    \result_DDR_D2_reg[14]\ : in STD_LOGIC;
    \result_DDR_D2_reg[14]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[14]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[14]_2\ : in STD_LOGIC;
    \result_DDR_D2_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_D2_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_D2_reg[15]_2\ : in STD_LOGIC;
    \result_DDR_D2_reg[15]_3\ : in STD_LOGIC;
    \result_DDR_D2_reg[15]_4\ : in STD_LOGIC;
    \result_DDR_D2_reg[15]_5\ : in STD_LOGIC;
    \result_DDR_D2_reg[15]_6\ : in STD_LOGIC;
    \result_DDR_D2_reg[15]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_28 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_28;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_28 is
  signal \result_DDR_D2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_D2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[0]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[15]\(3),
      I2 => \result_DDR_D2[0]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[15]\(2),
      I4 => \result_DDR_D2[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_D2[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\(1),
      I1 => \result_DDR_D2_reg[15]\(2),
      I2 => \result_DDR_D2_reg[0]_3\,
      I3 => \result_DDR_D2_reg[15]\(0),
      I4 => \result_DDR_D2_reg[0]_4\,
      O => \result_DDR_D2[0]_i_2_n_0\
    );
\result_DDR_D2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[0]\,
      I1 => \result_DDR_D2_reg[0]_0\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[0]_1\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[0]_2\,
      O => \result_DDR_D2[0]_i_3_n_0\
    );
\result_DDR_D2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[10]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[15]\(3),
      I2 => \result_DDR_D2[10]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[15]\(2),
      I4 => \result_DDR_D2[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_D2[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\(1),
      I1 => \result_DDR_D2_reg[15]\(2),
      I2 => \result_DDR_D2_reg[9]_1\,
      I3 => \result_DDR_D2_reg[15]\(0),
      I4 => \result_DDR_D2_reg[9]_2\,
      O => \result_DDR_D2[10]_i_2_n_0\
    );
\result_DDR_D2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[10]\,
      I1 => \result_DDR_D2_reg[10]_0\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[10]_1\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[10]_2\,
      O => \result_DDR_D2[10]_i_3_n_0\
    );
\result_DDR_D2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[11]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[15]\(3),
      I2 => \result_DDR_D2[11]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[15]\(2),
      I4 => \result_DDR_D2[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_D2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\(1),
      I1 => \result_DDR_D2_reg[15]\(2),
      I2 => \result_DDR_D2_reg[10]_1\,
      I3 => \result_DDR_D2_reg[15]\(0),
      I4 => \result_DDR_D2_reg[10]_2\,
      O => \result_DDR_D2[11]_i_2_n_0\
    );
\result_DDR_D2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[11]\,
      I1 => \result_DDR_D2_reg[11]_0\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[11]_1\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[11]_2\,
      O => \result_DDR_D2[11]_i_3_n_0\
    );
\result_DDR_D2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[12]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[15]\(3),
      I2 => \result_DDR_D2[12]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[15]\(2),
      I4 => \result_DDR_D2[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_D2[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\(1),
      I1 => \result_DDR_D2_reg[15]\(2),
      I2 => \result_DDR_D2_reg[11]_1\,
      I3 => \result_DDR_D2_reg[15]\(0),
      I4 => \result_DDR_D2_reg[11]_2\,
      O => \result_DDR_D2[12]_i_2_n_0\
    );
\result_DDR_D2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[12]\,
      I1 => \result_DDR_D2_reg[12]_0\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[12]_1\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[12]_2\,
      O => \result_DDR_D2[12]_i_3_n_0\
    );
\result_DDR_D2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[13]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[15]\(3),
      I2 => \result_DDR_D2[13]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[15]\(2),
      I4 => \result_DDR_D2[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_D2[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\(1),
      I1 => \result_DDR_D2_reg[15]\(2),
      I2 => \result_DDR_D2_reg[12]_1\,
      I3 => \result_DDR_D2_reg[15]\(0),
      I4 => \result_DDR_D2_reg[12]_2\,
      O => \result_DDR_D2[13]_i_2_n_0\
    );
\result_DDR_D2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[13]\,
      I1 => \result_DDR_D2_reg[13]_0\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[13]_1\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[13]_2\,
      O => \result_DDR_D2[13]_i_3_n_0\
    );
\result_DDR_D2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[14]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[15]\(3),
      I2 => \result_DDR_D2[14]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[15]\(2),
      I4 => \result_DDR_D2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_D2[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\(1),
      I1 => \result_DDR_D2_reg[15]\(2),
      I2 => \result_DDR_D2_reg[13]_1\,
      I3 => \result_DDR_D2_reg[15]\(0),
      I4 => \result_DDR_D2_reg[13]_2\,
      O => \result_DDR_D2[14]_i_2_n_0\
    );
\result_DDR_D2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[14]\,
      I1 => \result_DDR_D2_reg[14]_0\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[14]_1\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[14]_2\,
      O => \result_DDR_D2[14]_i_3_n_0\
    );
\result_DDR_D2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[15]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[15]\(3),
      I2 => \result_DDR_D2[15]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[15]\(2),
      I4 => \result_DDR_D2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_D2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\(1),
      I1 => \result_DDR_D2_reg[15]\(2),
      I2 => \result_DDR_D2_reg[14]_1\,
      I3 => \result_DDR_D2_reg[15]\(0),
      I4 => \result_DDR_D2_reg[14]_2\,
      O => \result_DDR_D2[15]_i_2_n_0\
    );
\result_DDR_D2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]_4\,
      I1 => \result_DDR_D2_reg[15]_5\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[15]_6\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[15]_7\,
      O => \result_DDR_D2[15]_i_3_n_0\
    );
\result_DDR_D2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]_0\,
      I1 => \result_DDR_D2_reg[15]_1\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[15]_2\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[15]_3\,
      O => \result_DDR_D2[15]_i_4_n_0\
    );
\result_DDR_D2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[1]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[15]\(3),
      I2 => \result_DDR_D2[1]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[15]\(2),
      I4 => \result_DDR_D2[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_D2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\(1),
      I1 => \result_DDR_D2_reg[15]\(2),
      I2 => \result_DDR_D2_reg[0]_1\,
      I3 => \result_DDR_D2_reg[15]\(0),
      I4 => \result_DDR_D2_reg[0]_2\,
      O => \result_DDR_D2[1]_i_2_n_0\
    );
\result_DDR_D2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[1]\,
      I1 => \result_DDR_D2_reg[1]_0\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[1]_1\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[1]_2\,
      O => \result_DDR_D2[1]_i_3_n_0\
    );
\result_DDR_D2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[2]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[15]\(3),
      I2 => \result_DDR_D2[2]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[15]\(2),
      I4 => \result_DDR_D2[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_D2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\(1),
      I1 => \result_DDR_D2_reg[15]\(2),
      I2 => \result_DDR_D2_reg[1]_1\,
      I3 => \result_DDR_D2_reg[15]\(0),
      I4 => \result_DDR_D2_reg[1]_2\,
      O => \result_DDR_D2[2]_i_2_n_0\
    );
\result_DDR_D2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[2]\,
      I1 => \result_DDR_D2_reg[2]_0\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[2]_1\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[2]_2\,
      O => \result_DDR_D2[2]_i_3_n_0\
    );
\result_DDR_D2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[3]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[15]\(3),
      I2 => \result_DDR_D2[3]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[15]\(2),
      I4 => \result_DDR_D2[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_D2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\(1),
      I1 => \result_DDR_D2_reg[15]\(2),
      I2 => \result_DDR_D2_reg[2]_1\,
      I3 => \result_DDR_D2_reg[15]\(0),
      I4 => \result_DDR_D2_reg[2]_2\,
      O => \result_DDR_D2[3]_i_2_n_0\
    );
\result_DDR_D2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[3]\,
      I1 => \result_DDR_D2_reg[3]_0\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[3]_1\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[3]_2\,
      O => \result_DDR_D2[3]_i_3_n_0\
    );
\result_DDR_D2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[4]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[15]\(3),
      I2 => \result_DDR_D2[4]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[15]\(2),
      I4 => \result_DDR_D2[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_D2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\(1),
      I1 => \result_DDR_D2_reg[15]\(2),
      I2 => \result_DDR_D2_reg[3]_1\,
      I3 => \result_DDR_D2_reg[15]\(0),
      I4 => \result_DDR_D2_reg[3]_2\,
      O => \result_DDR_D2[4]_i_2_n_0\
    );
\result_DDR_D2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[4]\,
      I1 => \result_DDR_D2_reg[4]_0\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[4]_1\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[4]_2\,
      O => \result_DDR_D2[4]_i_3_n_0\
    );
\result_DDR_D2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[5]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[15]\(3),
      I2 => \result_DDR_D2[5]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[15]\(2),
      I4 => \result_DDR_D2[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_D2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\(1),
      I1 => \result_DDR_D2_reg[15]\(2),
      I2 => \result_DDR_D2_reg[4]_1\,
      I3 => \result_DDR_D2_reg[15]\(0),
      I4 => \result_DDR_D2_reg[4]_2\,
      O => \result_DDR_D2[5]_i_2_n_0\
    );
\result_DDR_D2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[5]\,
      I1 => \result_DDR_D2_reg[5]_0\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[5]_1\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[5]_2\,
      O => \result_DDR_D2[5]_i_3_n_0\
    );
\result_DDR_D2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[6]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[15]\(3),
      I2 => \result_DDR_D2[6]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[15]\(2),
      I4 => \result_DDR_D2[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_D2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\(1),
      I1 => \result_DDR_D2_reg[15]\(2),
      I2 => \result_DDR_D2_reg[5]_1\,
      I3 => \result_DDR_D2_reg[15]\(0),
      I4 => \result_DDR_D2_reg[5]_2\,
      O => \result_DDR_D2[6]_i_2_n_0\
    );
\result_DDR_D2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[6]\,
      I1 => \result_DDR_D2_reg[6]_0\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[6]_1\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[6]_2\,
      O => \result_DDR_D2[6]_i_3_n_0\
    );
\result_DDR_D2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[7]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[15]\(3),
      I2 => \result_DDR_D2[7]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[15]\(2),
      I4 => \result_DDR_D2[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_D2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\(1),
      I1 => \result_DDR_D2_reg[15]\(2),
      I2 => \result_DDR_D2_reg[6]_1\,
      I3 => \result_DDR_D2_reg[15]\(0),
      I4 => \result_DDR_D2_reg[6]_2\,
      O => \result_DDR_D2[7]_i_2_n_0\
    );
\result_DDR_D2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[7]\,
      I1 => \result_DDR_D2_reg[7]_0\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[7]_1\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[7]_2\,
      O => \result_DDR_D2[7]_i_3_n_0\
    );
\result_DDR_D2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[8]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[15]\(3),
      I2 => \result_DDR_D2[8]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[15]\(2),
      I4 => \result_DDR_D2[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_D2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\(1),
      I1 => \result_DDR_D2_reg[15]\(2),
      I2 => \result_DDR_D2_reg[7]_1\,
      I3 => \result_DDR_D2_reg[15]\(0),
      I4 => \result_DDR_D2_reg[7]_2\,
      O => \result_DDR_D2[8]_i_2_n_0\
    );
\result_DDR_D2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[8]\,
      I1 => \result_DDR_D2_reg[8]_0\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[8]_1\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[8]_2\,
      O => \result_DDR_D2[8]_i_3_n_0\
    );
\result_DDR_D2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_D2[9]_i_2_n_0\,
      I1 => \result_DDR_D2_reg[15]\(3),
      I2 => \result_DDR_D2[9]_i_3_n_0\,
      I3 => \result_DDR_D2_reg[15]\(2),
      I4 => \result_DDR_D2[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_D2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_D2_reg[15]\(1),
      I1 => \result_DDR_D2_reg[15]\(2),
      I2 => \result_DDR_D2_reg[8]_1\,
      I3 => \result_DDR_D2_reg[15]\(0),
      I4 => \result_DDR_D2_reg[8]_2\,
      O => \result_DDR_D2[9]_i_2_n_0\
    );
\result_DDR_D2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_D2_reg[9]\,
      I1 => \result_DDR_D2_reg[9]_0\,
      I2 => \result_DDR_D2_reg[15]\(1),
      I3 => \result_DDR_D2_reg[9]_1\,
      I4 => \result_DDR_D2_reg[15]\(0),
      I5 => \result_DDR_D2_reg[9]_2\,
      O => \result_DDR_D2[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \result_DDR_E1_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \result_DDR_E1_reg[0]\ : in STD_LOGIC;
    \result_DDR_E1_reg[0]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[0]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[0]_2\ : in STD_LOGIC;
    \result_DDR_E1_reg[0]_3\ : in STD_LOGIC;
    \result_DDR_E1_reg[0]_4\ : in STD_LOGIC;
    \result_DDR_E1_reg[1]\ : in STD_LOGIC;
    \result_DDR_E1_reg[1]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[1]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[1]_2\ : in STD_LOGIC;
    \result_DDR_E1_reg[2]\ : in STD_LOGIC;
    \result_DDR_E1_reg[2]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[2]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[2]_2\ : in STD_LOGIC;
    \result_DDR_E1_reg[3]\ : in STD_LOGIC;
    \result_DDR_E1_reg[3]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[3]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[3]_2\ : in STD_LOGIC;
    \result_DDR_E1_reg[4]\ : in STD_LOGIC;
    \result_DDR_E1_reg[4]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[4]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[4]_2\ : in STD_LOGIC;
    \result_DDR_E1_reg[5]\ : in STD_LOGIC;
    \result_DDR_E1_reg[5]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[5]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[5]_2\ : in STD_LOGIC;
    \result_DDR_E1_reg[6]\ : in STD_LOGIC;
    \result_DDR_E1_reg[6]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[6]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[6]_2\ : in STD_LOGIC;
    \result_DDR_E1_reg[7]\ : in STD_LOGIC;
    \result_DDR_E1_reg[7]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[7]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[7]_2\ : in STD_LOGIC;
    \result_DDR_E1_reg[8]\ : in STD_LOGIC;
    \result_DDR_E1_reg[8]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[8]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[8]_2\ : in STD_LOGIC;
    \result_DDR_E1_reg[9]\ : in STD_LOGIC;
    \result_DDR_E1_reg[9]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[9]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[9]_2\ : in STD_LOGIC;
    \result_DDR_E1_reg[10]\ : in STD_LOGIC;
    \result_DDR_E1_reg[10]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[10]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[10]_2\ : in STD_LOGIC;
    \result_DDR_E1_reg[11]\ : in STD_LOGIC;
    \result_DDR_E1_reg[11]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[11]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[11]_2\ : in STD_LOGIC;
    \result_DDR_E1_reg[12]\ : in STD_LOGIC;
    \result_DDR_E1_reg[12]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[12]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[12]_2\ : in STD_LOGIC;
    \result_DDR_E1_reg[13]\ : in STD_LOGIC;
    \result_DDR_E1_reg[13]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[13]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[13]_2\ : in STD_LOGIC;
    \result_DDR_E1_reg[14]\ : in STD_LOGIC;
    \result_DDR_E1_reg[14]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[14]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[14]_2\ : in STD_LOGIC;
    \result_DDR_E1_reg[15]_0\ : in STD_LOGIC;
    \result_DDR_E1_reg[15]_1\ : in STD_LOGIC;
    \result_DDR_E1_reg[15]_2\ : in STD_LOGIC;
    \result_DDR_E1_reg[15]_3\ : in STD_LOGIC;
    \result_DDR_E1_reg[15]_4\ : in STD_LOGIC;
    \result_DDR_E1_reg[15]_5\ : in STD_LOGIC;
    \result_DDR_E1_reg[15]_6\ : in STD_LOGIC;
    \result_DDR_E1_reg[15]_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_29 : entity is "MISO_rising_edge";
end rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_29;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_29 is
  signal \result_DDR_E1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[0]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[10]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[11]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[12]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[13]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[14]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[1]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[2]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[3]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[4]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[5]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[6]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[7]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[8]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[9]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[9]_i_3_n_0\ : STD_LOGIC;
begin
\result_DDR_E1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[0]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[15]\(3),
      I2 => \result_DDR_E1[0]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[15]\(2),
      I4 => \result_DDR_E1[1]_i_3_n_0\,
      O => D(0)
    );
\result_DDR_E1[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\(1),
      I1 => \result_DDR_E1_reg[15]\(2),
      I2 => \result_DDR_E1_reg[0]_3\,
      I3 => \result_DDR_E1_reg[15]\(0),
      I4 => \result_DDR_E1_reg[0]_4\,
      O => \result_DDR_E1[0]_i_2_n_0\
    );
\result_DDR_E1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[0]\,
      I1 => \result_DDR_E1_reg[0]_0\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[0]_1\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[0]_2\,
      O => \result_DDR_E1[0]_i_3_n_0\
    );
\result_DDR_E1[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[10]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[15]\(3),
      I2 => \result_DDR_E1[10]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[15]\(2),
      I4 => \result_DDR_E1[11]_i_3_n_0\,
      O => D(10)
    );
\result_DDR_E1[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\(1),
      I1 => \result_DDR_E1_reg[15]\(2),
      I2 => \result_DDR_E1_reg[9]_1\,
      I3 => \result_DDR_E1_reg[15]\(0),
      I4 => \result_DDR_E1_reg[9]_2\,
      O => \result_DDR_E1[10]_i_2_n_0\
    );
\result_DDR_E1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[10]\,
      I1 => \result_DDR_E1_reg[10]_0\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[10]_1\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[10]_2\,
      O => \result_DDR_E1[10]_i_3_n_0\
    );
\result_DDR_E1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[11]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[15]\(3),
      I2 => \result_DDR_E1[11]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[15]\(2),
      I4 => \result_DDR_E1[12]_i_3_n_0\,
      O => D(11)
    );
\result_DDR_E1[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\(1),
      I1 => \result_DDR_E1_reg[15]\(2),
      I2 => \result_DDR_E1_reg[10]_1\,
      I3 => \result_DDR_E1_reg[15]\(0),
      I4 => \result_DDR_E1_reg[10]_2\,
      O => \result_DDR_E1[11]_i_2_n_0\
    );
\result_DDR_E1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[11]\,
      I1 => \result_DDR_E1_reg[11]_0\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[11]_1\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[11]_2\,
      O => \result_DDR_E1[11]_i_3_n_0\
    );
\result_DDR_E1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[12]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[15]\(3),
      I2 => \result_DDR_E1[12]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[15]\(2),
      I4 => \result_DDR_E1[13]_i_3_n_0\,
      O => D(12)
    );
\result_DDR_E1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\(1),
      I1 => \result_DDR_E1_reg[15]\(2),
      I2 => \result_DDR_E1_reg[11]_1\,
      I3 => \result_DDR_E1_reg[15]\(0),
      I4 => \result_DDR_E1_reg[11]_2\,
      O => \result_DDR_E1[12]_i_2_n_0\
    );
\result_DDR_E1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[12]\,
      I1 => \result_DDR_E1_reg[12]_0\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[12]_1\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[12]_2\,
      O => \result_DDR_E1[12]_i_3_n_0\
    );
\result_DDR_E1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[13]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[15]\(3),
      I2 => \result_DDR_E1[13]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[15]\(2),
      I4 => \result_DDR_E1[14]_i_3_n_0\,
      O => D(13)
    );
\result_DDR_E1[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\(1),
      I1 => \result_DDR_E1_reg[15]\(2),
      I2 => \result_DDR_E1_reg[12]_1\,
      I3 => \result_DDR_E1_reg[15]\(0),
      I4 => \result_DDR_E1_reg[12]_2\,
      O => \result_DDR_E1[13]_i_2_n_0\
    );
\result_DDR_E1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[13]\,
      I1 => \result_DDR_E1_reg[13]_0\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[13]_1\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[13]_2\,
      O => \result_DDR_E1[13]_i_3_n_0\
    );
\result_DDR_E1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[14]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[15]\(3),
      I2 => \result_DDR_E1[14]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[15]\(2),
      I4 => \result_DDR_E1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_E1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\(1),
      I1 => \result_DDR_E1_reg[15]\(2),
      I2 => \result_DDR_E1_reg[13]_1\,
      I3 => \result_DDR_E1_reg[15]\(0),
      I4 => \result_DDR_E1_reg[13]_2\,
      O => \result_DDR_E1[14]_i_2_n_0\
    );
\result_DDR_E1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[14]\,
      I1 => \result_DDR_E1_reg[14]_0\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[14]_1\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[14]_2\,
      O => \result_DDR_E1[14]_i_3_n_0\
    );
\result_DDR_E1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[15]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[15]\(3),
      I2 => \result_DDR_E1[15]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[15]\(2),
      I4 => \result_DDR_E1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_E1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\(1),
      I1 => \result_DDR_E1_reg[15]\(2),
      I2 => \result_DDR_E1_reg[14]_1\,
      I3 => \result_DDR_E1_reg[15]\(0),
      I4 => \result_DDR_E1_reg[14]_2\,
      O => \result_DDR_E1[15]_i_2_n_0\
    );
\result_DDR_E1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]_4\,
      I1 => \result_DDR_E1_reg[15]_5\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[15]_6\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[15]_7\,
      O => \result_DDR_E1[15]_i_3_n_0\
    );
\result_DDR_E1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]_0\,
      I1 => \result_DDR_E1_reg[15]_1\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[15]_2\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[15]_3\,
      O => \result_DDR_E1[15]_i_4_n_0\
    );
\result_DDR_E1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[1]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[15]\(3),
      I2 => \result_DDR_E1[1]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[15]\(2),
      I4 => \result_DDR_E1[2]_i_3_n_0\,
      O => D(1)
    );
\result_DDR_E1[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\(1),
      I1 => \result_DDR_E1_reg[15]\(2),
      I2 => \result_DDR_E1_reg[0]_1\,
      I3 => \result_DDR_E1_reg[15]\(0),
      I4 => \result_DDR_E1_reg[0]_2\,
      O => \result_DDR_E1[1]_i_2_n_0\
    );
\result_DDR_E1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[1]\,
      I1 => \result_DDR_E1_reg[1]_0\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[1]_1\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[1]_2\,
      O => \result_DDR_E1[1]_i_3_n_0\
    );
\result_DDR_E1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[2]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[15]\(3),
      I2 => \result_DDR_E1[2]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[15]\(2),
      I4 => \result_DDR_E1[3]_i_3_n_0\,
      O => D(2)
    );
\result_DDR_E1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\(1),
      I1 => \result_DDR_E1_reg[15]\(2),
      I2 => \result_DDR_E1_reg[1]_1\,
      I3 => \result_DDR_E1_reg[15]\(0),
      I4 => \result_DDR_E1_reg[1]_2\,
      O => \result_DDR_E1[2]_i_2_n_0\
    );
\result_DDR_E1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[2]\,
      I1 => \result_DDR_E1_reg[2]_0\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[2]_1\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[2]_2\,
      O => \result_DDR_E1[2]_i_3_n_0\
    );
\result_DDR_E1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[3]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[15]\(3),
      I2 => \result_DDR_E1[3]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[15]\(2),
      I4 => \result_DDR_E1[4]_i_3_n_0\,
      O => D(3)
    );
\result_DDR_E1[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\(1),
      I1 => \result_DDR_E1_reg[15]\(2),
      I2 => \result_DDR_E1_reg[2]_1\,
      I3 => \result_DDR_E1_reg[15]\(0),
      I4 => \result_DDR_E1_reg[2]_2\,
      O => \result_DDR_E1[3]_i_2_n_0\
    );
\result_DDR_E1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[3]\,
      I1 => \result_DDR_E1_reg[3]_0\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[3]_1\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[3]_2\,
      O => \result_DDR_E1[3]_i_3_n_0\
    );
\result_DDR_E1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[4]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[15]\(3),
      I2 => \result_DDR_E1[4]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[15]\(2),
      I4 => \result_DDR_E1[5]_i_3_n_0\,
      O => D(4)
    );
\result_DDR_E1[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\(1),
      I1 => \result_DDR_E1_reg[15]\(2),
      I2 => \result_DDR_E1_reg[3]_1\,
      I3 => \result_DDR_E1_reg[15]\(0),
      I4 => \result_DDR_E1_reg[3]_2\,
      O => \result_DDR_E1[4]_i_2_n_0\
    );
\result_DDR_E1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[4]\,
      I1 => \result_DDR_E1_reg[4]_0\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[4]_1\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[4]_2\,
      O => \result_DDR_E1[4]_i_3_n_0\
    );
\result_DDR_E1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[5]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[15]\(3),
      I2 => \result_DDR_E1[5]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[15]\(2),
      I4 => \result_DDR_E1[6]_i_3_n_0\,
      O => D(5)
    );
\result_DDR_E1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\(1),
      I1 => \result_DDR_E1_reg[15]\(2),
      I2 => \result_DDR_E1_reg[4]_1\,
      I3 => \result_DDR_E1_reg[15]\(0),
      I4 => \result_DDR_E1_reg[4]_2\,
      O => \result_DDR_E1[5]_i_2_n_0\
    );
\result_DDR_E1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[5]\,
      I1 => \result_DDR_E1_reg[5]_0\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[5]_1\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[5]_2\,
      O => \result_DDR_E1[5]_i_3_n_0\
    );
\result_DDR_E1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[6]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[15]\(3),
      I2 => \result_DDR_E1[6]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[15]\(2),
      I4 => \result_DDR_E1[7]_i_3_n_0\,
      O => D(6)
    );
\result_DDR_E1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\(1),
      I1 => \result_DDR_E1_reg[15]\(2),
      I2 => \result_DDR_E1_reg[5]_1\,
      I3 => \result_DDR_E1_reg[15]\(0),
      I4 => \result_DDR_E1_reg[5]_2\,
      O => \result_DDR_E1[6]_i_2_n_0\
    );
\result_DDR_E1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[6]\,
      I1 => \result_DDR_E1_reg[6]_0\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[6]_1\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[6]_2\,
      O => \result_DDR_E1[6]_i_3_n_0\
    );
\result_DDR_E1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[7]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[15]\(3),
      I2 => \result_DDR_E1[7]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[15]\(2),
      I4 => \result_DDR_E1[8]_i_3_n_0\,
      O => D(7)
    );
\result_DDR_E1[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\(1),
      I1 => \result_DDR_E1_reg[15]\(2),
      I2 => \result_DDR_E1_reg[6]_1\,
      I3 => \result_DDR_E1_reg[15]\(0),
      I4 => \result_DDR_E1_reg[6]_2\,
      O => \result_DDR_E1[7]_i_2_n_0\
    );
\result_DDR_E1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[7]\,
      I1 => \result_DDR_E1_reg[7]_0\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[7]_1\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[7]_2\,
      O => \result_DDR_E1[7]_i_3_n_0\
    );
\result_DDR_E1[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[8]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[15]\(3),
      I2 => \result_DDR_E1[8]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[15]\(2),
      I4 => \result_DDR_E1[9]_i_3_n_0\,
      O => D(8)
    );
\result_DDR_E1[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\(1),
      I1 => \result_DDR_E1_reg[15]\(2),
      I2 => \result_DDR_E1_reg[7]_1\,
      I3 => \result_DDR_E1_reg[15]\(0),
      I4 => \result_DDR_E1_reg[7]_2\,
      O => \result_DDR_E1[8]_i_2_n_0\
    );
\result_DDR_E1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[8]\,
      I1 => \result_DDR_E1_reg[8]_0\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[8]_1\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[8]_2\,
      O => \result_DDR_E1[8]_i_3_n_0\
    );
\result_DDR_E1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \result_DDR_E1[9]_i_2_n_0\,
      I1 => \result_DDR_E1_reg[15]\(3),
      I2 => \result_DDR_E1[9]_i_3_n_0\,
      I3 => \result_DDR_E1_reg[15]\(2),
      I4 => \result_DDR_E1[10]_i_3_n_0\,
      O => D(9)
    );
\result_DDR_E1[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \result_DDR_E1_reg[15]\(1),
      I1 => \result_DDR_E1_reg[15]\(2),
      I2 => \result_DDR_E1_reg[8]_1\,
      I3 => \result_DDR_E1_reg[15]\(0),
      I4 => \result_DDR_E1_reg[8]_2\,
      O => \result_DDR_E1[9]_i_2_n_0\
    );
\result_DDR_E1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \result_DDR_E1_reg[9]\,
      I1 => \result_DDR_E1_reg[9]_0\,
      I2 => \result_DDR_E1_reg[15]\(1),
      I3 => \result_DDR_E1_reg[9]_1\,
      I4 => \result_DDR_E1_reg[15]\(0),
      I5 => \result_DDR_E1_reg[9]_2\,
      O => \result_DDR_E1[9]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_command_selector is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \MOSI_cmd_reg[8]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \MOSI_cmd_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \MOSI_cmd_reg[3]\ : in STD_LOGIC;
    \MOSI_cmd_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_command_selector : entity is "command_selector";
end rhd_axi_tb_rhd_axi_0_0_command_selector;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_command_selector is
  signal \i_/MOSI_cmd[0]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[0]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[0]_i_4_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[10]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[11]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[12]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[13]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[14]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[14]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[15]_i_4_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[15]_i_5_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[15]_i_6_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[15]_i_7_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[15]_i_8_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[15]_i_9_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[1]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[2]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[3]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[3]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[4]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[4]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[5]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[5]_i_4_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[5]_i_5_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[6]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[6]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[6]_i_4_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[6]_i_5_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[7]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[7]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[8]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[8]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[9]_i_2_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd[9]_i_3_n_0\ : STD_LOGIC;
  signal \i_/MOSI_cmd_reg[5]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_/MOSI_cmd[10]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \i_/MOSI_cmd[11]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \i_/MOSI_cmd[13]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \i_/MOSI_cmd[15]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \i_/MOSI_cmd[5]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \i_/MOSI_cmd[6]_i_4\ : label is "soft_lutpair0";
begin
\i_/MOSI_cmd[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A4AEF40"
    )
        port map (
      I0 => Q(4),
      I1 => \i_/MOSI_cmd[0]_i_4_n_0\,
      I2 => Q(3),
      I3 => \MOSI_cmd_reg[3]_0\(0),
      I4 => \MOSI_cmd_reg[3]\,
      O => \i_/MOSI_cmd[0]_i_2_n_0\
    );
\i_/MOSI_cmd[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \i_/MOSI_cmd[6]_i_4_n_0\,
      I1 => \i_/MOSI_cmd[7]_i_2_n_0\,
      I2 => \MOSI_cmd_reg[9]\(0),
      I3 => \i_/MOSI_cmd[6]_i_5_n_0\,
      I4 => \MOSI_cmd_reg[8]\(0),
      O => \i_/MOSI_cmd[0]_i_3_n_0\
    );
\i_/MOSI_cmd[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE00BE00FFFF0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \MOSI_cmd_reg[3]_0\(1),
      I3 => Q(2),
      I4 => \MOSI_cmd_reg[3]_0\(0),
      I5 => \MOSI_cmd_reg[3]\,
      O => \i_/MOSI_cmd[0]_i_4_n_0\
    );
\i_/MOSI_cmd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_/MOSI_cmd[15]_i_4_n_0\,
      I1 => Q(5),
      I2 => \i_/MOSI_cmd[10]_i_2_n_0\,
      O => D(10)
    );
\i_/MOSI_cmd[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F8F0F08E8FF0F0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => \MOSI_cmd_reg[3]\,
      I5 => Q(1),
      O => \i_/MOSI_cmd[10]_i_2_n_0\
    );
\i_/MOSI_cmd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_/MOSI_cmd[14]_i_2_n_0\,
      I1 => Q(5),
      I2 => \i_/MOSI_cmd[11]_i_2_n_0\,
      O => D(11)
    );
\i_/MOSI_cmd[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0F0F0F08FF0F0"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(1),
      I4 => \MOSI_cmd_reg[3]\,
      I5 => Q(2),
      O => \i_/MOSI_cmd[11]_i_2_n_0\
    );
\i_/MOSI_cmd[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B88BB8B8"
    )
        port map (
      I0 => \i_/MOSI_cmd[14]_i_2_n_0\,
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(2),
      I4 => \i_/MOSI_cmd[12]_i_2_n_0\,
      I5 => Q(3),
      O => D(12)
    );
\i_/MOSI_cmd[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MOSI_cmd_reg[3]\,
      I1 => Q(1),
      O => \i_/MOSI_cmd[12]_i_2_n_0\
    );
\i_/MOSI_cmd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_/MOSI_cmd[14]_i_2_n_0\,
      I1 => Q(5),
      I2 => \i_/MOSI_cmd[13]_i_2_n_0\,
      O => D(13)
    );
\i_/MOSI_cmd[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00C80000000300"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(2),
      I3 => \MOSI_cmd_reg[3]\,
      I4 => Q(1),
      I5 => Q(3),
      O => \i_/MOSI_cmd[13]_i_2_n_0\
    );
\i_/MOSI_cmd[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_/MOSI_cmd[14]_i_2_n_0\,
      I1 => Q(5),
      I2 => \i_/MOSI_cmd[14]_i_3_n_0\,
      O => D(14)
    );
\i_/MOSI_cmd[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_/MOSI_cmd[15]_i_8_n_0\,
      I1 => \MOSI_cmd_reg[8]\(4),
      I2 => \i_/MOSI_cmd[15]_i_9_n_0\,
      O => \i_/MOSI_cmd[14]_i_2_n_0\
    );
\i_/MOSI_cmd[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C00CC0000000300"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(2),
      I3 => \MOSI_cmd_reg[3]\,
      I4 => Q(1),
      I5 => Q(3),
      O => \i_/MOSI_cmd[14]_i_3_n_0\
    );
\i_/MOSI_cmd[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i_/MOSI_cmd[15]_i_4_n_0\,
      I1 => Q(5),
      I2 => \i_/MOSI_cmd[15]_i_5_n_0\,
      O => D(15)
    );
\i_/MOSI_cmd[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i_/MOSI_cmd[15]_i_6_n_0\,
      I1 => \i_/MOSI_cmd[15]_i_7_n_0\,
      I2 => \MOSI_cmd_reg[9]\(9),
      I3 => \i_/MOSI_cmd[15]_i_8_n_0\,
      I4 => \MOSI_cmd_reg[8]\(5),
      I5 => \i_/MOSI_cmd[15]_i_9_n_0\,
      O => \i_/MOSI_cmd[15]_i_4_n_0\
    );
\i_/MOSI_cmd[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFFFFFF00000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(4),
      I5 => \MOSI_cmd_reg[3]\,
      O => \i_/MOSI_cmd[15]_i_5_n_0\
    );
\i_/MOSI_cmd[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000015"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      O => \i_/MOSI_cmd[15]_i_6_n_0\
    );
\i_/MOSI_cmd[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001154"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => \MOSI_cmd_reg[3]\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => \i_/MOSI_cmd[15]_i_7_n_0\
    );
\i_/MOSI_cmd[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001151"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => \MOSI_cmd_reg[3]\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(4),
      O => \i_/MOSI_cmd[15]_i_8_n_0\
    );
\i_/MOSI_cmd[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000454"
    )
        port map (
      I0 => Q(3),
      I1 => \MOSI_cmd_reg[3]\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(4),
      O => \i_/MOSI_cmd[15]_i_9_n_0\
    );
\i_/MOSI_cmd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \i_/MOSI_cmd[7]_i_2_n_0\,
      I1 => \MOSI_cmd_reg[9]\(1),
      I2 => Q(5),
      I3 => \i_/MOSI_cmd[5]_i_2_n_0\,
      I4 => Q(4),
      I5 => \i_/MOSI_cmd[1]_i_2_n_0\,
      O => D(1)
    );
\i_/MOSI_cmd[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA000048CC0000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \MOSI_cmd_reg[3]_0\(1),
      I3 => Q(0),
      I4 => \MOSI_cmd_reg[3]\,
      I5 => Q(2),
      O => \i_/MOSI_cmd[1]_i_2_n_0\
    );
\i_/MOSI_cmd[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \i_/MOSI_cmd[7]_i_2_n_0\,
      I1 => \MOSI_cmd_reg[9]\(2),
      I2 => Q(5),
      I3 => \i_/MOSI_cmd[5]_i_2_n_0\,
      I4 => Q(4),
      I5 => \i_/MOSI_cmd[2]_i_2_n_0\,
      O => D(2)
    );
\i_/MOSI_cmd[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000E00000"
    )
        port map (
      I0 => Q(3),
      I1 => \MOSI_cmd_reg[3]_0\(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => \MOSI_cmd_reg[3]\,
      I5 => Q(1),
      O => \i_/MOSI_cmd[2]_i_2_n_0\
    );
\i_/MOSI_cmd[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \i_/MOSI_cmd[3]_i_2_n_0\,
      I1 => Q(5),
      I2 => \MOSI_cmd_reg[3]\,
      I3 => Q(3),
      I4 => Q(4),
      I5 => \i_/MOSI_cmd[3]_i_3_n_0\,
      O => D(3)
    );
\i_/MOSI_cmd[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \i_/MOSI_cmd[6]_i_4_n_0\,
      I1 => \i_/MOSI_cmd[7]_i_2_n_0\,
      I2 => \MOSI_cmd_reg[9]\(3),
      I3 => \i_/MOSI_cmd[6]_i_5_n_0\,
      I4 => \MOSI_cmd_reg[8]\(1),
      O => \i_/MOSI_cmd[3]_i_2_n_0\
    );
\i_/MOSI_cmd[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007000000300000"
    )
        port map (
      I0 => Q(3),
      I1 => \MOSI_cmd_reg[3]_0\(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => \MOSI_cmd_reg[3]\,
      I5 => Q(1),
      O => \i_/MOSI_cmd[3]_i_3_n_0\
    );
\i_/MOSI_cmd[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \i_/MOSI_cmd[4]_i_2_n_0\,
      I1 => Q(5),
      I2 => \MOSI_cmd_reg[3]\,
      I3 => Q(3),
      I4 => Q(4),
      I5 => \i_/MOSI_cmd[4]_i_3_n_0\,
      O => D(4)
    );
\i_/MOSI_cmd[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \i_/MOSI_cmd[6]_i_4_n_0\,
      I1 => \i_/MOSI_cmd[7]_i_2_n_0\,
      I2 => \MOSI_cmd_reg[9]\(4),
      I3 => \i_/MOSI_cmd[6]_i_5_n_0\,
      I4 => \MOSI_cmd_reg[8]\(2),
      O => \i_/MOSI_cmd[4]_i_2_n_0\
    );
\i_/MOSI_cmd[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000C000000B000"
    )
        port map (
      I0 => \MOSI_cmd_reg[3]_0\(1),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \MOSI_cmd_reg[3]\,
      I4 => Q(0),
      I5 => Q(2),
      O => \i_/MOSI_cmd[4]_i_3_n_0\
    );
\i_/MOSI_cmd[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \i_/MOSI_cmd[7]_i_2_n_0\,
      I1 => \MOSI_cmd_reg[9]\(5),
      I2 => Q(5),
      I3 => \i_/MOSI_cmd[5]_i_2_n_0\,
      I4 => Q(4),
      I5 => \i_/MOSI_cmd_reg[5]_i_3_n_0\,
      O => D(5)
    );
\i_/MOSI_cmd[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \MOSI_cmd_reg[3]\,
      I1 => Q(3),
      O => \i_/MOSI_cmd[5]_i_2_n_0\
    );
\i_/MOSI_cmd[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040444000000088"
    )
        port map (
      I0 => Q(2),
      I1 => \MOSI_cmd_reg[3]\,
      I2 => \MOSI_cmd_reg[3]_0\(0),
      I3 => Q(0),
      I4 => \MOSI_cmd_reg[3]_0\(1),
      I5 => Q(1),
      O => \i_/MOSI_cmd[5]_i_4_n_0\
    );
\i_/MOSI_cmd[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20300000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => \MOSI_cmd_reg[3]\,
      I3 => \MOSI_cmd_reg[3]_0\(1),
      I4 => Q(1),
      O => \i_/MOSI_cmd[5]_i_5_n_0\
    );
\i_/MOSI_cmd[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0E0E0E0"
    )
        port map (
      I0 => Q(4),
      I1 => Q(1),
      I2 => \MOSI_cmd_reg[3]\,
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(3),
      O => \i_/MOSI_cmd[6]_i_2_n_0\
    );
\i_/MOSI_cmd[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \i_/MOSI_cmd[6]_i_4_n_0\,
      I1 => \i_/MOSI_cmd[7]_i_2_n_0\,
      I2 => \MOSI_cmd_reg[9]\(6),
      I3 => \i_/MOSI_cmd[6]_i_5_n_0\,
      I4 => \MOSI_cmd_reg[8]\(3),
      O => \i_/MOSI_cmd[6]_i_3_n_0\
    );
\i_/MOSI_cmd[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \MOSI_cmd_reg[3]\,
      I3 => Q(2),
      I4 => Q(4),
      O => \i_/MOSI_cmd[6]_i_4_n_0\
    );
\i_/MOSI_cmd[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \MOSI_cmd_reg[3]\,
      I4 => Q(2),
      I5 => Q(4),
      O => \i_/MOSI_cmd[6]_i_5_n_0\
    );
\i_/MOSI_cmd[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \i_/MOSI_cmd[7]_i_2_n_0\,
      I1 => \MOSI_cmd_reg[9]\(7),
      I2 => Q(5),
      I3 => \i_/MOSI_cmd[7]_i_3_n_0\,
      O => D(7)
    );
\i_/MOSI_cmd[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \MOSI_cmd_reg[3]\,
      I4 => Q(2),
      I5 => Q(4),
      O => \i_/MOSI_cmd[7]_i_2_n_0\
    );
\i_/MOSI_cmd[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0F00000A1A0000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => \MOSI_cmd_reg[3]\,
      I5 => Q(1),
      O => \i_/MOSI_cmd[7]_i_3_n_0\
    );
\i_/MOSI_cmd[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF88890000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \MOSI_cmd_reg[3]\,
      I5 => Q(0),
      O => \i_/MOSI_cmd[8]_i_2_n_0\
    );
\i_/MOSI_cmd[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i_/MOSI_cmd[15]_i_6_n_0\,
      I1 => \i_/MOSI_cmd[15]_i_7_n_0\,
      I2 => \MOSI_cmd_reg[9]\(8),
      I3 => \i_/MOSI_cmd[15]_i_8_n_0\,
      I4 => \MOSI_cmd_reg[8]\(5),
      I5 => \i_/MOSI_cmd[15]_i_9_n_0\,
      O => \i_/MOSI_cmd[8]_i_3_n_0\
    );
\i_/MOSI_cmd[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000EFFFFFFF0000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(1),
      I5 => \MOSI_cmd_reg[3]\,
      O => \i_/MOSI_cmd[9]_i_2_n_0\
    );
\i_/MOSI_cmd[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i_/MOSI_cmd[15]_i_6_n_0\,
      I1 => \i_/MOSI_cmd[15]_i_8_n_0\,
      I2 => \MOSI_cmd_reg[8]\(4),
      I3 => \i_/MOSI_cmd[15]_i_7_n_0\,
      I4 => \MOSI_cmd_reg[9]\(9),
      I5 => \i_/MOSI_cmd[15]_i_9_n_0\,
      O => \i_/MOSI_cmd[9]_i_3_n_0\
    );
\i_/MOSI_cmd_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_/MOSI_cmd[0]_i_2_n_0\,
      I1 => \i_/MOSI_cmd[0]_i_3_n_0\,
      O => D(0),
      S => Q(5)
    );
\i_/MOSI_cmd_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_/MOSI_cmd[5]_i_4_n_0\,
      I1 => \i_/MOSI_cmd[5]_i_5_n_0\,
      O => \i_/MOSI_cmd_reg[5]_i_3_n_0\,
      S => Q(3)
    );
\i_/MOSI_cmd_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_/MOSI_cmd[6]_i_2_n_0\,
      I1 => \i_/MOSI_cmd[6]_i_3_n_0\,
      O => D(6),
      S => Q(5)
    );
\i_/MOSI_cmd_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_/MOSI_cmd[8]_i_2_n_0\,
      I1 => \i_/MOSI_cmd[8]_i_3_n_0\,
      O => D(8),
      S => Q(5)
    );
\i_/MOSI_cmd_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i_/MOSI_cmd[9]_i_2_n_0\,
      I1 => \i_/MOSI_cmd[9]_i_3_n_0\,
      O => D(9),
      S => Q(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit : entity is "xpm_cdc_1bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit : entity is "xpm_cdc_1bit";
end rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit is
  component xpm_cdc_1bit_xpm_cdc_0_0_HD33 is
  port (
    dest_clk : in STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component xpm_cdc_1bit_xpm_cdc_0_0_HD33;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xpm_cdc_0 : label is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 CLK.DEST_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME CLK.DEST_CLK, CLK_DOMAIN xpm_cdc_1bit_dest_clk, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 CLK.SRC_CLK CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME CLK.SRC_CLK, CLK_DOMAIN xpm_cdc_1bit_src_clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
begin
xpm_cdc_0: component xpm_cdc_1bit_xpm_cdc_0_0_HD33
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ : entity is "xpm_cdc_1bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ : entity is "xpm_cdc_1bit";
end \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ is
  component rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 is
  port (
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xpm_cdc_0 : label is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 CLK.DEST_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME CLK.DEST_CLK, CLK_DOMAIN xpm_cdc_1bit_dest_clk, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 CLK.SRC_CLK CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME CLK.SRC_CLK, CLK_DOMAIN xpm_cdc_1bit_src_clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
begin
xpm_cdc_0: component rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ : entity is "xpm_cdc_1bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ : entity is "xpm_cdc_1bit";
end \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\;

architecture STRUCTURE of \rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ is
  component rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 is
  port (
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xpm_cdc_0 : label is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 CLK.DEST_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME CLK.DEST_CLK, CLK_DOMAIN xpm_cdc_1bit_dest_clk, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 CLK.SRC_CLK CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME CLK.SRC_CLK, CLK_DOMAIN xpm_cdc_1bit_src_clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
begin
xpm_cdc_0: component rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_rhd is
  port (
    FIFO_rstn : out STD_LOGIC;
    s00_axi_aresetn_0 : out STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    M_AXIS_tvalid : out STD_LOGIC;
    MOSI2 : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tlast : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \ZCheck_cmd_1_reg[4]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    MISO1_G : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    xpm_cdc_1bit_inst_2_i_1_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    MISO2_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    \result_DDR_H2_reg[15]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    MISO2_A : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_rhd : entity is "rhd";
end rhd_axi_tb_rhd_axi_0_0_rhd;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_rhd is
  component rhd_axi_tb_rhd_axi_0_0_fifo_generator_0 is
  port (
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  end component rhd_axi_tb_rhd_axi_0_0_fifo_generator_0;
  signal CS_b_i_1_n_0 : STD_LOGIC;
  signal CS_b_i_2_n_0 : STD_LOGIC;
  signal CS_b_i_3_n_0 : STD_LOGIC;
  signal CS_b_i_4_n_0 : STD_LOGIC;
  signal \^fifo_rstn\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep_n_0\ : STD_LOGIC;
  signal \^mosi2\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_1_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd_reg_n_0_[0]\ : STD_LOGIC;
  signal \MOSI_cmd_reg_n_0_[15]\ : STD_LOGIC;
  signal MOSI_cmd_selected : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MOSI_i_10_n_0 : STD_LOGIC;
  signal MOSI_i_11_n_0 : STD_LOGIC;
  signal MOSI_i_12_n_0 : STD_LOGIC;
  signal MOSI_i_13_n_0 : STD_LOGIC;
  signal MOSI_i_1_n_0 : STD_LOGIC;
  signal MOSI_i_4_n_0 : STD_LOGIC;
  signal MOSI_i_5_n_0 : STD_LOGIC;
  signal MOSI_i_6_n_0 : STD_LOGIC;
  signal MOSI_i_7_n_0 : STD_LOGIC;
  signal MOSI_i_8_n_0 : STD_LOGIC;
  signal MOSI_i_9_n_0 : STD_LOGIC;
  signal MOSI_reg_i_2_n_0 : STD_LOGIC;
  signal MOSI_reg_i_3_n_0 : STD_LOGIC;
  signal SCLK_i_1_n_0 : STD_LOGIC;
  signal SPI_running_i_1_n_0 : STD_LOGIC;
  signal SPI_running_reg_n_0 : STD_LOGIC;
  signal ZCheck_channel : STD_LOGIC;
  signal \ZCheck_channel[0]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_channel[5]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_channel[5]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_channel[5]_i_5_n_0\ : STD_LOGIC;
  signal \ZCheck_channel[5]_i_6_n_0\ : STD_LOGIC;
  signal \ZCheck_channel__0\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \ZCheck_channel_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[1]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[2]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[4]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[5]\ : STD_LOGIC;
  signal ZCheck_cmd_1 : STD_LOGIC;
  signal ZCheck_cmd_10_out : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \ZCheck_cmd_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_1[15]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[6]\ : STD_LOGIC;
  signal ZCheck_cmd_2 : STD_LOGIC;
  signal \ZCheck_cmd_2[15]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_2__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ZCheck_cmd_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[8]\ : STD_LOGIC;
  signal ZCheck_command_count : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ZCheck_command_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[4]\ : STD_LOGIC;
  signal ZCheck_loop1 : STD_LOGIC;
  signal ZCheck_loop2_in : STD_LOGIC;
  signal ZCheck_loop_i_1_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_3_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_4_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_5_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_7_n_0 : STD_LOGIC;
  signal ZCheck_loop_reg_n_0 : STD_LOGIC;
  signal ZCheck_run0 : STD_LOGIC;
  signal ZCheck_run1 : STD_LOGIC;
  signal ZCheck_run2 : STD_LOGIC;
  signal ZCheck_run_i_1_n_0 : STD_LOGIC;
  signal ZCheck_run_i_2_n_0 : STD_LOGIC;
  signal ZCheck_run_i_4_n_0 : STD_LOGIC;
  signal ZCheck_run_i_5_n_0 : STD_LOGIC;
  signal ZCheck_run_i_6_n_0 : STD_LOGIC;
  signal ZCheck_run_i_7_n_0 : STD_LOGIC;
  signal ZCheck_run_reg_n_0 : STD_LOGIC;
  signal ZCheck_sine_cycle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ZCheck_sine_cycle[4]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[5]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_5_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal channel : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \channel[4]_i_2_n_0\ : STD_LOGIC;
  signal \channel[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel[5]_i_3_n_0\ : STD_LOGIC;
  signal \channel_reg_n_0_[0]\ : STD_LOGIC;
  signal \channel_reg_n_0_[1]\ : STD_LOGIC;
  signal \channel_reg_n_0_[2]\ : STD_LOGIC;
  signal \channel_reg_n_0_[3]\ : STD_LOGIC;
  signal \channel_reg_n_0_[4]\ : STD_LOGIC;
  signal \channel_reg_n_0_[5]\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal data_fifo_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal empty : STD_LOGIC;
  signal fifo_inst_i_3_n_0 : STD_LOGIC;
  signal flag_lastBatch : STD_LOGIC;
  signal flag_lastBatch_250M : STD_LOGIC;
  signal flag_lastchannel : STD_LOGIC;
  signal flag_lastchannel_250M : STD_LOGIC;
  signal in4x_A1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_A1[10]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[11]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[11]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[12]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[13]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[14]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[15]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[16]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[17]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[18]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[19]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[20]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[21]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[22]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[23]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[24]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[25]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[26]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[27]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[27]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[28]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[29]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[2]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[30]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[31]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[32]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[33]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[34]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[35]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[36]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[37]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[38]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[39]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[3]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[3]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[40]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[41]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[42]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[43]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[43]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[44]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[45]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[46]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[47]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[48]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[49]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[4]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[50]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[51]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[52]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[53]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[54]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[54]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[55]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[55]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[59]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[59]_i_4_n_0\ : STD_LOGIC;
  signal \in4x_A1[5]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[60]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[68]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[6]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[70]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[71]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[72]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[72]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[73]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[73]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[7]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[7]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[8]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[9]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[9]\ : STD_LOGIC;
  signal \in4x_A2[10]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[10]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[11]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[11]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[12]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[13]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[14]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[15]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[16]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[17]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[18]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[19]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[20]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[21]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[22]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[23]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[24]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[25]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[26]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[27]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[28]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[29]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[30]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[31]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[32]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[33]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[34]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[35]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[36]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[37]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[38]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[39]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[40]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[41]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[42]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[43]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[44]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[44]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[45]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[46]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[47]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[48]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[49]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[4]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[50]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[51]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[52]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[53]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[54]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[55]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[5]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[6]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[71]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[72]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[72]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[73]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[73]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[7]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[8]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[8]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[9]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A2[9]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[9]\ : STD_LOGIC;
  signal \in4x_B1[10]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[11]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[44]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[71]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[72]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[73]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[8]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1[9]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_B2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_B2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[9]\ : STD_LOGIC;
  signal \in4x_C1[10]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[11]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[44]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[71]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[72]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[73]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[8]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1[9]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_C2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[9]\ : STD_LOGIC;
  signal \in4x_D1[10]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[11]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[44]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[71]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[72]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[73]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[8]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1[9]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[9]\ : STD_LOGIC;
  signal \in4x_D2[10]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[11]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[44]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[71]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[72]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[73]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[8]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2[9]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[9]\ : STD_LOGIC;
  signal \in4x_E1[10]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[11]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[44]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[71]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[72]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[73]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[8]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1[9]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_E2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_E2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_F1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_F1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_F2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_F2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_G1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_G1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_G2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_G2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_H1 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_H1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_H2 : STD_LOGIC_VECTOR ( 73 downto 2 );
  signal \in4x_H2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[9]\ : STD_LOGIC;
  signal in_A1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_A1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal init_mode_i_1_n_0 : STD_LOGIC;
  signal init_mode_reg_n_0 : STD_LOGIC;
  signal main_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \main_state__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \rd_en0__0\ : STD_LOGIC;
  signal reg_risingEdge_impCheck : STD_LOGIC;
  signal \result_A1[15]_i_1_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[10]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[11]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[12]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[13]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[14]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[15]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[7]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[8]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[9]\ : STD_LOGIC;
  signal result_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_A1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rhd_data_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rhd_data_out[0]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[9]\ : STD_LOGIC;
  signal rhd_valid_out : STD_LOGIC;
  signal rhd_valid_out_i_2_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_3_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_4_n_0 : STD_LOGIC;
  signal rhd_valid_out_reg_n_0 : STD_LOGIC;
  signal \^s00_axi_aresetn_0\ : STD_LOGIC;
  signal srst0 : STD_LOGIC;
  signal timestamp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \timestamp[10]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[13]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[15]_i_1_n_0\ : STD_LOGIC;
  signal \timestamp[15]_i_3_n_0\ : STD_LOGIC;
  signal \timestamp[15]_i_4_n_0\ : STD_LOGIC;
  signal \timestamp[4]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[5]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[8]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[9]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tlast_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal tlast_flag_bit : STD_LOGIC;
  signal valid_fifo_out : STD_LOGIC;
  signal wr_en0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_2_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_3_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_4_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_5_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_6_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_7_n_0 : STD_LOGIC;
  signal NLW_fifo_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CS_b_i_2 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of CS_b_i_3 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of CS_b_i_4 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \FSM_sequential_main_state[6]_i_4\ : label is "soft_lutpair147";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__0\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__1\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__2\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__3\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__4\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__0\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__1\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__2\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__3\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__0\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__1\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__2\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__0\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__0\ : label is "FSM_sequential_main_state_reg[6]";
  attribute SOFT_HLUTNM of \MOSI_cmd[15]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of MOSI_i_10 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of MOSI_i_11 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of MOSI_i_12 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of MOSI_i_13 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ZCheck_channel[1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ZCheck_channel[2]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \ZCheck_channel[3]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ZCheck_channel[4]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ZCheck_channel[5]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ZCheck_cmd_1[14]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ZCheck_cmd_1[6]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[15]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[6]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[7]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ZCheck_command_count[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ZCheck_command_count[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ZCheck_run_i_5 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of ZCheck_run_i_6 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[4]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[5]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[5]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[7]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \channel[0]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \channel[1]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \channel[2]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \channel[4]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \channel[4]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \channel[5]_i_2\ : label is "soft_lutpair196";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of fifo_inst : label is "fifo_generator_v13_2_8,Vivado 2023.1";
  attribute SOFT_HLUTNM of fifo_inst_i_3 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \in4x_A1[10]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \in4x_A1[11]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \in4x_A1[11]_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \in4x_A1[20]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \in4x_A1[21]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \in4x_A1[22]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \in4x_A1[23]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \in4x_A1[24]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \in4x_A1[25]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \in4x_A1[26]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \in4x_A1[27]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \in4x_A1[2]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \in4x_A1[36]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \in4x_A1[37]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \in4x_A1[38]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \in4x_A1[39]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \in4x_A1[3]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \in4x_A1[40]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \in4x_A1[41]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \in4x_A1[42]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \in4x_A1[43]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \in4x_A1[4]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \in4x_A1[52]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \in4x_A1[53]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \in4x_A1[54]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \in4x_A1[54]_i_3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \in4x_A1[55]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \in4x_A1[55]_i_3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \in4x_A1[56]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \in4x_A1[57]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \in4x_A1[58]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \in4x_A1[59]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \in4x_A1[59]_i_3\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \in4x_A1[5]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \in4x_A1[64]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \in4x_A1[68]_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \in4x_A1[69]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \in4x_A1[6]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \in4x_A1[70]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \in4x_A1[70]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \in4x_A1[71]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \in4x_A1[72]_i_2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \in4x_A1[72]_i_3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \in4x_A1[73]_i_2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \in4x_A1[73]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \in4x_A1[7]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \in4x_A1[7]_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \in4x_A1[8]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \in4x_A1[9]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \in4x_A2[10]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \in4x_A2[11]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \in4x_A2[44]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \in4x_A2[57]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \in4x_A2[58]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \in4x_A2[59]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \in4x_A2[61]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \in4x_A2[62]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \in4x_A2[65]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \in4x_A2[66]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \in4x_A2[67]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \in4x_A2[68]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \in4x_A2[70]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \in4x_A2[72]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \in4x_A2[73]_i_2\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \in4x_A2[8]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \in4x_A2[9]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \in4x_B1[10]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \in4x_B1[11]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \in4x_B1[44]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \in4x_B1[57]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \in4x_B1[61]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \in4x_B1[62]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \in4x_B1[64]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \in4x_B1[65]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \in4x_B1[67]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \in4x_B1[68]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \in4x_B1[69]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \in4x_B1[70]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \in4x_B1[72]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \in4x_B1[73]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \in4x_B1[8]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \in4x_B1[9]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \in4x_B2[10]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \in4x_B2[11]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \in4x_B2[20]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \in4x_B2[21]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \in4x_B2[22]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \in4x_B2[23]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \in4x_B2[24]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \in4x_B2[25]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \in4x_B2[26]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \in4x_B2[27]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \in4x_B2[2]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \in4x_B2[36]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \in4x_B2[37]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \in4x_B2[38]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \in4x_B2[39]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \in4x_B2[3]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \in4x_B2[40]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \in4x_B2[41]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \in4x_B2[42]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \in4x_B2[43]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \in4x_B2[4]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \in4x_B2[52]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \in4x_B2[53]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \in4x_B2[54]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \in4x_B2[55]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \in4x_B2[56]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \in4x_B2[57]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \in4x_B2[58]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \in4x_B2[59]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \in4x_B2[5]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \in4x_B2[64]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \in4x_B2[69]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \in4x_B2[6]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \in4x_B2[70]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \in4x_B2[71]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \in4x_B2[72]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \in4x_B2[73]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \in4x_B2[7]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \in4x_B2[8]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \in4x_B2[9]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \in4x_C1[10]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \in4x_C1[11]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \in4x_C1[44]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \in4x_C1[57]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \in4x_C1[61]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \in4x_C1[62]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \in4x_C1[64]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \in4x_C1[65]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \in4x_C1[67]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \in4x_C1[68]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \in4x_C1[69]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \in4x_C1[70]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \in4x_C1[72]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \in4x_C1[73]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \in4x_C1[8]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \in4x_C1[9]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \in4x_C2[10]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \in4x_C2[11]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \in4x_C2[20]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \in4x_C2[21]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \in4x_C2[22]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \in4x_C2[23]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \in4x_C2[24]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \in4x_C2[25]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \in4x_C2[26]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \in4x_C2[27]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \in4x_C2[2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \in4x_C2[36]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \in4x_C2[37]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \in4x_C2[38]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \in4x_C2[39]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \in4x_C2[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \in4x_C2[40]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \in4x_C2[41]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \in4x_C2[42]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \in4x_C2[43]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \in4x_C2[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \in4x_C2[52]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \in4x_C2[53]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \in4x_C2[54]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \in4x_C2[55]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \in4x_C2[56]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \in4x_C2[57]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \in4x_C2[58]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \in4x_C2[59]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \in4x_C2[5]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \in4x_C2[64]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \in4x_C2[69]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \in4x_C2[6]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \in4x_C2[70]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \in4x_C2[71]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \in4x_C2[72]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \in4x_C2[73]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \in4x_C2[7]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \in4x_C2[8]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \in4x_C2[9]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \in4x_D1[10]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \in4x_D1[11]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \in4x_D1[44]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \in4x_D1[57]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \in4x_D1[61]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \in4x_D1[62]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \in4x_D1[64]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \in4x_D1[65]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \in4x_D1[67]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \in4x_D1[68]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \in4x_D1[69]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \in4x_D1[70]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \in4x_D1[72]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \in4x_D1[73]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \in4x_D1[8]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \in4x_D1[9]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \in4x_D2[10]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \in4x_D2[11]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \in4x_D2[44]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \in4x_D2[57]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \in4x_D2[61]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \in4x_D2[64]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \in4x_D2[65]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \in4x_D2[67]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \in4x_D2[68]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \in4x_D2[69]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \in4x_D2[72]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \in4x_D2[73]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \in4x_D2[8]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \in4x_E1[10]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \in4x_E1[11]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \in4x_E1[44]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \in4x_E1[57]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \in4x_E1[61]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \in4x_E1[62]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \in4x_E1[64]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \in4x_E1[65]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \in4x_E1[67]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \in4x_E1[68]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \in4x_E1[69]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \in4x_E1[70]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \in4x_E1[72]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \in4x_E1[73]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \in4x_E1[8]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \in4x_E1[9]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \in4x_E2[10]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \in4x_E2[11]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \in4x_E2[20]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \in4x_E2[21]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \in4x_E2[22]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \in4x_E2[23]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \in4x_E2[24]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \in4x_E2[25]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \in4x_E2[26]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \in4x_E2[27]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \in4x_E2[2]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \in4x_E2[36]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \in4x_E2[37]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \in4x_E2[38]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \in4x_E2[39]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \in4x_E2[3]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \in4x_E2[40]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \in4x_E2[41]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \in4x_E2[42]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \in4x_E2[43]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \in4x_E2[4]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \in4x_E2[52]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \in4x_E2[53]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \in4x_E2[54]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \in4x_E2[55]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \in4x_E2[56]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \in4x_E2[57]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \in4x_E2[58]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \in4x_E2[59]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \in4x_E2[5]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \in4x_E2[64]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \in4x_E2[65]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \in4x_E2[69]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \in4x_E2[6]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \in4x_E2[70]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \in4x_E2[71]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \in4x_E2[72]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \in4x_E2[73]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \in4x_E2[7]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \in4x_E2[8]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \in4x_E2[9]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \in4x_F1[10]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \in4x_F1[11]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \in4x_F1[20]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \in4x_F1[21]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \in4x_F1[22]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \in4x_F1[23]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \in4x_F1[24]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \in4x_F1[25]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \in4x_F1[26]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \in4x_F1[27]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \in4x_F1[2]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \in4x_F1[36]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \in4x_F1[37]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \in4x_F1[38]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \in4x_F1[39]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \in4x_F1[3]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \in4x_F1[40]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \in4x_F1[41]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \in4x_F1[42]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \in4x_F1[43]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \in4x_F1[4]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \in4x_F1[52]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \in4x_F1[53]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \in4x_F1[54]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \in4x_F1[55]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \in4x_F1[56]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \in4x_F1[57]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \in4x_F1[58]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \in4x_F1[59]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \in4x_F1[5]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \in4x_F1[64]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \in4x_F1[65]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \in4x_F1[6]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \in4x_F1[70]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \in4x_F1[71]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \in4x_F1[72]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \in4x_F1[73]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \in4x_F1[7]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \in4x_F1[8]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \in4x_F1[9]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \in4x_F2[10]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \in4x_F2[11]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \in4x_F2[20]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \in4x_F2[21]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \in4x_F2[22]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \in4x_F2[23]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \in4x_F2[24]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \in4x_F2[25]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \in4x_F2[26]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \in4x_F2[27]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \in4x_F2[2]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \in4x_F2[36]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \in4x_F2[37]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \in4x_F2[38]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \in4x_F2[39]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \in4x_F2[3]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \in4x_F2[40]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \in4x_F2[41]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \in4x_F2[42]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \in4x_F2[43]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \in4x_F2[4]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \in4x_F2[52]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \in4x_F2[53]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \in4x_F2[54]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \in4x_F2[55]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \in4x_F2[56]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \in4x_F2[57]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \in4x_F2[58]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \in4x_F2[59]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \in4x_F2[5]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \in4x_F2[64]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \in4x_F2[69]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \in4x_F2[6]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \in4x_F2[70]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \in4x_F2[71]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \in4x_F2[72]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \in4x_F2[73]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \in4x_F2[7]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \in4x_F2[8]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \in4x_F2[9]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \in4x_G1[10]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \in4x_G1[11]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \in4x_G1[20]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \in4x_G1[21]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \in4x_G1[22]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \in4x_G1[23]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \in4x_G1[24]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \in4x_G1[25]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \in4x_G1[26]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \in4x_G1[27]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \in4x_G1[2]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \in4x_G1[36]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \in4x_G1[37]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \in4x_G1[38]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \in4x_G1[39]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \in4x_G1[3]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \in4x_G1[40]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \in4x_G1[41]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \in4x_G1[42]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \in4x_G1[43]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \in4x_G1[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \in4x_G1[52]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \in4x_G1[53]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \in4x_G1[54]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \in4x_G1[55]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \in4x_G1[56]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \in4x_G1[57]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \in4x_G1[58]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \in4x_G1[59]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \in4x_G1[5]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \in4x_G1[64]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \in4x_G1[69]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \in4x_G1[6]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \in4x_G1[70]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \in4x_G1[71]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \in4x_G1[72]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \in4x_G1[73]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \in4x_G1[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \in4x_G1[8]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \in4x_G1[9]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \in4x_G2[2]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \in4x_G2[3]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \in4x_G2[44]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \in4x_G2[60]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \in4x_G2[64]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \in4x_G2[65]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \in4x_G2[68]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \in4x_G2[69]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \in4x_G2[70]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \in4x_G2[71]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \in4x_G2[72]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \in4x_G2[73]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \in4x_H1[2]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \in4x_H1[3]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \in4x_H1[44]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \in4x_H1[60]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \in4x_H1[64]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \in4x_H1[65]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \in4x_H1[68]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \in4x_H1[69]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \in4x_H1[70]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \in4x_H1[71]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \in4x_H1[72]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \in4x_H1[73]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \in4x_H2[2]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \in4x_H2[3]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \in4x_H2[44]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \in4x_H2[60]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \in4x_H2[64]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \in4x_H2[65]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \in4x_H2[68]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \in4x_H2[69]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \in4x_H2[70]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \in4x_H2[71]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \in4x_H2[72]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \in4x_H2[73]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \result_A1[15]_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rhd_data_out[13]_i_17\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \rhd_data_out[8]_i_9\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rhd_data_out[9]_i_9\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \timestamp[0]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \timestamp[10]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \timestamp[10]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \timestamp[11]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \timestamp[12]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \timestamp[14]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \timestamp[15]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \timestamp[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \timestamp[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \timestamp[4]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \timestamp[5]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \timestamp[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \timestamp[7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \timestamp[9]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tlast_cnt[0]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \tlast_cnt[1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \tlast_cnt[2]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \tlast_cnt[3]_i_2\ : label is "soft_lutpair224";
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of xpm_cdc_1bit_inst_1 : label is "xpm_cdc_1bit.hwdef";
  attribute HW_HANDOFF of xpm_cdc_1bit_inst_2 : label is "xpm_cdc_1bit.hwdef";
  attribute HW_HANDOFF of xpm_cdc_5bit_inst_3 : label is "xpm_cdc_1bit.hwdef";
begin
  FIFO_rstn <= \^fifo_rstn\;
  MOSI2 <= \^mosi2\;
  s00_axi_aresetn_0 <= \^s00_axi_aresetn_0\;
CS_b_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => CS_b_i_2_n_0,
      I1 => main_state(6),
      I2 => CS_b_i_3_n_0,
      I3 => main_state(4),
      I4 => CS_b_i_4_n_0,
      I5 => main_state(5),
      O => CS_b_i_1_n_0
    );
CS_b_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => main_state(4),
      O => CS_b_i_2_n_0
    );
CS_b_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => CS_b_i_3_n_0
    );
CS_b_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => CS_b_i_4_n_0
    );
CS_b_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => CS_b_i_1_n_0,
      Q => CS_b,
      S => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \main_state__0\(0)
    );
\FSM_sequential_main_state[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => main_state(4),
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \main_state__0\(1)
    );
\FSM_sequential_main_state[1]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \main_state__0\(2)
    );
\FSM_sequential_main_state[2]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => main_state(3),
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => \main_state__0\(3)
    );
\FSM_sequential_main_state[3]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => main_state(3),
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => \FSM_sequential_main_state[3]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => main_state(3),
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => \FSM_sequential_main_state[3]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => \main_state__0\(4)
    );
\FSM_sequential_main_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => main_state(5),
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state[6]_i_4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \main_state__0\(5)
    );
\FSM_sequential_main_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45FF45AA"
    )
        port map (
      I0 => main_state(5),
      I1 => CS_b_i_4_n_0,
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => \FSM_sequential_main_state[6]_i_3_n_0\,
      O => \FSM_sequential_main_state[6]_i_1_n_0\
    );
\FSM_sequential_main_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000FFFF0000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_4_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => main_state(5),
      I4 => main_state(6),
      I5 => main_state(4),
      O => \main_state__0\(6)
    );
\FSM_sequential_main_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => main_state(0),
      I4 => Q(0),
      I5 => main_state(4),
      O => \FSM_sequential_main_state[6]_i_3_n_0\
    );
\FSM_sequential_main_state[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => main_state(0),
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \FSM_sequential_main_state[6]_i_4_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000FFFF0000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_4_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => main_state(5),
      I4 => main_state(6),
      I5 => main_state(4),
      O => \FSM_sequential_main_state[6]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008000FFFF0000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_4_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => main_state(5),
      I4 => main_state(6),
      I5 => main_state(4),
      O => \FSM_sequential_main_state[6]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(0),
      Q => main_state(0),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(1),
      Q => main_state(1),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(2),
      Q => main_state(2),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(3),
      Q => main_state(3),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(4),
      Q => main_state(4),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(5),
      Q => main_state(5),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(6),
      Q => main_state(6),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
MISO_falling_edge_1: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge
     port map (
      D(15 downto 0) => in_A1(15 downto 0),
      Q(69) => \in4x_A1_reg_n_0_[71]\,
      Q(68) => \in4x_A1_reg_n_0_[70]\,
      Q(67) => \in4x_A1_reg_n_0_[69]\,
      Q(66) => \in4x_A1_reg_n_0_[68]\,
      Q(65) => \in4x_A1_reg_n_0_[67]\,
      Q(64) => \in4x_A1_reg_n_0_[66]\,
      Q(63) => \in4x_A1_reg_n_0_[65]\,
      Q(62) => \in4x_A1_reg_n_0_[64]\,
      Q(61) => \in4x_A1_reg_n_0_[63]\,
      Q(60) => \in4x_A1_reg_n_0_[62]\,
      Q(59) => \in4x_A1_reg_n_0_[61]\,
      Q(58) => \in4x_A1_reg_n_0_[60]\,
      Q(57) => \in4x_A1_reg_n_0_[59]\,
      Q(56) => \in4x_A1_reg_n_0_[58]\,
      Q(55) => \in4x_A1_reg_n_0_[57]\,
      Q(54) => \in4x_A1_reg_n_0_[56]\,
      Q(53) => \in4x_A1_reg_n_0_[55]\,
      Q(52) => \in4x_A1_reg_n_0_[54]\,
      Q(51) => \in4x_A1_reg_n_0_[53]\,
      Q(50) => \in4x_A1_reg_n_0_[52]\,
      Q(49) => \in4x_A1_reg_n_0_[51]\,
      Q(48) => \in4x_A1_reg_n_0_[50]\,
      Q(47) => \in4x_A1_reg_n_0_[49]\,
      Q(46) => \in4x_A1_reg_n_0_[48]\,
      Q(45) => \in4x_A1_reg_n_0_[47]\,
      Q(44) => \in4x_A1_reg_n_0_[46]\,
      Q(43) => \in4x_A1_reg_n_0_[45]\,
      Q(42) => \in4x_A1_reg_n_0_[44]\,
      Q(41) => \in4x_A1_reg_n_0_[43]\,
      Q(40) => \in4x_A1_reg_n_0_[42]\,
      Q(39) => \in4x_A1_reg_n_0_[41]\,
      Q(38) => \in4x_A1_reg_n_0_[40]\,
      Q(37) => \in4x_A1_reg_n_0_[39]\,
      Q(36) => \in4x_A1_reg_n_0_[38]\,
      Q(35) => \in4x_A1_reg_n_0_[37]\,
      Q(34) => \in4x_A1_reg_n_0_[36]\,
      Q(33) => \in4x_A1_reg_n_0_[35]\,
      Q(32) => \in4x_A1_reg_n_0_[34]\,
      Q(31) => \in4x_A1_reg_n_0_[33]\,
      Q(30) => \in4x_A1_reg_n_0_[32]\,
      Q(29) => \in4x_A1_reg_n_0_[31]\,
      Q(28) => \in4x_A1_reg_n_0_[30]\,
      Q(27) => \in4x_A1_reg_n_0_[29]\,
      Q(26) => \in4x_A1_reg_n_0_[28]\,
      Q(25) => \in4x_A1_reg_n_0_[27]\,
      Q(24) => \in4x_A1_reg_n_0_[26]\,
      Q(23) => \in4x_A1_reg_n_0_[25]\,
      Q(22) => \in4x_A1_reg_n_0_[24]\,
      Q(21) => \in4x_A1_reg_n_0_[23]\,
      Q(20) => \in4x_A1_reg_n_0_[22]\,
      Q(19) => \in4x_A1_reg_n_0_[21]\,
      Q(18) => \in4x_A1_reg_n_0_[20]\,
      Q(17) => \in4x_A1_reg_n_0_[19]\,
      Q(16) => \in4x_A1_reg_n_0_[18]\,
      Q(15) => \in4x_A1_reg_n_0_[17]\,
      Q(14) => \in4x_A1_reg_n_0_[16]\,
      Q(13) => \in4x_A1_reg_n_0_[15]\,
      Q(12) => \in4x_A1_reg_n_0_[14]\,
      Q(11) => \in4x_A1_reg_n_0_[13]\,
      Q(10) => \in4x_A1_reg_n_0_[12]\,
      Q(9) => \in4x_A1_reg_n_0_[11]\,
      Q(8) => \in4x_A1_reg_n_0_[10]\,
      Q(7) => \in4x_A1_reg_n_0_[9]\,
      Q(6) => \in4x_A1_reg_n_0_[8]\,
      Q(5) => \in4x_A1_reg_n_0_[7]\,
      Q(4) => \in4x_A1_reg_n_0_[6]\,
      Q(3) => \in4x_A1_reg_n_0_[5]\,
      Q(2) => \in4x_A1_reg_n_0_[4]\,
      Q(1) => \in4x_A1_reg_n_0_[3]\,
      Q(0) => \in4x_A1_reg_n_0_[2]\,
      \result_A1_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(3 downto 0)
    );
MISO_falling_edge_10: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_0
     port map (
      D(15 downto 0) => in_E2(15 downto 0),
      Q(69) => \in4x_E2_reg_n_0_[71]\,
      Q(68) => \in4x_E2_reg_n_0_[70]\,
      Q(67) => \in4x_E2_reg_n_0_[69]\,
      Q(66) => \in4x_E2_reg_n_0_[68]\,
      Q(65) => \in4x_E2_reg_n_0_[67]\,
      Q(64) => \in4x_E2_reg_n_0_[66]\,
      Q(63) => \in4x_E2_reg_n_0_[65]\,
      Q(62) => \in4x_E2_reg_n_0_[64]\,
      Q(61) => \in4x_E2_reg_n_0_[63]\,
      Q(60) => \in4x_E2_reg_n_0_[62]\,
      Q(59) => \in4x_E2_reg_n_0_[61]\,
      Q(58) => \in4x_E2_reg_n_0_[60]\,
      Q(57) => \in4x_E2_reg_n_0_[59]\,
      Q(56) => \in4x_E2_reg_n_0_[58]\,
      Q(55) => \in4x_E2_reg_n_0_[57]\,
      Q(54) => \in4x_E2_reg_n_0_[56]\,
      Q(53) => \in4x_E2_reg_n_0_[55]\,
      Q(52) => \in4x_E2_reg_n_0_[54]\,
      Q(51) => \in4x_E2_reg_n_0_[53]\,
      Q(50) => \in4x_E2_reg_n_0_[52]\,
      Q(49) => \in4x_E2_reg_n_0_[51]\,
      Q(48) => \in4x_E2_reg_n_0_[50]\,
      Q(47) => \in4x_E2_reg_n_0_[49]\,
      Q(46) => \in4x_E2_reg_n_0_[48]\,
      Q(45) => \in4x_E2_reg_n_0_[47]\,
      Q(44) => \in4x_E2_reg_n_0_[46]\,
      Q(43) => \in4x_E2_reg_n_0_[45]\,
      Q(42) => \in4x_E2_reg_n_0_[44]\,
      Q(41) => \in4x_E2_reg_n_0_[43]\,
      Q(40) => \in4x_E2_reg_n_0_[42]\,
      Q(39) => \in4x_E2_reg_n_0_[41]\,
      Q(38) => \in4x_E2_reg_n_0_[40]\,
      Q(37) => \in4x_E2_reg_n_0_[39]\,
      Q(36) => \in4x_E2_reg_n_0_[38]\,
      Q(35) => \in4x_E2_reg_n_0_[37]\,
      Q(34) => \in4x_E2_reg_n_0_[36]\,
      Q(33) => \in4x_E2_reg_n_0_[35]\,
      Q(32) => \in4x_E2_reg_n_0_[34]\,
      Q(31) => \in4x_E2_reg_n_0_[33]\,
      Q(30) => \in4x_E2_reg_n_0_[32]\,
      Q(29) => \in4x_E2_reg_n_0_[31]\,
      Q(28) => \in4x_E2_reg_n_0_[30]\,
      Q(27) => \in4x_E2_reg_n_0_[29]\,
      Q(26) => \in4x_E2_reg_n_0_[28]\,
      Q(25) => \in4x_E2_reg_n_0_[27]\,
      Q(24) => \in4x_E2_reg_n_0_[26]\,
      Q(23) => \in4x_E2_reg_n_0_[25]\,
      Q(22) => \in4x_E2_reg_n_0_[24]\,
      Q(21) => \in4x_E2_reg_n_0_[23]\,
      Q(20) => \in4x_E2_reg_n_0_[22]\,
      Q(19) => \in4x_E2_reg_n_0_[21]\,
      Q(18) => \in4x_E2_reg_n_0_[20]\,
      Q(17) => \in4x_E2_reg_n_0_[19]\,
      Q(16) => \in4x_E2_reg_n_0_[18]\,
      Q(15) => \in4x_E2_reg_n_0_[17]\,
      Q(14) => \in4x_E2_reg_n_0_[16]\,
      Q(13) => \in4x_E2_reg_n_0_[15]\,
      Q(12) => \in4x_E2_reg_n_0_[14]\,
      Q(11) => \in4x_E2_reg_n_0_[13]\,
      Q(10) => \in4x_E2_reg_n_0_[12]\,
      Q(9) => \in4x_E2_reg_n_0_[11]\,
      Q(8) => \in4x_E2_reg_n_0_[10]\,
      Q(7) => \in4x_E2_reg_n_0_[9]\,
      Q(6) => \in4x_E2_reg_n_0_[8]\,
      Q(5) => \in4x_E2_reg_n_0_[7]\,
      Q(4) => \in4x_E2_reg_n_0_[6]\,
      Q(3) => \in4x_E2_reg_n_0_[5]\,
      Q(2) => \in4x_E2_reg_n_0_[4]\,
      Q(1) => \in4x_E2_reg_n_0_[3]\,
      Q(0) => \in4x_E2_reg_n_0_[2]\,
      \result_E2_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(19 downto 16)
    );
MISO_falling_edge_11: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_1
     port map (
      D(15 downto 0) => in_F1(15 downto 0),
      Q(69) => \in4x_F1_reg_n_0_[71]\,
      Q(68) => \in4x_F1_reg_n_0_[70]\,
      Q(67) => \in4x_F1_reg_n_0_[69]\,
      Q(66) => \in4x_F1_reg_n_0_[68]\,
      Q(65) => \in4x_F1_reg_n_0_[67]\,
      Q(64) => \in4x_F1_reg_n_0_[66]\,
      Q(63) => \in4x_F1_reg_n_0_[65]\,
      Q(62) => \in4x_F1_reg_n_0_[64]\,
      Q(61) => \in4x_F1_reg_n_0_[63]\,
      Q(60) => \in4x_F1_reg_n_0_[62]\,
      Q(59) => \in4x_F1_reg_n_0_[61]\,
      Q(58) => \in4x_F1_reg_n_0_[60]\,
      Q(57) => \in4x_F1_reg_n_0_[59]\,
      Q(56) => \in4x_F1_reg_n_0_[58]\,
      Q(55) => \in4x_F1_reg_n_0_[57]\,
      Q(54) => \in4x_F1_reg_n_0_[56]\,
      Q(53) => \in4x_F1_reg_n_0_[55]\,
      Q(52) => \in4x_F1_reg_n_0_[54]\,
      Q(51) => \in4x_F1_reg_n_0_[53]\,
      Q(50) => \in4x_F1_reg_n_0_[52]\,
      Q(49) => \in4x_F1_reg_n_0_[51]\,
      Q(48) => \in4x_F1_reg_n_0_[50]\,
      Q(47) => \in4x_F1_reg_n_0_[49]\,
      Q(46) => \in4x_F1_reg_n_0_[48]\,
      Q(45) => \in4x_F1_reg_n_0_[47]\,
      Q(44) => \in4x_F1_reg_n_0_[46]\,
      Q(43) => \in4x_F1_reg_n_0_[45]\,
      Q(42) => \in4x_F1_reg_n_0_[44]\,
      Q(41) => \in4x_F1_reg_n_0_[43]\,
      Q(40) => \in4x_F1_reg_n_0_[42]\,
      Q(39) => \in4x_F1_reg_n_0_[41]\,
      Q(38) => \in4x_F1_reg_n_0_[40]\,
      Q(37) => \in4x_F1_reg_n_0_[39]\,
      Q(36) => \in4x_F1_reg_n_0_[38]\,
      Q(35) => \in4x_F1_reg_n_0_[37]\,
      Q(34) => \in4x_F1_reg_n_0_[36]\,
      Q(33) => \in4x_F1_reg_n_0_[35]\,
      Q(32) => \in4x_F1_reg_n_0_[34]\,
      Q(31) => \in4x_F1_reg_n_0_[33]\,
      Q(30) => \in4x_F1_reg_n_0_[32]\,
      Q(29) => \in4x_F1_reg_n_0_[31]\,
      Q(28) => \in4x_F1_reg_n_0_[30]\,
      Q(27) => \in4x_F1_reg_n_0_[29]\,
      Q(26) => \in4x_F1_reg_n_0_[28]\,
      Q(25) => \in4x_F1_reg_n_0_[27]\,
      Q(24) => \in4x_F1_reg_n_0_[26]\,
      Q(23) => \in4x_F1_reg_n_0_[25]\,
      Q(22) => \in4x_F1_reg_n_0_[24]\,
      Q(21) => \in4x_F1_reg_n_0_[23]\,
      Q(20) => \in4x_F1_reg_n_0_[22]\,
      Q(19) => \in4x_F1_reg_n_0_[21]\,
      Q(18) => \in4x_F1_reg_n_0_[20]\,
      Q(17) => \in4x_F1_reg_n_0_[19]\,
      Q(16) => \in4x_F1_reg_n_0_[18]\,
      Q(15) => \in4x_F1_reg_n_0_[17]\,
      Q(14) => \in4x_F1_reg_n_0_[16]\,
      Q(13) => \in4x_F1_reg_n_0_[15]\,
      Q(12) => \in4x_F1_reg_n_0_[14]\,
      Q(11) => \in4x_F1_reg_n_0_[13]\,
      Q(10) => \in4x_F1_reg_n_0_[12]\,
      Q(9) => \in4x_F1_reg_n_0_[11]\,
      Q(8) => \in4x_F1_reg_n_0_[10]\,
      Q(7) => \in4x_F1_reg_n_0_[9]\,
      Q(6) => \in4x_F1_reg_n_0_[8]\,
      Q(5) => \in4x_F1_reg_n_0_[7]\,
      Q(4) => \in4x_F1_reg_n_0_[6]\,
      Q(3) => \in4x_F1_reg_n_0_[5]\,
      Q(2) => \in4x_F1_reg_n_0_[4]\,
      Q(1) => \in4x_F1_reg_n_0_[3]\,
      Q(0) => \in4x_F1_reg_n_0_[2]\,
      \result_F1_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(23 downto 20)
    );
MISO_falling_edge_12: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_2
     port map (
      D(15 downto 0) => in_F2(15 downto 0),
      Q(69) => \in4x_F2_reg_n_0_[71]\,
      Q(68) => \in4x_F2_reg_n_0_[70]\,
      Q(67) => \in4x_F2_reg_n_0_[69]\,
      Q(66) => \in4x_F2_reg_n_0_[68]\,
      Q(65) => \in4x_F2_reg_n_0_[67]\,
      Q(64) => \in4x_F2_reg_n_0_[66]\,
      Q(63) => \in4x_F2_reg_n_0_[65]\,
      Q(62) => \in4x_F2_reg_n_0_[64]\,
      Q(61) => \in4x_F2_reg_n_0_[63]\,
      Q(60) => \in4x_F2_reg_n_0_[62]\,
      Q(59) => \in4x_F2_reg_n_0_[61]\,
      Q(58) => \in4x_F2_reg_n_0_[60]\,
      Q(57) => \in4x_F2_reg_n_0_[59]\,
      Q(56) => \in4x_F2_reg_n_0_[58]\,
      Q(55) => \in4x_F2_reg_n_0_[57]\,
      Q(54) => \in4x_F2_reg_n_0_[56]\,
      Q(53) => \in4x_F2_reg_n_0_[55]\,
      Q(52) => \in4x_F2_reg_n_0_[54]\,
      Q(51) => \in4x_F2_reg_n_0_[53]\,
      Q(50) => \in4x_F2_reg_n_0_[52]\,
      Q(49) => \in4x_F2_reg_n_0_[51]\,
      Q(48) => \in4x_F2_reg_n_0_[50]\,
      Q(47) => \in4x_F2_reg_n_0_[49]\,
      Q(46) => \in4x_F2_reg_n_0_[48]\,
      Q(45) => \in4x_F2_reg_n_0_[47]\,
      Q(44) => \in4x_F2_reg_n_0_[46]\,
      Q(43) => \in4x_F2_reg_n_0_[45]\,
      Q(42) => \in4x_F2_reg_n_0_[44]\,
      Q(41) => \in4x_F2_reg_n_0_[43]\,
      Q(40) => \in4x_F2_reg_n_0_[42]\,
      Q(39) => \in4x_F2_reg_n_0_[41]\,
      Q(38) => \in4x_F2_reg_n_0_[40]\,
      Q(37) => \in4x_F2_reg_n_0_[39]\,
      Q(36) => \in4x_F2_reg_n_0_[38]\,
      Q(35) => \in4x_F2_reg_n_0_[37]\,
      Q(34) => \in4x_F2_reg_n_0_[36]\,
      Q(33) => \in4x_F2_reg_n_0_[35]\,
      Q(32) => \in4x_F2_reg_n_0_[34]\,
      Q(31) => \in4x_F2_reg_n_0_[33]\,
      Q(30) => \in4x_F2_reg_n_0_[32]\,
      Q(29) => \in4x_F2_reg_n_0_[31]\,
      Q(28) => \in4x_F2_reg_n_0_[30]\,
      Q(27) => \in4x_F2_reg_n_0_[29]\,
      Q(26) => \in4x_F2_reg_n_0_[28]\,
      Q(25) => \in4x_F2_reg_n_0_[27]\,
      Q(24) => \in4x_F2_reg_n_0_[26]\,
      Q(23) => \in4x_F2_reg_n_0_[25]\,
      Q(22) => \in4x_F2_reg_n_0_[24]\,
      Q(21) => \in4x_F2_reg_n_0_[23]\,
      Q(20) => \in4x_F2_reg_n_0_[22]\,
      Q(19) => \in4x_F2_reg_n_0_[21]\,
      Q(18) => \in4x_F2_reg_n_0_[20]\,
      Q(17) => \in4x_F2_reg_n_0_[19]\,
      Q(16) => \in4x_F2_reg_n_0_[18]\,
      Q(15) => \in4x_F2_reg_n_0_[17]\,
      Q(14) => \in4x_F2_reg_n_0_[16]\,
      Q(13) => \in4x_F2_reg_n_0_[15]\,
      Q(12) => \in4x_F2_reg_n_0_[14]\,
      Q(11) => \in4x_F2_reg_n_0_[13]\,
      Q(10) => \in4x_F2_reg_n_0_[12]\,
      Q(9) => \in4x_F2_reg_n_0_[11]\,
      Q(8) => \in4x_F2_reg_n_0_[10]\,
      Q(7) => \in4x_F2_reg_n_0_[9]\,
      Q(6) => \in4x_F2_reg_n_0_[8]\,
      Q(5) => \in4x_F2_reg_n_0_[7]\,
      Q(4) => \in4x_F2_reg_n_0_[6]\,
      Q(3) => \in4x_F2_reg_n_0_[5]\,
      Q(2) => \in4x_F2_reg_n_0_[4]\,
      Q(1) => \in4x_F2_reg_n_0_[3]\,
      Q(0) => \in4x_F2_reg_n_0_[2]\,
      \result_F2_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(23 downto 20)
    );
MISO_falling_edge_13: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_3
     port map (
      D(15 downto 0) => in_G1(15 downto 0),
      Q(69) => \in4x_G1_reg_n_0_[71]\,
      Q(68) => \in4x_G1_reg_n_0_[70]\,
      Q(67) => \in4x_G1_reg_n_0_[69]\,
      Q(66) => \in4x_G1_reg_n_0_[68]\,
      Q(65) => \in4x_G1_reg_n_0_[67]\,
      Q(64) => \in4x_G1_reg_n_0_[66]\,
      Q(63) => \in4x_G1_reg_n_0_[65]\,
      Q(62) => \in4x_G1_reg_n_0_[64]\,
      Q(61) => \in4x_G1_reg_n_0_[63]\,
      Q(60) => \in4x_G1_reg_n_0_[62]\,
      Q(59) => \in4x_G1_reg_n_0_[61]\,
      Q(58) => \in4x_G1_reg_n_0_[60]\,
      Q(57) => \in4x_G1_reg_n_0_[59]\,
      Q(56) => \in4x_G1_reg_n_0_[58]\,
      Q(55) => \in4x_G1_reg_n_0_[57]\,
      Q(54) => \in4x_G1_reg_n_0_[56]\,
      Q(53) => \in4x_G1_reg_n_0_[55]\,
      Q(52) => \in4x_G1_reg_n_0_[54]\,
      Q(51) => \in4x_G1_reg_n_0_[53]\,
      Q(50) => \in4x_G1_reg_n_0_[52]\,
      Q(49) => \in4x_G1_reg_n_0_[51]\,
      Q(48) => \in4x_G1_reg_n_0_[50]\,
      Q(47) => \in4x_G1_reg_n_0_[49]\,
      Q(46) => \in4x_G1_reg_n_0_[48]\,
      Q(45) => \in4x_G1_reg_n_0_[47]\,
      Q(44) => \in4x_G1_reg_n_0_[46]\,
      Q(43) => \in4x_G1_reg_n_0_[45]\,
      Q(42) => \in4x_G1_reg_n_0_[44]\,
      Q(41) => \in4x_G1_reg_n_0_[43]\,
      Q(40) => \in4x_G1_reg_n_0_[42]\,
      Q(39) => \in4x_G1_reg_n_0_[41]\,
      Q(38) => \in4x_G1_reg_n_0_[40]\,
      Q(37) => \in4x_G1_reg_n_0_[39]\,
      Q(36) => \in4x_G1_reg_n_0_[38]\,
      Q(35) => \in4x_G1_reg_n_0_[37]\,
      Q(34) => \in4x_G1_reg_n_0_[36]\,
      Q(33) => \in4x_G1_reg_n_0_[35]\,
      Q(32) => \in4x_G1_reg_n_0_[34]\,
      Q(31) => \in4x_G1_reg_n_0_[33]\,
      Q(30) => \in4x_G1_reg_n_0_[32]\,
      Q(29) => \in4x_G1_reg_n_0_[31]\,
      Q(28) => \in4x_G1_reg_n_0_[30]\,
      Q(27) => \in4x_G1_reg_n_0_[29]\,
      Q(26) => \in4x_G1_reg_n_0_[28]\,
      Q(25) => \in4x_G1_reg_n_0_[27]\,
      Q(24) => \in4x_G1_reg_n_0_[26]\,
      Q(23) => \in4x_G1_reg_n_0_[25]\,
      Q(22) => \in4x_G1_reg_n_0_[24]\,
      Q(21) => \in4x_G1_reg_n_0_[23]\,
      Q(20) => \in4x_G1_reg_n_0_[22]\,
      Q(19) => \in4x_G1_reg_n_0_[21]\,
      Q(18) => \in4x_G1_reg_n_0_[20]\,
      Q(17) => \in4x_G1_reg_n_0_[19]\,
      Q(16) => \in4x_G1_reg_n_0_[18]\,
      Q(15) => \in4x_G1_reg_n_0_[17]\,
      Q(14) => \in4x_G1_reg_n_0_[16]\,
      Q(13) => \in4x_G1_reg_n_0_[15]\,
      Q(12) => \in4x_G1_reg_n_0_[14]\,
      Q(11) => \in4x_G1_reg_n_0_[13]\,
      Q(10) => \in4x_G1_reg_n_0_[12]\,
      Q(9) => \in4x_G1_reg_n_0_[11]\,
      Q(8) => \in4x_G1_reg_n_0_[10]\,
      Q(7) => \in4x_G1_reg_n_0_[9]\,
      Q(6) => \in4x_G1_reg_n_0_[8]\,
      Q(5) => \in4x_G1_reg_n_0_[7]\,
      Q(4) => \in4x_G1_reg_n_0_[6]\,
      Q(3) => \in4x_G1_reg_n_0_[5]\,
      Q(2) => \in4x_G1_reg_n_0_[4]\,
      Q(1) => \in4x_G1_reg_n_0_[3]\,
      Q(0) => \in4x_G1_reg_n_0_[2]\,
      \result_G1_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(27 downto 24)
    );
MISO_falling_edge_14: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_4
     port map (
      D(15 downto 0) => in_G2(15 downto 0),
      Q(69) => \in4x_G2_reg_n_0_[71]\,
      Q(68) => \in4x_G2_reg_n_0_[70]\,
      Q(67) => \in4x_G2_reg_n_0_[69]\,
      Q(66) => \in4x_G2_reg_n_0_[68]\,
      Q(65) => \in4x_G2_reg_n_0_[67]\,
      Q(64) => \in4x_G2_reg_n_0_[66]\,
      Q(63) => \in4x_G2_reg_n_0_[65]\,
      Q(62) => \in4x_G2_reg_n_0_[64]\,
      Q(61) => \in4x_G2_reg_n_0_[63]\,
      Q(60) => \in4x_G2_reg_n_0_[62]\,
      Q(59) => \in4x_G2_reg_n_0_[61]\,
      Q(58) => \in4x_G2_reg_n_0_[60]\,
      Q(57) => \in4x_G2_reg_n_0_[59]\,
      Q(56) => \in4x_G2_reg_n_0_[58]\,
      Q(55) => \in4x_G2_reg_n_0_[57]\,
      Q(54) => \in4x_G2_reg_n_0_[56]\,
      Q(53) => \in4x_G2_reg_n_0_[55]\,
      Q(52) => \in4x_G2_reg_n_0_[54]\,
      Q(51) => \in4x_G2_reg_n_0_[53]\,
      Q(50) => \in4x_G2_reg_n_0_[52]\,
      Q(49) => \in4x_G2_reg_n_0_[51]\,
      Q(48) => \in4x_G2_reg_n_0_[50]\,
      Q(47) => \in4x_G2_reg_n_0_[49]\,
      Q(46) => \in4x_G2_reg_n_0_[48]\,
      Q(45) => \in4x_G2_reg_n_0_[47]\,
      Q(44) => \in4x_G2_reg_n_0_[46]\,
      Q(43) => \in4x_G2_reg_n_0_[45]\,
      Q(42) => \in4x_G2_reg_n_0_[44]\,
      Q(41) => \in4x_G2_reg_n_0_[43]\,
      Q(40) => \in4x_G2_reg_n_0_[42]\,
      Q(39) => \in4x_G2_reg_n_0_[41]\,
      Q(38) => \in4x_G2_reg_n_0_[40]\,
      Q(37) => \in4x_G2_reg_n_0_[39]\,
      Q(36) => \in4x_G2_reg_n_0_[38]\,
      Q(35) => \in4x_G2_reg_n_0_[37]\,
      Q(34) => \in4x_G2_reg_n_0_[36]\,
      Q(33) => \in4x_G2_reg_n_0_[35]\,
      Q(32) => \in4x_G2_reg_n_0_[34]\,
      Q(31) => \in4x_G2_reg_n_0_[33]\,
      Q(30) => \in4x_G2_reg_n_0_[32]\,
      Q(29) => \in4x_G2_reg_n_0_[31]\,
      Q(28) => \in4x_G2_reg_n_0_[30]\,
      Q(27) => \in4x_G2_reg_n_0_[29]\,
      Q(26) => \in4x_G2_reg_n_0_[28]\,
      Q(25) => \in4x_G2_reg_n_0_[27]\,
      Q(24) => \in4x_G2_reg_n_0_[26]\,
      Q(23) => \in4x_G2_reg_n_0_[25]\,
      Q(22) => \in4x_G2_reg_n_0_[24]\,
      Q(21) => \in4x_G2_reg_n_0_[23]\,
      Q(20) => \in4x_G2_reg_n_0_[22]\,
      Q(19) => \in4x_G2_reg_n_0_[21]\,
      Q(18) => \in4x_G2_reg_n_0_[20]\,
      Q(17) => \in4x_G2_reg_n_0_[19]\,
      Q(16) => \in4x_G2_reg_n_0_[18]\,
      Q(15) => \in4x_G2_reg_n_0_[17]\,
      Q(14) => \in4x_G2_reg_n_0_[16]\,
      Q(13) => \in4x_G2_reg_n_0_[15]\,
      Q(12) => \in4x_G2_reg_n_0_[14]\,
      Q(11) => \in4x_G2_reg_n_0_[13]\,
      Q(10) => \in4x_G2_reg_n_0_[12]\,
      Q(9) => \in4x_G2_reg_n_0_[11]\,
      Q(8) => \in4x_G2_reg_n_0_[10]\,
      Q(7) => \in4x_G2_reg_n_0_[9]\,
      Q(6) => \in4x_G2_reg_n_0_[8]\,
      Q(5) => \in4x_G2_reg_n_0_[7]\,
      Q(4) => \in4x_G2_reg_n_0_[6]\,
      Q(3) => \in4x_G2_reg_n_0_[5]\,
      Q(2) => \in4x_G2_reg_n_0_[4]\,
      Q(1) => \in4x_G2_reg_n_0_[3]\,
      Q(0) => \in4x_G2_reg_n_0_[2]\,
      \result_G2_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(27 downto 24)
    );
MISO_falling_edge_15: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_5
     port map (
      D(15 downto 0) => in_H1(15 downto 0),
      Q(69) => \in4x_H1_reg_n_0_[71]\,
      Q(68) => \in4x_H1_reg_n_0_[70]\,
      Q(67) => \in4x_H1_reg_n_0_[69]\,
      Q(66) => \in4x_H1_reg_n_0_[68]\,
      Q(65) => \in4x_H1_reg_n_0_[67]\,
      Q(64) => \in4x_H1_reg_n_0_[66]\,
      Q(63) => \in4x_H1_reg_n_0_[65]\,
      Q(62) => \in4x_H1_reg_n_0_[64]\,
      Q(61) => \in4x_H1_reg_n_0_[63]\,
      Q(60) => \in4x_H1_reg_n_0_[62]\,
      Q(59) => \in4x_H1_reg_n_0_[61]\,
      Q(58) => \in4x_H1_reg_n_0_[60]\,
      Q(57) => \in4x_H1_reg_n_0_[59]\,
      Q(56) => \in4x_H1_reg_n_0_[58]\,
      Q(55) => \in4x_H1_reg_n_0_[57]\,
      Q(54) => \in4x_H1_reg_n_0_[56]\,
      Q(53) => \in4x_H1_reg_n_0_[55]\,
      Q(52) => \in4x_H1_reg_n_0_[54]\,
      Q(51) => \in4x_H1_reg_n_0_[53]\,
      Q(50) => \in4x_H1_reg_n_0_[52]\,
      Q(49) => \in4x_H1_reg_n_0_[51]\,
      Q(48) => \in4x_H1_reg_n_0_[50]\,
      Q(47) => \in4x_H1_reg_n_0_[49]\,
      Q(46) => \in4x_H1_reg_n_0_[48]\,
      Q(45) => \in4x_H1_reg_n_0_[47]\,
      Q(44) => \in4x_H1_reg_n_0_[46]\,
      Q(43) => \in4x_H1_reg_n_0_[45]\,
      Q(42) => \in4x_H1_reg_n_0_[44]\,
      Q(41) => \in4x_H1_reg_n_0_[43]\,
      Q(40) => \in4x_H1_reg_n_0_[42]\,
      Q(39) => \in4x_H1_reg_n_0_[41]\,
      Q(38) => \in4x_H1_reg_n_0_[40]\,
      Q(37) => \in4x_H1_reg_n_0_[39]\,
      Q(36) => \in4x_H1_reg_n_0_[38]\,
      Q(35) => \in4x_H1_reg_n_0_[37]\,
      Q(34) => \in4x_H1_reg_n_0_[36]\,
      Q(33) => \in4x_H1_reg_n_0_[35]\,
      Q(32) => \in4x_H1_reg_n_0_[34]\,
      Q(31) => \in4x_H1_reg_n_0_[33]\,
      Q(30) => \in4x_H1_reg_n_0_[32]\,
      Q(29) => \in4x_H1_reg_n_0_[31]\,
      Q(28) => \in4x_H1_reg_n_0_[30]\,
      Q(27) => \in4x_H1_reg_n_0_[29]\,
      Q(26) => \in4x_H1_reg_n_0_[28]\,
      Q(25) => \in4x_H1_reg_n_0_[27]\,
      Q(24) => \in4x_H1_reg_n_0_[26]\,
      Q(23) => \in4x_H1_reg_n_0_[25]\,
      Q(22) => \in4x_H1_reg_n_0_[24]\,
      Q(21) => \in4x_H1_reg_n_0_[23]\,
      Q(20) => \in4x_H1_reg_n_0_[22]\,
      Q(19) => \in4x_H1_reg_n_0_[21]\,
      Q(18) => \in4x_H1_reg_n_0_[20]\,
      Q(17) => \in4x_H1_reg_n_0_[19]\,
      Q(16) => \in4x_H1_reg_n_0_[18]\,
      Q(15) => \in4x_H1_reg_n_0_[17]\,
      Q(14) => \in4x_H1_reg_n_0_[16]\,
      Q(13) => \in4x_H1_reg_n_0_[15]\,
      Q(12) => \in4x_H1_reg_n_0_[14]\,
      Q(11) => \in4x_H1_reg_n_0_[13]\,
      Q(10) => \in4x_H1_reg_n_0_[12]\,
      Q(9) => \in4x_H1_reg_n_0_[11]\,
      Q(8) => \in4x_H1_reg_n_0_[10]\,
      Q(7) => \in4x_H1_reg_n_0_[9]\,
      Q(6) => \in4x_H1_reg_n_0_[8]\,
      Q(5) => \in4x_H1_reg_n_0_[7]\,
      Q(4) => \in4x_H1_reg_n_0_[6]\,
      Q(3) => \in4x_H1_reg_n_0_[5]\,
      Q(2) => \in4x_H1_reg_n_0_[4]\,
      Q(1) => \in4x_H1_reg_n_0_[3]\,
      Q(0) => \in4x_H1_reg_n_0_[2]\,
      \result_H1_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(31 downto 28)
    );
MISO_falling_edge_16: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_6
     port map (
      D(15 downto 0) => in_H2(15 downto 0),
      Q(69) => \in4x_H2_reg_n_0_[71]\,
      Q(68) => \in4x_H2_reg_n_0_[70]\,
      Q(67) => \in4x_H2_reg_n_0_[69]\,
      Q(66) => \in4x_H2_reg_n_0_[68]\,
      Q(65) => \in4x_H2_reg_n_0_[67]\,
      Q(64) => \in4x_H2_reg_n_0_[66]\,
      Q(63) => \in4x_H2_reg_n_0_[65]\,
      Q(62) => \in4x_H2_reg_n_0_[64]\,
      Q(61) => \in4x_H2_reg_n_0_[63]\,
      Q(60) => \in4x_H2_reg_n_0_[62]\,
      Q(59) => \in4x_H2_reg_n_0_[61]\,
      Q(58) => \in4x_H2_reg_n_0_[60]\,
      Q(57) => \in4x_H2_reg_n_0_[59]\,
      Q(56) => \in4x_H2_reg_n_0_[58]\,
      Q(55) => \in4x_H2_reg_n_0_[57]\,
      Q(54) => \in4x_H2_reg_n_0_[56]\,
      Q(53) => \in4x_H2_reg_n_0_[55]\,
      Q(52) => \in4x_H2_reg_n_0_[54]\,
      Q(51) => \in4x_H2_reg_n_0_[53]\,
      Q(50) => \in4x_H2_reg_n_0_[52]\,
      Q(49) => \in4x_H2_reg_n_0_[51]\,
      Q(48) => \in4x_H2_reg_n_0_[50]\,
      Q(47) => \in4x_H2_reg_n_0_[49]\,
      Q(46) => \in4x_H2_reg_n_0_[48]\,
      Q(45) => \in4x_H2_reg_n_0_[47]\,
      Q(44) => \in4x_H2_reg_n_0_[46]\,
      Q(43) => \in4x_H2_reg_n_0_[45]\,
      Q(42) => \in4x_H2_reg_n_0_[44]\,
      Q(41) => \in4x_H2_reg_n_0_[43]\,
      Q(40) => \in4x_H2_reg_n_0_[42]\,
      Q(39) => \in4x_H2_reg_n_0_[41]\,
      Q(38) => \in4x_H2_reg_n_0_[40]\,
      Q(37) => \in4x_H2_reg_n_0_[39]\,
      Q(36) => \in4x_H2_reg_n_0_[38]\,
      Q(35) => \in4x_H2_reg_n_0_[37]\,
      Q(34) => \in4x_H2_reg_n_0_[36]\,
      Q(33) => \in4x_H2_reg_n_0_[35]\,
      Q(32) => \in4x_H2_reg_n_0_[34]\,
      Q(31) => \in4x_H2_reg_n_0_[33]\,
      Q(30) => \in4x_H2_reg_n_0_[32]\,
      Q(29) => \in4x_H2_reg_n_0_[31]\,
      Q(28) => \in4x_H2_reg_n_0_[30]\,
      Q(27) => \in4x_H2_reg_n_0_[29]\,
      Q(26) => \in4x_H2_reg_n_0_[28]\,
      Q(25) => \in4x_H2_reg_n_0_[27]\,
      Q(24) => \in4x_H2_reg_n_0_[26]\,
      Q(23) => \in4x_H2_reg_n_0_[25]\,
      Q(22) => \in4x_H2_reg_n_0_[24]\,
      Q(21) => \in4x_H2_reg_n_0_[23]\,
      Q(20) => \in4x_H2_reg_n_0_[22]\,
      Q(19) => \in4x_H2_reg_n_0_[21]\,
      Q(18) => \in4x_H2_reg_n_0_[20]\,
      Q(17) => \in4x_H2_reg_n_0_[19]\,
      Q(16) => \in4x_H2_reg_n_0_[18]\,
      Q(15) => \in4x_H2_reg_n_0_[17]\,
      Q(14) => \in4x_H2_reg_n_0_[16]\,
      Q(13) => \in4x_H2_reg_n_0_[15]\,
      Q(12) => \in4x_H2_reg_n_0_[14]\,
      Q(11) => \in4x_H2_reg_n_0_[13]\,
      Q(10) => \in4x_H2_reg_n_0_[12]\,
      Q(9) => \in4x_H2_reg_n_0_[11]\,
      Q(8) => \in4x_H2_reg_n_0_[10]\,
      Q(7) => \in4x_H2_reg_n_0_[9]\,
      Q(6) => \in4x_H2_reg_n_0_[8]\,
      Q(5) => \in4x_H2_reg_n_0_[7]\,
      Q(4) => \in4x_H2_reg_n_0_[6]\,
      Q(3) => \in4x_H2_reg_n_0_[5]\,
      Q(2) => \in4x_H2_reg_n_0_[4]\,
      Q(1) => \in4x_H2_reg_n_0_[3]\,
      Q(0) => \in4x_H2_reg_n_0_[2]\,
      \result_H2_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(31 downto 28)
    );
MISO_falling_edge_2: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_7
     port map (
      D(15 downto 0) => in_A2(15 downto 0),
      \result_A2_reg[0]\ => \in4x_A2_reg_n_0_[69]\,
      \result_A2_reg[0]_0\ => \in4x_A2_reg_n_0_[68]\,
      \result_A2_reg[0]_1\ => \in4x_A2_reg_n_0_[67]\,
      \result_A2_reg[0]_2\ => \in4x_A2_reg_n_0_[66]\,
      \result_A2_reg[0]_3\ => \in4x_A2_reg_n_0_[71]\,
      \result_A2_reg[0]_4\ => \in4x_A2_reg_n_0_[70]\,
      \result_A2_reg[10]\ => \in4x_A2_reg_n_0_[29]\,
      \result_A2_reg[10]_0\ => \in4x_A2_reg_n_0_[28]\,
      \result_A2_reg[10]_1\ => \in4x_A2_reg_n_0_[27]\,
      \result_A2_reg[10]_2\ => \in4x_A2_reg_n_0_[26]\,
      \result_A2_reg[11]\ => \in4x_A2_reg_n_0_[25]\,
      \result_A2_reg[11]_0\ => \in4x_A2_reg_n_0_[24]\,
      \result_A2_reg[11]_1\ => \in4x_A2_reg_n_0_[23]\,
      \result_A2_reg[11]_2\ => \in4x_A2_reg_n_0_[22]\,
      \result_A2_reg[12]\ => \in4x_A2_reg_n_0_[21]\,
      \result_A2_reg[12]_0\ => \in4x_A2_reg_n_0_[20]\,
      \result_A2_reg[12]_1\ => \in4x_A2_reg_n_0_[19]\,
      \result_A2_reg[12]_2\ => \in4x_A2_reg_n_0_[18]\,
      \result_A2_reg[13]\ => \in4x_A2_reg_n_0_[17]\,
      \result_A2_reg[13]_0\ => \in4x_A2_reg_n_0_[16]\,
      \result_A2_reg[13]_1\ => \in4x_A2_reg_n_0_[15]\,
      \result_A2_reg[13]_2\ => \in4x_A2_reg_n_0_[14]\,
      \result_A2_reg[14]\ => \in4x_A2_reg_n_0_[13]\,
      \result_A2_reg[14]_0\ => \in4x_A2_reg_n_0_[12]\,
      \result_A2_reg[14]_1\ => \in4x_A2_reg_n_0_[11]\,
      \result_A2_reg[14]_2\ => \in4x_A2_reg_n_0_[10]\,
      \result_A2_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(3 downto 0),
      \result_A2_reg[15]_0\ => \in4x_A2_reg_n_0_[5]\,
      \result_A2_reg[15]_1\ => \in4x_A2_reg_n_0_[4]\,
      \result_A2_reg[15]_2\ => \in4x_A2_reg_n_0_[3]\,
      \result_A2_reg[15]_3\ => \in4x_A2_reg_n_0_[2]\,
      \result_A2_reg[15]_4\ => \in4x_A2_reg_n_0_[9]\,
      \result_A2_reg[15]_5\ => \in4x_A2_reg_n_0_[8]\,
      \result_A2_reg[15]_6\ => \in4x_A2_reg_n_0_[7]\,
      \result_A2_reg[15]_7\ => \in4x_A2_reg_n_0_[6]\,
      \result_A2_reg[1]\ => \in4x_A2_reg_n_0_[65]\,
      \result_A2_reg[1]_0\ => \in4x_A2_reg_n_0_[64]\,
      \result_A2_reg[1]_1\ => \in4x_A2_reg_n_0_[63]\,
      \result_A2_reg[1]_2\ => \in4x_A2_reg_n_0_[62]\,
      \result_A2_reg[2]\ => \in4x_A2_reg_n_0_[61]\,
      \result_A2_reg[2]_0\ => \in4x_A2_reg_n_0_[60]\,
      \result_A2_reg[2]_1\ => \in4x_A2_reg_n_0_[59]\,
      \result_A2_reg[2]_2\ => \in4x_A2_reg_n_0_[58]\,
      \result_A2_reg[3]\ => \in4x_A2_reg_n_0_[57]\,
      \result_A2_reg[3]_0\ => \in4x_A2_reg_n_0_[56]\,
      \result_A2_reg[3]_1\ => \in4x_A2_reg_n_0_[55]\,
      \result_A2_reg[3]_2\ => \in4x_A2_reg_n_0_[54]\,
      \result_A2_reg[4]\ => \in4x_A2_reg_n_0_[53]\,
      \result_A2_reg[4]_0\ => \in4x_A2_reg_n_0_[52]\,
      \result_A2_reg[4]_1\ => \in4x_A2_reg_n_0_[51]\,
      \result_A2_reg[4]_2\ => \in4x_A2_reg_n_0_[50]\,
      \result_A2_reg[5]\ => \in4x_A2_reg_n_0_[49]\,
      \result_A2_reg[5]_0\ => \in4x_A2_reg_n_0_[48]\,
      \result_A2_reg[5]_1\ => \in4x_A2_reg_n_0_[47]\,
      \result_A2_reg[5]_2\ => \in4x_A2_reg_n_0_[46]\,
      \result_A2_reg[6]\ => \in4x_A2_reg_n_0_[45]\,
      \result_A2_reg[6]_0\ => \in4x_A2_reg_n_0_[44]\,
      \result_A2_reg[6]_1\ => \in4x_A2_reg_n_0_[43]\,
      \result_A2_reg[6]_2\ => \in4x_A2_reg_n_0_[42]\,
      \result_A2_reg[7]\ => \in4x_A2_reg_n_0_[41]\,
      \result_A2_reg[7]_0\ => \in4x_A2_reg_n_0_[40]\,
      \result_A2_reg[7]_1\ => \in4x_A2_reg_n_0_[39]\,
      \result_A2_reg[7]_2\ => \in4x_A2_reg_n_0_[38]\,
      \result_A2_reg[8]\ => \in4x_A2_reg_n_0_[37]\,
      \result_A2_reg[8]_0\ => \in4x_A2_reg_n_0_[36]\,
      \result_A2_reg[8]_1\ => \in4x_A2_reg_n_0_[35]\,
      \result_A2_reg[8]_2\ => \in4x_A2_reg_n_0_[34]\,
      \result_A2_reg[9]\ => \in4x_A2_reg_n_0_[33]\,
      \result_A2_reg[9]_0\ => \in4x_A2_reg_n_0_[32]\,
      \result_A2_reg[9]_1\ => \in4x_A2_reg_n_0_[31]\,
      \result_A2_reg[9]_2\ => \in4x_A2_reg_n_0_[30]\
    );
MISO_falling_edge_3: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_8
     port map (
      D(15 downto 0) => in_B1(15 downto 0),
      \result_B1_reg[0]\ => \in4x_B1_reg_n_0_[69]\,
      \result_B1_reg[0]_0\ => \in4x_B1_reg_n_0_[68]\,
      \result_B1_reg[0]_1\ => \in4x_B1_reg_n_0_[67]\,
      \result_B1_reg[0]_2\ => \in4x_B1_reg_n_0_[66]\,
      \result_B1_reg[0]_3\ => \in4x_B1_reg_n_0_[71]\,
      \result_B1_reg[0]_4\ => \in4x_B1_reg_n_0_[70]\,
      \result_B1_reg[10]\ => \in4x_B1_reg_n_0_[29]\,
      \result_B1_reg[10]_0\ => \in4x_B1_reg_n_0_[28]\,
      \result_B1_reg[10]_1\ => \in4x_B1_reg_n_0_[27]\,
      \result_B1_reg[10]_2\ => \in4x_B1_reg_n_0_[26]\,
      \result_B1_reg[11]\ => \in4x_B1_reg_n_0_[25]\,
      \result_B1_reg[11]_0\ => \in4x_B1_reg_n_0_[24]\,
      \result_B1_reg[11]_1\ => \in4x_B1_reg_n_0_[23]\,
      \result_B1_reg[11]_2\ => \in4x_B1_reg_n_0_[22]\,
      \result_B1_reg[12]\ => \in4x_B1_reg_n_0_[21]\,
      \result_B1_reg[12]_0\ => \in4x_B1_reg_n_0_[20]\,
      \result_B1_reg[12]_1\ => \in4x_B1_reg_n_0_[19]\,
      \result_B1_reg[12]_2\ => \in4x_B1_reg_n_0_[18]\,
      \result_B1_reg[13]\ => \in4x_B1_reg_n_0_[17]\,
      \result_B1_reg[13]_0\ => \in4x_B1_reg_n_0_[16]\,
      \result_B1_reg[13]_1\ => \in4x_B1_reg_n_0_[15]\,
      \result_B1_reg[13]_2\ => \in4x_B1_reg_n_0_[14]\,
      \result_B1_reg[14]\ => \in4x_B1_reg_n_0_[13]\,
      \result_B1_reg[14]_0\ => \in4x_B1_reg_n_0_[12]\,
      \result_B1_reg[14]_1\ => \in4x_B1_reg_n_0_[11]\,
      \result_B1_reg[14]_2\ => \in4x_B1_reg_n_0_[10]\,
      \result_B1_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(7 downto 4),
      \result_B1_reg[15]_0\ => \in4x_B1_reg_n_0_[5]\,
      \result_B1_reg[15]_1\ => \in4x_B1_reg_n_0_[4]\,
      \result_B1_reg[15]_2\ => \in4x_B1_reg_n_0_[3]\,
      \result_B1_reg[15]_3\ => \in4x_B1_reg_n_0_[2]\,
      \result_B1_reg[15]_4\ => \in4x_B1_reg_n_0_[9]\,
      \result_B1_reg[15]_5\ => \in4x_B1_reg_n_0_[8]\,
      \result_B1_reg[15]_6\ => \in4x_B1_reg_n_0_[7]\,
      \result_B1_reg[15]_7\ => \in4x_B1_reg_n_0_[6]\,
      \result_B1_reg[1]\ => \in4x_B1_reg_n_0_[65]\,
      \result_B1_reg[1]_0\ => \in4x_B1_reg_n_0_[64]\,
      \result_B1_reg[1]_1\ => \in4x_B1_reg_n_0_[63]\,
      \result_B1_reg[1]_2\ => \in4x_B1_reg_n_0_[62]\,
      \result_B1_reg[2]\ => \in4x_B1_reg_n_0_[61]\,
      \result_B1_reg[2]_0\ => \in4x_B1_reg_n_0_[60]\,
      \result_B1_reg[2]_1\ => \in4x_B1_reg_n_0_[59]\,
      \result_B1_reg[2]_2\ => \in4x_B1_reg_n_0_[58]\,
      \result_B1_reg[3]\ => \in4x_B1_reg_n_0_[57]\,
      \result_B1_reg[3]_0\ => \in4x_B1_reg_n_0_[56]\,
      \result_B1_reg[3]_1\ => \in4x_B1_reg_n_0_[55]\,
      \result_B1_reg[3]_2\ => \in4x_B1_reg_n_0_[54]\,
      \result_B1_reg[4]\ => \in4x_B1_reg_n_0_[53]\,
      \result_B1_reg[4]_0\ => \in4x_B1_reg_n_0_[52]\,
      \result_B1_reg[4]_1\ => \in4x_B1_reg_n_0_[51]\,
      \result_B1_reg[4]_2\ => \in4x_B1_reg_n_0_[50]\,
      \result_B1_reg[5]\ => \in4x_B1_reg_n_0_[49]\,
      \result_B1_reg[5]_0\ => \in4x_B1_reg_n_0_[48]\,
      \result_B1_reg[5]_1\ => \in4x_B1_reg_n_0_[47]\,
      \result_B1_reg[5]_2\ => \in4x_B1_reg_n_0_[46]\,
      \result_B1_reg[6]\ => \in4x_B1_reg_n_0_[45]\,
      \result_B1_reg[6]_0\ => \in4x_B1_reg_n_0_[44]\,
      \result_B1_reg[6]_1\ => \in4x_B1_reg_n_0_[43]\,
      \result_B1_reg[6]_2\ => \in4x_B1_reg_n_0_[42]\,
      \result_B1_reg[7]\ => \in4x_B1_reg_n_0_[41]\,
      \result_B1_reg[7]_0\ => \in4x_B1_reg_n_0_[40]\,
      \result_B1_reg[7]_1\ => \in4x_B1_reg_n_0_[39]\,
      \result_B1_reg[7]_2\ => \in4x_B1_reg_n_0_[38]\,
      \result_B1_reg[8]\ => \in4x_B1_reg_n_0_[37]\,
      \result_B1_reg[8]_0\ => \in4x_B1_reg_n_0_[36]\,
      \result_B1_reg[8]_1\ => \in4x_B1_reg_n_0_[35]\,
      \result_B1_reg[8]_2\ => \in4x_B1_reg_n_0_[34]\,
      \result_B1_reg[9]\ => \in4x_B1_reg_n_0_[33]\,
      \result_B1_reg[9]_0\ => \in4x_B1_reg_n_0_[32]\,
      \result_B1_reg[9]_1\ => \in4x_B1_reg_n_0_[31]\,
      \result_B1_reg[9]_2\ => \in4x_B1_reg_n_0_[30]\
    );
MISO_falling_edge_4: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_9
     port map (
      D(15 downto 0) => in_B2(15 downto 0),
      Q(69) => \in4x_B2_reg_n_0_[71]\,
      Q(68) => \in4x_B2_reg_n_0_[70]\,
      Q(67) => \in4x_B2_reg_n_0_[69]\,
      Q(66) => \in4x_B2_reg_n_0_[68]\,
      Q(65) => \in4x_B2_reg_n_0_[67]\,
      Q(64) => \in4x_B2_reg_n_0_[66]\,
      Q(63) => \in4x_B2_reg_n_0_[65]\,
      Q(62) => \in4x_B2_reg_n_0_[64]\,
      Q(61) => \in4x_B2_reg_n_0_[63]\,
      Q(60) => \in4x_B2_reg_n_0_[62]\,
      Q(59) => \in4x_B2_reg_n_0_[61]\,
      Q(58) => \in4x_B2_reg_n_0_[60]\,
      Q(57) => \in4x_B2_reg_n_0_[59]\,
      Q(56) => \in4x_B2_reg_n_0_[58]\,
      Q(55) => \in4x_B2_reg_n_0_[57]\,
      Q(54) => \in4x_B2_reg_n_0_[56]\,
      Q(53) => \in4x_B2_reg_n_0_[55]\,
      Q(52) => \in4x_B2_reg_n_0_[54]\,
      Q(51) => \in4x_B2_reg_n_0_[53]\,
      Q(50) => \in4x_B2_reg_n_0_[52]\,
      Q(49) => \in4x_B2_reg_n_0_[51]\,
      Q(48) => \in4x_B2_reg_n_0_[50]\,
      Q(47) => \in4x_B2_reg_n_0_[49]\,
      Q(46) => \in4x_B2_reg_n_0_[48]\,
      Q(45) => \in4x_B2_reg_n_0_[47]\,
      Q(44) => \in4x_B2_reg_n_0_[46]\,
      Q(43) => \in4x_B2_reg_n_0_[45]\,
      Q(42) => \in4x_B2_reg_n_0_[44]\,
      Q(41) => \in4x_B2_reg_n_0_[43]\,
      Q(40) => \in4x_B2_reg_n_0_[42]\,
      Q(39) => \in4x_B2_reg_n_0_[41]\,
      Q(38) => \in4x_B2_reg_n_0_[40]\,
      Q(37) => \in4x_B2_reg_n_0_[39]\,
      Q(36) => \in4x_B2_reg_n_0_[38]\,
      Q(35) => \in4x_B2_reg_n_0_[37]\,
      Q(34) => \in4x_B2_reg_n_0_[36]\,
      Q(33) => \in4x_B2_reg_n_0_[35]\,
      Q(32) => \in4x_B2_reg_n_0_[34]\,
      Q(31) => \in4x_B2_reg_n_0_[33]\,
      Q(30) => \in4x_B2_reg_n_0_[32]\,
      Q(29) => \in4x_B2_reg_n_0_[31]\,
      Q(28) => \in4x_B2_reg_n_0_[30]\,
      Q(27) => \in4x_B2_reg_n_0_[29]\,
      Q(26) => \in4x_B2_reg_n_0_[28]\,
      Q(25) => \in4x_B2_reg_n_0_[27]\,
      Q(24) => \in4x_B2_reg_n_0_[26]\,
      Q(23) => \in4x_B2_reg_n_0_[25]\,
      Q(22) => \in4x_B2_reg_n_0_[24]\,
      Q(21) => \in4x_B2_reg_n_0_[23]\,
      Q(20) => \in4x_B2_reg_n_0_[22]\,
      Q(19) => \in4x_B2_reg_n_0_[21]\,
      Q(18) => \in4x_B2_reg_n_0_[20]\,
      Q(17) => \in4x_B2_reg_n_0_[19]\,
      Q(16) => \in4x_B2_reg_n_0_[18]\,
      Q(15) => \in4x_B2_reg_n_0_[17]\,
      Q(14) => \in4x_B2_reg_n_0_[16]\,
      Q(13) => \in4x_B2_reg_n_0_[15]\,
      Q(12) => \in4x_B2_reg_n_0_[14]\,
      Q(11) => \in4x_B2_reg_n_0_[13]\,
      Q(10) => \in4x_B2_reg_n_0_[12]\,
      Q(9) => \in4x_B2_reg_n_0_[11]\,
      Q(8) => \in4x_B2_reg_n_0_[10]\,
      Q(7) => \in4x_B2_reg_n_0_[9]\,
      Q(6) => \in4x_B2_reg_n_0_[8]\,
      Q(5) => \in4x_B2_reg_n_0_[7]\,
      Q(4) => \in4x_B2_reg_n_0_[6]\,
      Q(3) => \in4x_B2_reg_n_0_[5]\,
      Q(2) => \in4x_B2_reg_n_0_[4]\,
      Q(1) => \in4x_B2_reg_n_0_[3]\,
      Q(0) => \in4x_B2_reg_n_0_[2]\,
      \result_B2_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(7 downto 4)
    );
MISO_falling_edge_5: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_10
     port map (
      D(15 downto 0) => in_C1(15 downto 0),
      \result_C1_reg[0]\ => \in4x_C1_reg_n_0_[69]\,
      \result_C1_reg[0]_0\ => \in4x_C1_reg_n_0_[68]\,
      \result_C1_reg[0]_1\ => \in4x_C1_reg_n_0_[67]\,
      \result_C1_reg[0]_2\ => \in4x_C1_reg_n_0_[66]\,
      \result_C1_reg[0]_3\ => \in4x_C1_reg_n_0_[71]\,
      \result_C1_reg[0]_4\ => \in4x_C1_reg_n_0_[70]\,
      \result_C1_reg[10]\ => \in4x_C1_reg_n_0_[29]\,
      \result_C1_reg[10]_0\ => \in4x_C1_reg_n_0_[28]\,
      \result_C1_reg[10]_1\ => \in4x_C1_reg_n_0_[27]\,
      \result_C1_reg[10]_2\ => \in4x_C1_reg_n_0_[26]\,
      \result_C1_reg[11]\ => \in4x_C1_reg_n_0_[25]\,
      \result_C1_reg[11]_0\ => \in4x_C1_reg_n_0_[24]\,
      \result_C1_reg[11]_1\ => \in4x_C1_reg_n_0_[23]\,
      \result_C1_reg[11]_2\ => \in4x_C1_reg_n_0_[22]\,
      \result_C1_reg[12]\ => \in4x_C1_reg_n_0_[21]\,
      \result_C1_reg[12]_0\ => \in4x_C1_reg_n_0_[20]\,
      \result_C1_reg[12]_1\ => \in4x_C1_reg_n_0_[19]\,
      \result_C1_reg[12]_2\ => \in4x_C1_reg_n_0_[18]\,
      \result_C1_reg[13]\ => \in4x_C1_reg_n_0_[17]\,
      \result_C1_reg[13]_0\ => \in4x_C1_reg_n_0_[16]\,
      \result_C1_reg[13]_1\ => \in4x_C1_reg_n_0_[15]\,
      \result_C1_reg[13]_2\ => \in4x_C1_reg_n_0_[14]\,
      \result_C1_reg[14]\ => \in4x_C1_reg_n_0_[13]\,
      \result_C1_reg[14]_0\ => \in4x_C1_reg_n_0_[12]\,
      \result_C1_reg[14]_1\ => \in4x_C1_reg_n_0_[11]\,
      \result_C1_reg[14]_2\ => \in4x_C1_reg_n_0_[10]\,
      \result_C1_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(11 downto 8),
      \result_C1_reg[15]_0\ => \in4x_C1_reg_n_0_[5]\,
      \result_C1_reg[15]_1\ => \in4x_C1_reg_n_0_[4]\,
      \result_C1_reg[15]_2\ => \in4x_C1_reg_n_0_[3]\,
      \result_C1_reg[15]_3\ => \in4x_C1_reg_n_0_[2]\,
      \result_C1_reg[15]_4\ => \in4x_C1_reg_n_0_[9]\,
      \result_C1_reg[15]_5\ => \in4x_C1_reg_n_0_[8]\,
      \result_C1_reg[15]_6\ => \in4x_C1_reg_n_0_[7]\,
      \result_C1_reg[15]_7\ => \in4x_C1_reg_n_0_[6]\,
      \result_C1_reg[1]\ => \in4x_C1_reg_n_0_[65]\,
      \result_C1_reg[1]_0\ => \in4x_C1_reg_n_0_[64]\,
      \result_C1_reg[1]_1\ => \in4x_C1_reg_n_0_[63]\,
      \result_C1_reg[1]_2\ => \in4x_C1_reg_n_0_[62]\,
      \result_C1_reg[2]\ => \in4x_C1_reg_n_0_[61]\,
      \result_C1_reg[2]_0\ => \in4x_C1_reg_n_0_[60]\,
      \result_C1_reg[2]_1\ => \in4x_C1_reg_n_0_[59]\,
      \result_C1_reg[2]_2\ => \in4x_C1_reg_n_0_[58]\,
      \result_C1_reg[3]\ => \in4x_C1_reg_n_0_[57]\,
      \result_C1_reg[3]_0\ => \in4x_C1_reg_n_0_[56]\,
      \result_C1_reg[3]_1\ => \in4x_C1_reg_n_0_[55]\,
      \result_C1_reg[3]_2\ => \in4x_C1_reg_n_0_[54]\,
      \result_C1_reg[4]\ => \in4x_C1_reg_n_0_[53]\,
      \result_C1_reg[4]_0\ => \in4x_C1_reg_n_0_[52]\,
      \result_C1_reg[4]_1\ => \in4x_C1_reg_n_0_[51]\,
      \result_C1_reg[4]_2\ => \in4x_C1_reg_n_0_[50]\,
      \result_C1_reg[5]\ => \in4x_C1_reg_n_0_[49]\,
      \result_C1_reg[5]_0\ => \in4x_C1_reg_n_0_[48]\,
      \result_C1_reg[5]_1\ => \in4x_C1_reg_n_0_[47]\,
      \result_C1_reg[5]_2\ => \in4x_C1_reg_n_0_[46]\,
      \result_C1_reg[6]\ => \in4x_C1_reg_n_0_[45]\,
      \result_C1_reg[6]_0\ => \in4x_C1_reg_n_0_[44]\,
      \result_C1_reg[6]_1\ => \in4x_C1_reg_n_0_[43]\,
      \result_C1_reg[6]_2\ => \in4x_C1_reg_n_0_[42]\,
      \result_C1_reg[7]\ => \in4x_C1_reg_n_0_[41]\,
      \result_C1_reg[7]_0\ => \in4x_C1_reg_n_0_[40]\,
      \result_C1_reg[7]_1\ => \in4x_C1_reg_n_0_[39]\,
      \result_C1_reg[7]_2\ => \in4x_C1_reg_n_0_[38]\,
      \result_C1_reg[8]\ => \in4x_C1_reg_n_0_[37]\,
      \result_C1_reg[8]_0\ => \in4x_C1_reg_n_0_[36]\,
      \result_C1_reg[8]_1\ => \in4x_C1_reg_n_0_[35]\,
      \result_C1_reg[8]_2\ => \in4x_C1_reg_n_0_[34]\,
      \result_C1_reg[9]\ => \in4x_C1_reg_n_0_[33]\,
      \result_C1_reg[9]_0\ => \in4x_C1_reg_n_0_[32]\,
      \result_C1_reg[9]_1\ => \in4x_C1_reg_n_0_[31]\,
      \result_C1_reg[9]_2\ => \in4x_C1_reg_n_0_[30]\
    );
MISO_falling_edge_6: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_11
     port map (
      D(15 downto 0) => in_C2(15 downto 0),
      Q(69) => \in4x_C2_reg_n_0_[71]\,
      Q(68) => \in4x_C2_reg_n_0_[70]\,
      Q(67) => \in4x_C2_reg_n_0_[69]\,
      Q(66) => \in4x_C2_reg_n_0_[68]\,
      Q(65) => \in4x_C2_reg_n_0_[67]\,
      Q(64) => \in4x_C2_reg_n_0_[66]\,
      Q(63) => \in4x_C2_reg_n_0_[65]\,
      Q(62) => \in4x_C2_reg_n_0_[64]\,
      Q(61) => \in4x_C2_reg_n_0_[63]\,
      Q(60) => \in4x_C2_reg_n_0_[62]\,
      Q(59) => \in4x_C2_reg_n_0_[61]\,
      Q(58) => \in4x_C2_reg_n_0_[60]\,
      Q(57) => \in4x_C2_reg_n_0_[59]\,
      Q(56) => \in4x_C2_reg_n_0_[58]\,
      Q(55) => \in4x_C2_reg_n_0_[57]\,
      Q(54) => \in4x_C2_reg_n_0_[56]\,
      Q(53) => \in4x_C2_reg_n_0_[55]\,
      Q(52) => \in4x_C2_reg_n_0_[54]\,
      Q(51) => \in4x_C2_reg_n_0_[53]\,
      Q(50) => \in4x_C2_reg_n_0_[52]\,
      Q(49) => \in4x_C2_reg_n_0_[51]\,
      Q(48) => \in4x_C2_reg_n_0_[50]\,
      Q(47) => \in4x_C2_reg_n_0_[49]\,
      Q(46) => \in4x_C2_reg_n_0_[48]\,
      Q(45) => \in4x_C2_reg_n_0_[47]\,
      Q(44) => \in4x_C2_reg_n_0_[46]\,
      Q(43) => \in4x_C2_reg_n_0_[45]\,
      Q(42) => \in4x_C2_reg_n_0_[44]\,
      Q(41) => \in4x_C2_reg_n_0_[43]\,
      Q(40) => \in4x_C2_reg_n_0_[42]\,
      Q(39) => \in4x_C2_reg_n_0_[41]\,
      Q(38) => \in4x_C2_reg_n_0_[40]\,
      Q(37) => \in4x_C2_reg_n_0_[39]\,
      Q(36) => \in4x_C2_reg_n_0_[38]\,
      Q(35) => \in4x_C2_reg_n_0_[37]\,
      Q(34) => \in4x_C2_reg_n_0_[36]\,
      Q(33) => \in4x_C2_reg_n_0_[35]\,
      Q(32) => \in4x_C2_reg_n_0_[34]\,
      Q(31) => \in4x_C2_reg_n_0_[33]\,
      Q(30) => \in4x_C2_reg_n_0_[32]\,
      Q(29) => \in4x_C2_reg_n_0_[31]\,
      Q(28) => \in4x_C2_reg_n_0_[30]\,
      Q(27) => \in4x_C2_reg_n_0_[29]\,
      Q(26) => \in4x_C2_reg_n_0_[28]\,
      Q(25) => \in4x_C2_reg_n_0_[27]\,
      Q(24) => \in4x_C2_reg_n_0_[26]\,
      Q(23) => \in4x_C2_reg_n_0_[25]\,
      Q(22) => \in4x_C2_reg_n_0_[24]\,
      Q(21) => \in4x_C2_reg_n_0_[23]\,
      Q(20) => \in4x_C2_reg_n_0_[22]\,
      Q(19) => \in4x_C2_reg_n_0_[21]\,
      Q(18) => \in4x_C2_reg_n_0_[20]\,
      Q(17) => \in4x_C2_reg_n_0_[19]\,
      Q(16) => \in4x_C2_reg_n_0_[18]\,
      Q(15) => \in4x_C2_reg_n_0_[17]\,
      Q(14) => \in4x_C2_reg_n_0_[16]\,
      Q(13) => \in4x_C2_reg_n_0_[15]\,
      Q(12) => \in4x_C2_reg_n_0_[14]\,
      Q(11) => \in4x_C2_reg_n_0_[13]\,
      Q(10) => \in4x_C2_reg_n_0_[12]\,
      Q(9) => \in4x_C2_reg_n_0_[11]\,
      Q(8) => \in4x_C2_reg_n_0_[10]\,
      Q(7) => \in4x_C2_reg_n_0_[9]\,
      Q(6) => \in4x_C2_reg_n_0_[8]\,
      Q(5) => \in4x_C2_reg_n_0_[7]\,
      Q(4) => \in4x_C2_reg_n_0_[6]\,
      Q(3) => \in4x_C2_reg_n_0_[5]\,
      Q(2) => \in4x_C2_reg_n_0_[4]\,
      Q(1) => \in4x_C2_reg_n_0_[3]\,
      Q(0) => \in4x_C2_reg_n_0_[2]\,
      \result_C2_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(11 downto 8)
    );
MISO_falling_edge_7: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_12
     port map (
      D(15 downto 0) => in_D1(15 downto 0),
      \result_D1_reg[0]\ => \in4x_D1_reg_n_0_[69]\,
      \result_D1_reg[0]_0\ => \in4x_D1_reg_n_0_[68]\,
      \result_D1_reg[0]_1\ => \in4x_D1_reg_n_0_[67]\,
      \result_D1_reg[0]_2\ => \in4x_D1_reg_n_0_[66]\,
      \result_D1_reg[0]_3\ => \in4x_D1_reg_n_0_[71]\,
      \result_D1_reg[0]_4\ => \in4x_D1_reg_n_0_[70]\,
      \result_D1_reg[10]\ => \in4x_D1_reg_n_0_[29]\,
      \result_D1_reg[10]_0\ => \in4x_D1_reg_n_0_[28]\,
      \result_D1_reg[10]_1\ => \in4x_D1_reg_n_0_[27]\,
      \result_D1_reg[10]_2\ => \in4x_D1_reg_n_0_[26]\,
      \result_D1_reg[11]\ => \in4x_D1_reg_n_0_[25]\,
      \result_D1_reg[11]_0\ => \in4x_D1_reg_n_0_[24]\,
      \result_D1_reg[11]_1\ => \in4x_D1_reg_n_0_[23]\,
      \result_D1_reg[11]_2\ => \in4x_D1_reg_n_0_[22]\,
      \result_D1_reg[12]\ => \in4x_D1_reg_n_0_[21]\,
      \result_D1_reg[12]_0\ => \in4x_D1_reg_n_0_[20]\,
      \result_D1_reg[12]_1\ => \in4x_D1_reg_n_0_[19]\,
      \result_D1_reg[12]_2\ => \in4x_D1_reg_n_0_[18]\,
      \result_D1_reg[13]\ => \in4x_D1_reg_n_0_[17]\,
      \result_D1_reg[13]_0\ => \in4x_D1_reg_n_0_[16]\,
      \result_D1_reg[13]_1\ => \in4x_D1_reg_n_0_[15]\,
      \result_D1_reg[13]_2\ => \in4x_D1_reg_n_0_[14]\,
      \result_D1_reg[14]\ => \in4x_D1_reg_n_0_[13]\,
      \result_D1_reg[14]_0\ => \in4x_D1_reg_n_0_[12]\,
      \result_D1_reg[14]_1\ => \in4x_D1_reg_n_0_[11]\,
      \result_D1_reg[14]_2\ => \in4x_D1_reg_n_0_[10]\,
      \result_D1_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(15 downto 12),
      \result_D1_reg[15]_0\ => \in4x_D1_reg_n_0_[5]\,
      \result_D1_reg[15]_1\ => \in4x_D1_reg_n_0_[4]\,
      \result_D1_reg[15]_2\ => \in4x_D1_reg_n_0_[3]\,
      \result_D1_reg[15]_3\ => \in4x_D1_reg_n_0_[2]\,
      \result_D1_reg[15]_4\ => \in4x_D1_reg_n_0_[9]\,
      \result_D1_reg[15]_5\ => \in4x_D1_reg_n_0_[8]\,
      \result_D1_reg[15]_6\ => \in4x_D1_reg_n_0_[7]\,
      \result_D1_reg[15]_7\ => \in4x_D1_reg_n_0_[6]\,
      \result_D1_reg[1]\ => \in4x_D1_reg_n_0_[65]\,
      \result_D1_reg[1]_0\ => \in4x_D1_reg_n_0_[64]\,
      \result_D1_reg[1]_1\ => \in4x_D1_reg_n_0_[63]\,
      \result_D1_reg[1]_2\ => \in4x_D1_reg_n_0_[62]\,
      \result_D1_reg[2]\ => \in4x_D1_reg_n_0_[61]\,
      \result_D1_reg[2]_0\ => \in4x_D1_reg_n_0_[60]\,
      \result_D1_reg[2]_1\ => \in4x_D1_reg_n_0_[59]\,
      \result_D1_reg[2]_2\ => \in4x_D1_reg_n_0_[58]\,
      \result_D1_reg[3]\ => \in4x_D1_reg_n_0_[57]\,
      \result_D1_reg[3]_0\ => \in4x_D1_reg_n_0_[56]\,
      \result_D1_reg[3]_1\ => \in4x_D1_reg_n_0_[55]\,
      \result_D1_reg[3]_2\ => \in4x_D1_reg_n_0_[54]\,
      \result_D1_reg[4]\ => \in4x_D1_reg_n_0_[53]\,
      \result_D1_reg[4]_0\ => \in4x_D1_reg_n_0_[52]\,
      \result_D1_reg[4]_1\ => \in4x_D1_reg_n_0_[51]\,
      \result_D1_reg[4]_2\ => \in4x_D1_reg_n_0_[50]\,
      \result_D1_reg[5]\ => \in4x_D1_reg_n_0_[49]\,
      \result_D1_reg[5]_0\ => \in4x_D1_reg_n_0_[48]\,
      \result_D1_reg[5]_1\ => \in4x_D1_reg_n_0_[47]\,
      \result_D1_reg[5]_2\ => \in4x_D1_reg_n_0_[46]\,
      \result_D1_reg[6]\ => \in4x_D1_reg_n_0_[45]\,
      \result_D1_reg[6]_0\ => \in4x_D1_reg_n_0_[44]\,
      \result_D1_reg[6]_1\ => \in4x_D1_reg_n_0_[43]\,
      \result_D1_reg[6]_2\ => \in4x_D1_reg_n_0_[42]\,
      \result_D1_reg[7]\ => \in4x_D1_reg_n_0_[41]\,
      \result_D1_reg[7]_0\ => \in4x_D1_reg_n_0_[40]\,
      \result_D1_reg[7]_1\ => \in4x_D1_reg_n_0_[39]\,
      \result_D1_reg[7]_2\ => \in4x_D1_reg_n_0_[38]\,
      \result_D1_reg[8]\ => \in4x_D1_reg_n_0_[37]\,
      \result_D1_reg[8]_0\ => \in4x_D1_reg_n_0_[36]\,
      \result_D1_reg[8]_1\ => \in4x_D1_reg_n_0_[35]\,
      \result_D1_reg[8]_2\ => \in4x_D1_reg_n_0_[34]\,
      \result_D1_reg[9]\ => \in4x_D1_reg_n_0_[33]\,
      \result_D1_reg[9]_0\ => \in4x_D1_reg_n_0_[32]\,
      \result_D1_reg[9]_1\ => \in4x_D1_reg_n_0_[31]\,
      \result_D1_reg[9]_2\ => \in4x_D1_reg_n_0_[30]\
    );
MISO_falling_edge_8: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_13
     port map (
      D(15 downto 0) => in_D2(15 downto 0),
      \result_D2_reg[0]\ => \in4x_D2_reg_n_0_[69]\,
      \result_D2_reg[0]_0\ => \in4x_D2_reg_n_0_[68]\,
      \result_D2_reg[0]_1\ => \in4x_D2_reg_n_0_[67]\,
      \result_D2_reg[0]_2\ => \in4x_D2_reg_n_0_[66]\,
      \result_D2_reg[0]_3\ => \in4x_D2_reg_n_0_[71]\,
      \result_D2_reg[0]_4\ => \in4x_D2_reg_n_0_[70]\,
      \result_D2_reg[10]\ => \in4x_D2_reg_n_0_[29]\,
      \result_D2_reg[10]_0\ => \in4x_D2_reg_n_0_[28]\,
      \result_D2_reg[10]_1\ => \in4x_D2_reg_n_0_[27]\,
      \result_D2_reg[10]_2\ => \in4x_D2_reg_n_0_[26]\,
      \result_D2_reg[11]\ => \in4x_D2_reg_n_0_[25]\,
      \result_D2_reg[11]_0\ => \in4x_D2_reg_n_0_[24]\,
      \result_D2_reg[11]_1\ => \in4x_D2_reg_n_0_[23]\,
      \result_D2_reg[11]_2\ => \in4x_D2_reg_n_0_[22]\,
      \result_D2_reg[12]\ => \in4x_D2_reg_n_0_[21]\,
      \result_D2_reg[12]_0\ => \in4x_D2_reg_n_0_[20]\,
      \result_D2_reg[12]_1\ => \in4x_D2_reg_n_0_[19]\,
      \result_D2_reg[12]_2\ => \in4x_D2_reg_n_0_[18]\,
      \result_D2_reg[13]\ => \in4x_D2_reg_n_0_[17]\,
      \result_D2_reg[13]_0\ => \in4x_D2_reg_n_0_[16]\,
      \result_D2_reg[13]_1\ => \in4x_D2_reg_n_0_[15]\,
      \result_D2_reg[13]_2\ => \in4x_D2_reg_n_0_[14]\,
      \result_D2_reg[14]\ => \in4x_D2_reg_n_0_[13]\,
      \result_D2_reg[14]_0\ => \in4x_D2_reg_n_0_[12]\,
      \result_D2_reg[14]_1\ => \in4x_D2_reg_n_0_[11]\,
      \result_D2_reg[14]_2\ => \in4x_D2_reg_n_0_[10]\,
      \result_D2_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(15 downto 12),
      \result_D2_reg[15]_0\ => \in4x_D2_reg_n_0_[5]\,
      \result_D2_reg[15]_1\ => \in4x_D2_reg_n_0_[4]\,
      \result_D2_reg[15]_2\ => \in4x_D2_reg_n_0_[3]\,
      \result_D2_reg[15]_3\ => \in4x_D2_reg_n_0_[2]\,
      \result_D2_reg[15]_4\ => \in4x_D2_reg_n_0_[9]\,
      \result_D2_reg[15]_5\ => \in4x_D2_reg_n_0_[8]\,
      \result_D2_reg[15]_6\ => \in4x_D2_reg_n_0_[7]\,
      \result_D2_reg[15]_7\ => \in4x_D2_reg_n_0_[6]\,
      \result_D2_reg[1]\ => \in4x_D2_reg_n_0_[65]\,
      \result_D2_reg[1]_0\ => \in4x_D2_reg_n_0_[64]\,
      \result_D2_reg[1]_1\ => \in4x_D2_reg_n_0_[63]\,
      \result_D2_reg[1]_2\ => \in4x_D2_reg_n_0_[62]\,
      \result_D2_reg[2]\ => \in4x_D2_reg_n_0_[61]\,
      \result_D2_reg[2]_0\ => \in4x_D2_reg_n_0_[60]\,
      \result_D2_reg[2]_1\ => \in4x_D2_reg_n_0_[59]\,
      \result_D2_reg[2]_2\ => \in4x_D2_reg_n_0_[58]\,
      \result_D2_reg[3]\ => \in4x_D2_reg_n_0_[57]\,
      \result_D2_reg[3]_0\ => \in4x_D2_reg_n_0_[56]\,
      \result_D2_reg[3]_1\ => \in4x_D2_reg_n_0_[55]\,
      \result_D2_reg[3]_2\ => \in4x_D2_reg_n_0_[54]\,
      \result_D2_reg[4]\ => \in4x_D2_reg_n_0_[53]\,
      \result_D2_reg[4]_0\ => \in4x_D2_reg_n_0_[52]\,
      \result_D2_reg[4]_1\ => \in4x_D2_reg_n_0_[51]\,
      \result_D2_reg[4]_2\ => \in4x_D2_reg_n_0_[50]\,
      \result_D2_reg[5]\ => \in4x_D2_reg_n_0_[49]\,
      \result_D2_reg[5]_0\ => \in4x_D2_reg_n_0_[48]\,
      \result_D2_reg[5]_1\ => \in4x_D2_reg_n_0_[47]\,
      \result_D2_reg[5]_2\ => \in4x_D2_reg_n_0_[46]\,
      \result_D2_reg[6]\ => \in4x_D2_reg_n_0_[45]\,
      \result_D2_reg[6]_0\ => \in4x_D2_reg_n_0_[44]\,
      \result_D2_reg[6]_1\ => \in4x_D2_reg_n_0_[43]\,
      \result_D2_reg[6]_2\ => \in4x_D2_reg_n_0_[42]\,
      \result_D2_reg[7]\ => \in4x_D2_reg_n_0_[41]\,
      \result_D2_reg[7]_0\ => \in4x_D2_reg_n_0_[40]\,
      \result_D2_reg[7]_1\ => \in4x_D2_reg_n_0_[39]\,
      \result_D2_reg[7]_2\ => \in4x_D2_reg_n_0_[38]\,
      \result_D2_reg[8]\ => \in4x_D2_reg_n_0_[37]\,
      \result_D2_reg[8]_0\ => \in4x_D2_reg_n_0_[36]\,
      \result_D2_reg[8]_1\ => \in4x_D2_reg_n_0_[35]\,
      \result_D2_reg[8]_2\ => \in4x_D2_reg_n_0_[34]\,
      \result_D2_reg[9]\ => \in4x_D2_reg_n_0_[33]\,
      \result_D2_reg[9]_0\ => \in4x_D2_reg_n_0_[32]\,
      \result_D2_reg[9]_1\ => \in4x_D2_reg_n_0_[31]\,
      \result_D2_reg[9]_2\ => \in4x_D2_reg_n_0_[30]\
    );
MISO_falling_edge_9: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_falling_edge_14
     port map (
      D(15 downto 0) => in_E1(15 downto 0),
      \result_E1_reg[0]\ => \in4x_E1_reg_n_0_[69]\,
      \result_E1_reg[0]_0\ => \in4x_E1_reg_n_0_[68]\,
      \result_E1_reg[0]_1\ => \in4x_E1_reg_n_0_[67]\,
      \result_E1_reg[0]_2\ => \in4x_E1_reg_n_0_[66]\,
      \result_E1_reg[0]_3\ => \in4x_E1_reg_n_0_[71]\,
      \result_E1_reg[0]_4\ => \in4x_E1_reg_n_0_[70]\,
      \result_E1_reg[10]\ => \in4x_E1_reg_n_0_[29]\,
      \result_E1_reg[10]_0\ => \in4x_E1_reg_n_0_[28]\,
      \result_E1_reg[10]_1\ => \in4x_E1_reg_n_0_[27]\,
      \result_E1_reg[10]_2\ => \in4x_E1_reg_n_0_[26]\,
      \result_E1_reg[11]\ => \in4x_E1_reg_n_0_[25]\,
      \result_E1_reg[11]_0\ => \in4x_E1_reg_n_0_[24]\,
      \result_E1_reg[11]_1\ => \in4x_E1_reg_n_0_[23]\,
      \result_E1_reg[11]_2\ => \in4x_E1_reg_n_0_[22]\,
      \result_E1_reg[12]\ => \in4x_E1_reg_n_0_[21]\,
      \result_E1_reg[12]_0\ => \in4x_E1_reg_n_0_[20]\,
      \result_E1_reg[12]_1\ => \in4x_E1_reg_n_0_[19]\,
      \result_E1_reg[12]_2\ => \in4x_E1_reg_n_0_[18]\,
      \result_E1_reg[13]\ => \in4x_E1_reg_n_0_[17]\,
      \result_E1_reg[13]_0\ => \in4x_E1_reg_n_0_[16]\,
      \result_E1_reg[13]_1\ => \in4x_E1_reg_n_0_[15]\,
      \result_E1_reg[13]_2\ => \in4x_E1_reg_n_0_[14]\,
      \result_E1_reg[14]\ => \in4x_E1_reg_n_0_[13]\,
      \result_E1_reg[14]_0\ => \in4x_E1_reg_n_0_[12]\,
      \result_E1_reg[14]_1\ => \in4x_E1_reg_n_0_[11]\,
      \result_E1_reg[14]_2\ => \in4x_E1_reg_n_0_[10]\,
      \result_E1_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(19 downto 16),
      \result_E1_reg[15]_0\ => \in4x_E1_reg_n_0_[5]\,
      \result_E1_reg[15]_1\ => \in4x_E1_reg_n_0_[4]\,
      \result_E1_reg[15]_2\ => \in4x_E1_reg_n_0_[3]\,
      \result_E1_reg[15]_3\ => \in4x_E1_reg_n_0_[2]\,
      \result_E1_reg[15]_4\ => \in4x_E1_reg_n_0_[9]\,
      \result_E1_reg[15]_5\ => \in4x_E1_reg_n_0_[8]\,
      \result_E1_reg[15]_6\ => \in4x_E1_reg_n_0_[7]\,
      \result_E1_reg[15]_7\ => \in4x_E1_reg_n_0_[6]\,
      \result_E1_reg[1]\ => \in4x_E1_reg_n_0_[65]\,
      \result_E1_reg[1]_0\ => \in4x_E1_reg_n_0_[64]\,
      \result_E1_reg[1]_1\ => \in4x_E1_reg_n_0_[63]\,
      \result_E1_reg[1]_2\ => \in4x_E1_reg_n_0_[62]\,
      \result_E1_reg[2]\ => \in4x_E1_reg_n_0_[61]\,
      \result_E1_reg[2]_0\ => \in4x_E1_reg_n_0_[60]\,
      \result_E1_reg[2]_1\ => \in4x_E1_reg_n_0_[59]\,
      \result_E1_reg[2]_2\ => \in4x_E1_reg_n_0_[58]\,
      \result_E1_reg[3]\ => \in4x_E1_reg_n_0_[57]\,
      \result_E1_reg[3]_0\ => \in4x_E1_reg_n_0_[56]\,
      \result_E1_reg[3]_1\ => \in4x_E1_reg_n_0_[55]\,
      \result_E1_reg[3]_2\ => \in4x_E1_reg_n_0_[54]\,
      \result_E1_reg[4]\ => \in4x_E1_reg_n_0_[53]\,
      \result_E1_reg[4]_0\ => \in4x_E1_reg_n_0_[52]\,
      \result_E1_reg[4]_1\ => \in4x_E1_reg_n_0_[51]\,
      \result_E1_reg[4]_2\ => \in4x_E1_reg_n_0_[50]\,
      \result_E1_reg[5]\ => \in4x_E1_reg_n_0_[49]\,
      \result_E1_reg[5]_0\ => \in4x_E1_reg_n_0_[48]\,
      \result_E1_reg[5]_1\ => \in4x_E1_reg_n_0_[47]\,
      \result_E1_reg[5]_2\ => \in4x_E1_reg_n_0_[46]\,
      \result_E1_reg[6]\ => \in4x_E1_reg_n_0_[45]\,
      \result_E1_reg[6]_0\ => \in4x_E1_reg_n_0_[44]\,
      \result_E1_reg[6]_1\ => \in4x_E1_reg_n_0_[43]\,
      \result_E1_reg[6]_2\ => \in4x_E1_reg_n_0_[42]\,
      \result_E1_reg[7]\ => \in4x_E1_reg_n_0_[41]\,
      \result_E1_reg[7]_0\ => \in4x_E1_reg_n_0_[40]\,
      \result_E1_reg[7]_1\ => \in4x_E1_reg_n_0_[39]\,
      \result_E1_reg[7]_2\ => \in4x_E1_reg_n_0_[38]\,
      \result_E1_reg[8]\ => \in4x_E1_reg_n_0_[37]\,
      \result_E1_reg[8]_0\ => \in4x_E1_reg_n_0_[36]\,
      \result_E1_reg[8]_1\ => \in4x_E1_reg_n_0_[35]\,
      \result_E1_reg[8]_2\ => \in4x_E1_reg_n_0_[34]\,
      \result_E1_reg[9]\ => \in4x_E1_reg_n_0_[33]\,
      \result_E1_reg[9]_0\ => \in4x_E1_reg_n_0_[32]\,
      \result_E1_reg[9]_1\ => \in4x_E1_reg_n_0_[31]\,
      \result_E1_reg[9]_2\ => \in4x_E1_reg_n_0_[30]\
    );
MISO_rising_edge_1: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge
     port map (
      D(15 downto 0) => in_DDR_A1(15 downto 0),
      Q(69) => \in4x_A1_reg_n_0_[73]\,
      Q(68) => \in4x_A1_reg_n_0_[72]\,
      Q(67) => \in4x_A1_reg_n_0_[71]\,
      Q(66) => \in4x_A1_reg_n_0_[70]\,
      Q(65) => \in4x_A1_reg_n_0_[69]\,
      Q(64) => \in4x_A1_reg_n_0_[68]\,
      Q(63) => \in4x_A1_reg_n_0_[67]\,
      Q(62) => \in4x_A1_reg_n_0_[66]\,
      Q(61) => \in4x_A1_reg_n_0_[65]\,
      Q(60) => \in4x_A1_reg_n_0_[64]\,
      Q(59) => \in4x_A1_reg_n_0_[63]\,
      Q(58) => \in4x_A1_reg_n_0_[62]\,
      Q(57) => \in4x_A1_reg_n_0_[61]\,
      Q(56) => \in4x_A1_reg_n_0_[60]\,
      Q(55) => \in4x_A1_reg_n_0_[59]\,
      Q(54) => \in4x_A1_reg_n_0_[58]\,
      Q(53) => \in4x_A1_reg_n_0_[57]\,
      Q(52) => \in4x_A1_reg_n_0_[56]\,
      Q(51) => \in4x_A1_reg_n_0_[55]\,
      Q(50) => \in4x_A1_reg_n_0_[54]\,
      Q(49) => \in4x_A1_reg_n_0_[53]\,
      Q(48) => \in4x_A1_reg_n_0_[52]\,
      Q(47) => \in4x_A1_reg_n_0_[51]\,
      Q(46) => \in4x_A1_reg_n_0_[50]\,
      Q(45) => \in4x_A1_reg_n_0_[49]\,
      Q(44) => \in4x_A1_reg_n_0_[48]\,
      Q(43) => \in4x_A1_reg_n_0_[47]\,
      Q(42) => \in4x_A1_reg_n_0_[46]\,
      Q(41) => \in4x_A1_reg_n_0_[45]\,
      Q(40) => \in4x_A1_reg_n_0_[44]\,
      Q(39) => \in4x_A1_reg_n_0_[43]\,
      Q(38) => \in4x_A1_reg_n_0_[42]\,
      Q(37) => \in4x_A1_reg_n_0_[41]\,
      Q(36) => \in4x_A1_reg_n_0_[40]\,
      Q(35) => \in4x_A1_reg_n_0_[39]\,
      Q(34) => \in4x_A1_reg_n_0_[38]\,
      Q(33) => \in4x_A1_reg_n_0_[37]\,
      Q(32) => \in4x_A1_reg_n_0_[36]\,
      Q(31) => \in4x_A1_reg_n_0_[35]\,
      Q(30) => \in4x_A1_reg_n_0_[34]\,
      Q(29) => \in4x_A1_reg_n_0_[33]\,
      Q(28) => \in4x_A1_reg_n_0_[32]\,
      Q(27) => \in4x_A1_reg_n_0_[31]\,
      Q(26) => \in4x_A1_reg_n_0_[30]\,
      Q(25) => \in4x_A1_reg_n_0_[29]\,
      Q(24) => \in4x_A1_reg_n_0_[28]\,
      Q(23) => \in4x_A1_reg_n_0_[27]\,
      Q(22) => \in4x_A1_reg_n_0_[26]\,
      Q(21) => \in4x_A1_reg_n_0_[25]\,
      Q(20) => \in4x_A1_reg_n_0_[24]\,
      Q(19) => \in4x_A1_reg_n_0_[23]\,
      Q(18) => \in4x_A1_reg_n_0_[22]\,
      Q(17) => \in4x_A1_reg_n_0_[21]\,
      Q(16) => \in4x_A1_reg_n_0_[20]\,
      Q(15) => \in4x_A1_reg_n_0_[19]\,
      Q(14) => \in4x_A1_reg_n_0_[18]\,
      Q(13) => \in4x_A1_reg_n_0_[17]\,
      Q(12) => \in4x_A1_reg_n_0_[16]\,
      Q(11) => \in4x_A1_reg_n_0_[15]\,
      Q(10) => \in4x_A1_reg_n_0_[14]\,
      Q(9) => \in4x_A1_reg_n_0_[13]\,
      Q(8) => \in4x_A1_reg_n_0_[12]\,
      Q(7) => \in4x_A1_reg_n_0_[11]\,
      Q(6) => \in4x_A1_reg_n_0_[10]\,
      Q(5) => \in4x_A1_reg_n_0_[9]\,
      Q(4) => \in4x_A1_reg_n_0_[8]\,
      Q(3) => \in4x_A1_reg_n_0_[7]\,
      Q(2) => \in4x_A1_reg_n_0_[6]\,
      Q(1) => \in4x_A1_reg_n_0_[5]\,
      Q(0) => \in4x_A1_reg_n_0_[4]\,
      \result_DDR_A1_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(3 downto 0)
    );
MISO_rising_edge_10: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_15
     port map (
      D(15 downto 0) => in_DDR_E2(15 downto 0),
      Q(69) => \in4x_E2_reg_n_0_[73]\,
      Q(68) => \in4x_E2_reg_n_0_[72]\,
      Q(67) => \in4x_E2_reg_n_0_[71]\,
      Q(66) => \in4x_E2_reg_n_0_[70]\,
      Q(65) => \in4x_E2_reg_n_0_[69]\,
      Q(64) => \in4x_E2_reg_n_0_[68]\,
      Q(63) => \in4x_E2_reg_n_0_[67]\,
      Q(62) => \in4x_E2_reg_n_0_[66]\,
      Q(61) => \in4x_E2_reg_n_0_[65]\,
      Q(60) => \in4x_E2_reg_n_0_[64]\,
      Q(59) => \in4x_E2_reg_n_0_[63]\,
      Q(58) => \in4x_E2_reg_n_0_[62]\,
      Q(57) => \in4x_E2_reg_n_0_[61]\,
      Q(56) => \in4x_E2_reg_n_0_[60]\,
      Q(55) => \in4x_E2_reg_n_0_[59]\,
      Q(54) => \in4x_E2_reg_n_0_[58]\,
      Q(53) => \in4x_E2_reg_n_0_[57]\,
      Q(52) => \in4x_E2_reg_n_0_[56]\,
      Q(51) => \in4x_E2_reg_n_0_[55]\,
      Q(50) => \in4x_E2_reg_n_0_[54]\,
      Q(49) => \in4x_E2_reg_n_0_[53]\,
      Q(48) => \in4x_E2_reg_n_0_[52]\,
      Q(47) => \in4x_E2_reg_n_0_[51]\,
      Q(46) => \in4x_E2_reg_n_0_[50]\,
      Q(45) => \in4x_E2_reg_n_0_[49]\,
      Q(44) => \in4x_E2_reg_n_0_[48]\,
      Q(43) => \in4x_E2_reg_n_0_[47]\,
      Q(42) => \in4x_E2_reg_n_0_[46]\,
      Q(41) => \in4x_E2_reg_n_0_[45]\,
      Q(40) => \in4x_E2_reg_n_0_[44]\,
      Q(39) => \in4x_E2_reg_n_0_[43]\,
      Q(38) => \in4x_E2_reg_n_0_[42]\,
      Q(37) => \in4x_E2_reg_n_0_[41]\,
      Q(36) => \in4x_E2_reg_n_0_[40]\,
      Q(35) => \in4x_E2_reg_n_0_[39]\,
      Q(34) => \in4x_E2_reg_n_0_[38]\,
      Q(33) => \in4x_E2_reg_n_0_[37]\,
      Q(32) => \in4x_E2_reg_n_0_[36]\,
      Q(31) => \in4x_E2_reg_n_0_[35]\,
      Q(30) => \in4x_E2_reg_n_0_[34]\,
      Q(29) => \in4x_E2_reg_n_0_[33]\,
      Q(28) => \in4x_E2_reg_n_0_[32]\,
      Q(27) => \in4x_E2_reg_n_0_[31]\,
      Q(26) => \in4x_E2_reg_n_0_[30]\,
      Q(25) => \in4x_E2_reg_n_0_[29]\,
      Q(24) => \in4x_E2_reg_n_0_[28]\,
      Q(23) => \in4x_E2_reg_n_0_[27]\,
      Q(22) => \in4x_E2_reg_n_0_[26]\,
      Q(21) => \in4x_E2_reg_n_0_[25]\,
      Q(20) => \in4x_E2_reg_n_0_[24]\,
      Q(19) => \in4x_E2_reg_n_0_[23]\,
      Q(18) => \in4x_E2_reg_n_0_[22]\,
      Q(17) => \in4x_E2_reg_n_0_[21]\,
      Q(16) => \in4x_E2_reg_n_0_[20]\,
      Q(15) => \in4x_E2_reg_n_0_[19]\,
      Q(14) => \in4x_E2_reg_n_0_[18]\,
      Q(13) => \in4x_E2_reg_n_0_[17]\,
      Q(12) => \in4x_E2_reg_n_0_[16]\,
      Q(11) => \in4x_E2_reg_n_0_[15]\,
      Q(10) => \in4x_E2_reg_n_0_[14]\,
      Q(9) => \in4x_E2_reg_n_0_[13]\,
      Q(8) => \in4x_E2_reg_n_0_[12]\,
      Q(7) => \in4x_E2_reg_n_0_[11]\,
      Q(6) => \in4x_E2_reg_n_0_[10]\,
      Q(5) => \in4x_E2_reg_n_0_[9]\,
      Q(4) => \in4x_E2_reg_n_0_[8]\,
      Q(3) => \in4x_E2_reg_n_0_[7]\,
      Q(2) => \in4x_E2_reg_n_0_[6]\,
      Q(1) => \in4x_E2_reg_n_0_[5]\,
      Q(0) => \in4x_E2_reg_n_0_[4]\,
      \result_DDR_E2_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(19 downto 16)
    );
MISO_rising_edge_11: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_16
     port map (
      D(15 downto 0) => in_DDR_F1(15 downto 0),
      Q(69) => \in4x_F1_reg_n_0_[73]\,
      Q(68) => \in4x_F1_reg_n_0_[72]\,
      Q(67) => \in4x_F1_reg_n_0_[71]\,
      Q(66) => \in4x_F1_reg_n_0_[70]\,
      Q(65) => \in4x_F1_reg_n_0_[69]\,
      Q(64) => \in4x_F1_reg_n_0_[68]\,
      Q(63) => \in4x_F1_reg_n_0_[67]\,
      Q(62) => \in4x_F1_reg_n_0_[66]\,
      Q(61) => \in4x_F1_reg_n_0_[65]\,
      Q(60) => \in4x_F1_reg_n_0_[64]\,
      Q(59) => \in4x_F1_reg_n_0_[63]\,
      Q(58) => \in4x_F1_reg_n_0_[62]\,
      Q(57) => \in4x_F1_reg_n_0_[61]\,
      Q(56) => \in4x_F1_reg_n_0_[60]\,
      Q(55) => \in4x_F1_reg_n_0_[59]\,
      Q(54) => \in4x_F1_reg_n_0_[58]\,
      Q(53) => \in4x_F1_reg_n_0_[57]\,
      Q(52) => \in4x_F1_reg_n_0_[56]\,
      Q(51) => \in4x_F1_reg_n_0_[55]\,
      Q(50) => \in4x_F1_reg_n_0_[54]\,
      Q(49) => \in4x_F1_reg_n_0_[53]\,
      Q(48) => \in4x_F1_reg_n_0_[52]\,
      Q(47) => \in4x_F1_reg_n_0_[51]\,
      Q(46) => \in4x_F1_reg_n_0_[50]\,
      Q(45) => \in4x_F1_reg_n_0_[49]\,
      Q(44) => \in4x_F1_reg_n_0_[48]\,
      Q(43) => \in4x_F1_reg_n_0_[47]\,
      Q(42) => \in4x_F1_reg_n_0_[46]\,
      Q(41) => \in4x_F1_reg_n_0_[45]\,
      Q(40) => \in4x_F1_reg_n_0_[44]\,
      Q(39) => \in4x_F1_reg_n_0_[43]\,
      Q(38) => \in4x_F1_reg_n_0_[42]\,
      Q(37) => \in4x_F1_reg_n_0_[41]\,
      Q(36) => \in4x_F1_reg_n_0_[40]\,
      Q(35) => \in4x_F1_reg_n_0_[39]\,
      Q(34) => \in4x_F1_reg_n_0_[38]\,
      Q(33) => \in4x_F1_reg_n_0_[37]\,
      Q(32) => \in4x_F1_reg_n_0_[36]\,
      Q(31) => \in4x_F1_reg_n_0_[35]\,
      Q(30) => \in4x_F1_reg_n_0_[34]\,
      Q(29) => \in4x_F1_reg_n_0_[33]\,
      Q(28) => \in4x_F1_reg_n_0_[32]\,
      Q(27) => \in4x_F1_reg_n_0_[31]\,
      Q(26) => \in4x_F1_reg_n_0_[30]\,
      Q(25) => \in4x_F1_reg_n_0_[29]\,
      Q(24) => \in4x_F1_reg_n_0_[28]\,
      Q(23) => \in4x_F1_reg_n_0_[27]\,
      Q(22) => \in4x_F1_reg_n_0_[26]\,
      Q(21) => \in4x_F1_reg_n_0_[25]\,
      Q(20) => \in4x_F1_reg_n_0_[24]\,
      Q(19) => \in4x_F1_reg_n_0_[23]\,
      Q(18) => \in4x_F1_reg_n_0_[22]\,
      Q(17) => \in4x_F1_reg_n_0_[21]\,
      Q(16) => \in4x_F1_reg_n_0_[20]\,
      Q(15) => \in4x_F1_reg_n_0_[19]\,
      Q(14) => \in4x_F1_reg_n_0_[18]\,
      Q(13) => \in4x_F1_reg_n_0_[17]\,
      Q(12) => \in4x_F1_reg_n_0_[16]\,
      Q(11) => \in4x_F1_reg_n_0_[15]\,
      Q(10) => \in4x_F1_reg_n_0_[14]\,
      Q(9) => \in4x_F1_reg_n_0_[13]\,
      Q(8) => \in4x_F1_reg_n_0_[12]\,
      Q(7) => \in4x_F1_reg_n_0_[11]\,
      Q(6) => \in4x_F1_reg_n_0_[10]\,
      Q(5) => \in4x_F1_reg_n_0_[9]\,
      Q(4) => \in4x_F1_reg_n_0_[8]\,
      Q(3) => \in4x_F1_reg_n_0_[7]\,
      Q(2) => \in4x_F1_reg_n_0_[6]\,
      Q(1) => \in4x_F1_reg_n_0_[5]\,
      Q(0) => \in4x_F1_reg_n_0_[4]\,
      \result_DDR_F1_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(23 downto 20)
    );
MISO_rising_edge_12: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_17
     port map (
      D(15 downto 0) => in_DDR_F2(15 downto 0),
      Q(69) => \in4x_F2_reg_n_0_[73]\,
      Q(68) => \in4x_F2_reg_n_0_[72]\,
      Q(67) => \in4x_F2_reg_n_0_[71]\,
      Q(66) => \in4x_F2_reg_n_0_[70]\,
      Q(65) => \in4x_F2_reg_n_0_[69]\,
      Q(64) => \in4x_F2_reg_n_0_[68]\,
      Q(63) => \in4x_F2_reg_n_0_[67]\,
      Q(62) => \in4x_F2_reg_n_0_[66]\,
      Q(61) => \in4x_F2_reg_n_0_[65]\,
      Q(60) => \in4x_F2_reg_n_0_[64]\,
      Q(59) => \in4x_F2_reg_n_0_[63]\,
      Q(58) => \in4x_F2_reg_n_0_[62]\,
      Q(57) => \in4x_F2_reg_n_0_[61]\,
      Q(56) => \in4x_F2_reg_n_0_[60]\,
      Q(55) => \in4x_F2_reg_n_0_[59]\,
      Q(54) => \in4x_F2_reg_n_0_[58]\,
      Q(53) => \in4x_F2_reg_n_0_[57]\,
      Q(52) => \in4x_F2_reg_n_0_[56]\,
      Q(51) => \in4x_F2_reg_n_0_[55]\,
      Q(50) => \in4x_F2_reg_n_0_[54]\,
      Q(49) => \in4x_F2_reg_n_0_[53]\,
      Q(48) => \in4x_F2_reg_n_0_[52]\,
      Q(47) => \in4x_F2_reg_n_0_[51]\,
      Q(46) => \in4x_F2_reg_n_0_[50]\,
      Q(45) => \in4x_F2_reg_n_0_[49]\,
      Q(44) => \in4x_F2_reg_n_0_[48]\,
      Q(43) => \in4x_F2_reg_n_0_[47]\,
      Q(42) => \in4x_F2_reg_n_0_[46]\,
      Q(41) => \in4x_F2_reg_n_0_[45]\,
      Q(40) => \in4x_F2_reg_n_0_[44]\,
      Q(39) => \in4x_F2_reg_n_0_[43]\,
      Q(38) => \in4x_F2_reg_n_0_[42]\,
      Q(37) => \in4x_F2_reg_n_0_[41]\,
      Q(36) => \in4x_F2_reg_n_0_[40]\,
      Q(35) => \in4x_F2_reg_n_0_[39]\,
      Q(34) => \in4x_F2_reg_n_0_[38]\,
      Q(33) => \in4x_F2_reg_n_0_[37]\,
      Q(32) => \in4x_F2_reg_n_0_[36]\,
      Q(31) => \in4x_F2_reg_n_0_[35]\,
      Q(30) => \in4x_F2_reg_n_0_[34]\,
      Q(29) => \in4x_F2_reg_n_0_[33]\,
      Q(28) => \in4x_F2_reg_n_0_[32]\,
      Q(27) => \in4x_F2_reg_n_0_[31]\,
      Q(26) => \in4x_F2_reg_n_0_[30]\,
      Q(25) => \in4x_F2_reg_n_0_[29]\,
      Q(24) => \in4x_F2_reg_n_0_[28]\,
      Q(23) => \in4x_F2_reg_n_0_[27]\,
      Q(22) => \in4x_F2_reg_n_0_[26]\,
      Q(21) => \in4x_F2_reg_n_0_[25]\,
      Q(20) => \in4x_F2_reg_n_0_[24]\,
      Q(19) => \in4x_F2_reg_n_0_[23]\,
      Q(18) => \in4x_F2_reg_n_0_[22]\,
      Q(17) => \in4x_F2_reg_n_0_[21]\,
      Q(16) => \in4x_F2_reg_n_0_[20]\,
      Q(15) => \in4x_F2_reg_n_0_[19]\,
      Q(14) => \in4x_F2_reg_n_0_[18]\,
      Q(13) => \in4x_F2_reg_n_0_[17]\,
      Q(12) => \in4x_F2_reg_n_0_[16]\,
      Q(11) => \in4x_F2_reg_n_0_[15]\,
      Q(10) => \in4x_F2_reg_n_0_[14]\,
      Q(9) => \in4x_F2_reg_n_0_[13]\,
      Q(8) => \in4x_F2_reg_n_0_[12]\,
      Q(7) => \in4x_F2_reg_n_0_[11]\,
      Q(6) => \in4x_F2_reg_n_0_[10]\,
      Q(5) => \in4x_F2_reg_n_0_[9]\,
      Q(4) => \in4x_F2_reg_n_0_[8]\,
      Q(3) => \in4x_F2_reg_n_0_[7]\,
      Q(2) => \in4x_F2_reg_n_0_[6]\,
      Q(1) => \in4x_F2_reg_n_0_[5]\,
      Q(0) => \in4x_F2_reg_n_0_[4]\,
      \result_DDR_F2_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(23 downto 20)
    );
MISO_rising_edge_13: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_18
     port map (
      D(15 downto 0) => in_DDR_G1(15 downto 0),
      Q(69) => \in4x_G1_reg_n_0_[73]\,
      Q(68) => \in4x_G1_reg_n_0_[72]\,
      Q(67) => \in4x_G1_reg_n_0_[71]\,
      Q(66) => \in4x_G1_reg_n_0_[70]\,
      Q(65) => \in4x_G1_reg_n_0_[69]\,
      Q(64) => \in4x_G1_reg_n_0_[68]\,
      Q(63) => \in4x_G1_reg_n_0_[67]\,
      Q(62) => \in4x_G1_reg_n_0_[66]\,
      Q(61) => \in4x_G1_reg_n_0_[65]\,
      Q(60) => \in4x_G1_reg_n_0_[64]\,
      Q(59) => \in4x_G1_reg_n_0_[63]\,
      Q(58) => \in4x_G1_reg_n_0_[62]\,
      Q(57) => \in4x_G1_reg_n_0_[61]\,
      Q(56) => \in4x_G1_reg_n_0_[60]\,
      Q(55) => \in4x_G1_reg_n_0_[59]\,
      Q(54) => \in4x_G1_reg_n_0_[58]\,
      Q(53) => \in4x_G1_reg_n_0_[57]\,
      Q(52) => \in4x_G1_reg_n_0_[56]\,
      Q(51) => \in4x_G1_reg_n_0_[55]\,
      Q(50) => \in4x_G1_reg_n_0_[54]\,
      Q(49) => \in4x_G1_reg_n_0_[53]\,
      Q(48) => \in4x_G1_reg_n_0_[52]\,
      Q(47) => \in4x_G1_reg_n_0_[51]\,
      Q(46) => \in4x_G1_reg_n_0_[50]\,
      Q(45) => \in4x_G1_reg_n_0_[49]\,
      Q(44) => \in4x_G1_reg_n_0_[48]\,
      Q(43) => \in4x_G1_reg_n_0_[47]\,
      Q(42) => \in4x_G1_reg_n_0_[46]\,
      Q(41) => \in4x_G1_reg_n_0_[45]\,
      Q(40) => \in4x_G1_reg_n_0_[44]\,
      Q(39) => \in4x_G1_reg_n_0_[43]\,
      Q(38) => \in4x_G1_reg_n_0_[42]\,
      Q(37) => \in4x_G1_reg_n_0_[41]\,
      Q(36) => \in4x_G1_reg_n_0_[40]\,
      Q(35) => \in4x_G1_reg_n_0_[39]\,
      Q(34) => \in4x_G1_reg_n_0_[38]\,
      Q(33) => \in4x_G1_reg_n_0_[37]\,
      Q(32) => \in4x_G1_reg_n_0_[36]\,
      Q(31) => \in4x_G1_reg_n_0_[35]\,
      Q(30) => \in4x_G1_reg_n_0_[34]\,
      Q(29) => \in4x_G1_reg_n_0_[33]\,
      Q(28) => \in4x_G1_reg_n_0_[32]\,
      Q(27) => \in4x_G1_reg_n_0_[31]\,
      Q(26) => \in4x_G1_reg_n_0_[30]\,
      Q(25) => \in4x_G1_reg_n_0_[29]\,
      Q(24) => \in4x_G1_reg_n_0_[28]\,
      Q(23) => \in4x_G1_reg_n_0_[27]\,
      Q(22) => \in4x_G1_reg_n_0_[26]\,
      Q(21) => \in4x_G1_reg_n_0_[25]\,
      Q(20) => \in4x_G1_reg_n_0_[24]\,
      Q(19) => \in4x_G1_reg_n_0_[23]\,
      Q(18) => \in4x_G1_reg_n_0_[22]\,
      Q(17) => \in4x_G1_reg_n_0_[21]\,
      Q(16) => \in4x_G1_reg_n_0_[20]\,
      Q(15) => \in4x_G1_reg_n_0_[19]\,
      Q(14) => \in4x_G1_reg_n_0_[18]\,
      Q(13) => \in4x_G1_reg_n_0_[17]\,
      Q(12) => \in4x_G1_reg_n_0_[16]\,
      Q(11) => \in4x_G1_reg_n_0_[15]\,
      Q(10) => \in4x_G1_reg_n_0_[14]\,
      Q(9) => \in4x_G1_reg_n_0_[13]\,
      Q(8) => \in4x_G1_reg_n_0_[12]\,
      Q(7) => \in4x_G1_reg_n_0_[11]\,
      Q(6) => \in4x_G1_reg_n_0_[10]\,
      Q(5) => \in4x_G1_reg_n_0_[9]\,
      Q(4) => \in4x_G1_reg_n_0_[8]\,
      Q(3) => \in4x_G1_reg_n_0_[7]\,
      Q(2) => \in4x_G1_reg_n_0_[6]\,
      Q(1) => \in4x_G1_reg_n_0_[5]\,
      Q(0) => \in4x_G1_reg_n_0_[4]\,
      \result_DDR_G1_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(27 downto 24)
    );
MISO_rising_edge_14: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_19
     port map (
      D(15 downto 0) => in_DDR_G2(15 downto 0),
      Q(69) => \in4x_G2_reg_n_0_[73]\,
      Q(68) => \in4x_G2_reg_n_0_[72]\,
      Q(67) => \in4x_G2_reg_n_0_[71]\,
      Q(66) => \in4x_G2_reg_n_0_[70]\,
      Q(65) => \in4x_G2_reg_n_0_[69]\,
      Q(64) => \in4x_G2_reg_n_0_[68]\,
      Q(63) => \in4x_G2_reg_n_0_[67]\,
      Q(62) => \in4x_G2_reg_n_0_[66]\,
      Q(61) => \in4x_G2_reg_n_0_[65]\,
      Q(60) => \in4x_G2_reg_n_0_[64]\,
      Q(59) => \in4x_G2_reg_n_0_[63]\,
      Q(58) => \in4x_G2_reg_n_0_[62]\,
      Q(57) => \in4x_G2_reg_n_0_[61]\,
      Q(56) => \in4x_G2_reg_n_0_[60]\,
      Q(55) => \in4x_G2_reg_n_0_[59]\,
      Q(54) => \in4x_G2_reg_n_0_[58]\,
      Q(53) => \in4x_G2_reg_n_0_[57]\,
      Q(52) => \in4x_G2_reg_n_0_[56]\,
      Q(51) => \in4x_G2_reg_n_0_[55]\,
      Q(50) => \in4x_G2_reg_n_0_[54]\,
      Q(49) => \in4x_G2_reg_n_0_[53]\,
      Q(48) => \in4x_G2_reg_n_0_[52]\,
      Q(47) => \in4x_G2_reg_n_0_[51]\,
      Q(46) => \in4x_G2_reg_n_0_[50]\,
      Q(45) => \in4x_G2_reg_n_0_[49]\,
      Q(44) => \in4x_G2_reg_n_0_[48]\,
      Q(43) => \in4x_G2_reg_n_0_[47]\,
      Q(42) => \in4x_G2_reg_n_0_[46]\,
      Q(41) => \in4x_G2_reg_n_0_[45]\,
      Q(40) => \in4x_G2_reg_n_0_[44]\,
      Q(39) => \in4x_G2_reg_n_0_[43]\,
      Q(38) => \in4x_G2_reg_n_0_[42]\,
      Q(37) => \in4x_G2_reg_n_0_[41]\,
      Q(36) => \in4x_G2_reg_n_0_[40]\,
      Q(35) => \in4x_G2_reg_n_0_[39]\,
      Q(34) => \in4x_G2_reg_n_0_[38]\,
      Q(33) => \in4x_G2_reg_n_0_[37]\,
      Q(32) => \in4x_G2_reg_n_0_[36]\,
      Q(31) => \in4x_G2_reg_n_0_[35]\,
      Q(30) => \in4x_G2_reg_n_0_[34]\,
      Q(29) => \in4x_G2_reg_n_0_[33]\,
      Q(28) => \in4x_G2_reg_n_0_[32]\,
      Q(27) => \in4x_G2_reg_n_0_[31]\,
      Q(26) => \in4x_G2_reg_n_0_[30]\,
      Q(25) => \in4x_G2_reg_n_0_[29]\,
      Q(24) => \in4x_G2_reg_n_0_[28]\,
      Q(23) => \in4x_G2_reg_n_0_[27]\,
      Q(22) => \in4x_G2_reg_n_0_[26]\,
      Q(21) => \in4x_G2_reg_n_0_[25]\,
      Q(20) => \in4x_G2_reg_n_0_[24]\,
      Q(19) => \in4x_G2_reg_n_0_[23]\,
      Q(18) => \in4x_G2_reg_n_0_[22]\,
      Q(17) => \in4x_G2_reg_n_0_[21]\,
      Q(16) => \in4x_G2_reg_n_0_[20]\,
      Q(15) => \in4x_G2_reg_n_0_[19]\,
      Q(14) => \in4x_G2_reg_n_0_[18]\,
      Q(13) => \in4x_G2_reg_n_0_[17]\,
      Q(12) => \in4x_G2_reg_n_0_[16]\,
      Q(11) => \in4x_G2_reg_n_0_[15]\,
      Q(10) => \in4x_G2_reg_n_0_[14]\,
      Q(9) => \in4x_G2_reg_n_0_[13]\,
      Q(8) => \in4x_G2_reg_n_0_[12]\,
      Q(7) => \in4x_G2_reg_n_0_[11]\,
      Q(6) => \in4x_G2_reg_n_0_[10]\,
      Q(5) => \in4x_G2_reg_n_0_[9]\,
      Q(4) => \in4x_G2_reg_n_0_[8]\,
      Q(3) => \in4x_G2_reg_n_0_[7]\,
      Q(2) => \in4x_G2_reg_n_0_[6]\,
      Q(1) => \in4x_G2_reg_n_0_[5]\,
      Q(0) => \in4x_G2_reg_n_0_[4]\,
      \result_DDR_G2_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(27 downto 24)
    );
MISO_rising_edge_15: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_20
     port map (
      D(15 downto 0) => in_DDR_H1(15 downto 0),
      Q(69) => \in4x_H1_reg_n_0_[73]\,
      Q(68) => \in4x_H1_reg_n_0_[72]\,
      Q(67) => \in4x_H1_reg_n_0_[71]\,
      Q(66) => \in4x_H1_reg_n_0_[70]\,
      Q(65) => \in4x_H1_reg_n_0_[69]\,
      Q(64) => \in4x_H1_reg_n_0_[68]\,
      Q(63) => \in4x_H1_reg_n_0_[67]\,
      Q(62) => \in4x_H1_reg_n_0_[66]\,
      Q(61) => \in4x_H1_reg_n_0_[65]\,
      Q(60) => \in4x_H1_reg_n_0_[64]\,
      Q(59) => \in4x_H1_reg_n_0_[63]\,
      Q(58) => \in4x_H1_reg_n_0_[62]\,
      Q(57) => \in4x_H1_reg_n_0_[61]\,
      Q(56) => \in4x_H1_reg_n_0_[60]\,
      Q(55) => \in4x_H1_reg_n_0_[59]\,
      Q(54) => \in4x_H1_reg_n_0_[58]\,
      Q(53) => \in4x_H1_reg_n_0_[57]\,
      Q(52) => \in4x_H1_reg_n_0_[56]\,
      Q(51) => \in4x_H1_reg_n_0_[55]\,
      Q(50) => \in4x_H1_reg_n_0_[54]\,
      Q(49) => \in4x_H1_reg_n_0_[53]\,
      Q(48) => \in4x_H1_reg_n_0_[52]\,
      Q(47) => \in4x_H1_reg_n_0_[51]\,
      Q(46) => \in4x_H1_reg_n_0_[50]\,
      Q(45) => \in4x_H1_reg_n_0_[49]\,
      Q(44) => \in4x_H1_reg_n_0_[48]\,
      Q(43) => \in4x_H1_reg_n_0_[47]\,
      Q(42) => \in4x_H1_reg_n_0_[46]\,
      Q(41) => \in4x_H1_reg_n_0_[45]\,
      Q(40) => \in4x_H1_reg_n_0_[44]\,
      Q(39) => \in4x_H1_reg_n_0_[43]\,
      Q(38) => \in4x_H1_reg_n_0_[42]\,
      Q(37) => \in4x_H1_reg_n_0_[41]\,
      Q(36) => \in4x_H1_reg_n_0_[40]\,
      Q(35) => \in4x_H1_reg_n_0_[39]\,
      Q(34) => \in4x_H1_reg_n_0_[38]\,
      Q(33) => \in4x_H1_reg_n_0_[37]\,
      Q(32) => \in4x_H1_reg_n_0_[36]\,
      Q(31) => \in4x_H1_reg_n_0_[35]\,
      Q(30) => \in4x_H1_reg_n_0_[34]\,
      Q(29) => \in4x_H1_reg_n_0_[33]\,
      Q(28) => \in4x_H1_reg_n_0_[32]\,
      Q(27) => \in4x_H1_reg_n_0_[31]\,
      Q(26) => \in4x_H1_reg_n_0_[30]\,
      Q(25) => \in4x_H1_reg_n_0_[29]\,
      Q(24) => \in4x_H1_reg_n_0_[28]\,
      Q(23) => \in4x_H1_reg_n_0_[27]\,
      Q(22) => \in4x_H1_reg_n_0_[26]\,
      Q(21) => \in4x_H1_reg_n_0_[25]\,
      Q(20) => \in4x_H1_reg_n_0_[24]\,
      Q(19) => \in4x_H1_reg_n_0_[23]\,
      Q(18) => \in4x_H1_reg_n_0_[22]\,
      Q(17) => \in4x_H1_reg_n_0_[21]\,
      Q(16) => \in4x_H1_reg_n_0_[20]\,
      Q(15) => \in4x_H1_reg_n_0_[19]\,
      Q(14) => \in4x_H1_reg_n_0_[18]\,
      Q(13) => \in4x_H1_reg_n_0_[17]\,
      Q(12) => \in4x_H1_reg_n_0_[16]\,
      Q(11) => \in4x_H1_reg_n_0_[15]\,
      Q(10) => \in4x_H1_reg_n_0_[14]\,
      Q(9) => \in4x_H1_reg_n_0_[13]\,
      Q(8) => \in4x_H1_reg_n_0_[12]\,
      Q(7) => \in4x_H1_reg_n_0_[11]\,
      Q(6) => \in4x_H1_reg_n_0_[10]\,
      Q(5) => \in4x_H1_reg_n_0_[9]\,
      Q(4) => \in4x_H1_reg_n_0_[8]\,
      Q(3) => \in4x_H1_reg_n_0_[7]\,
      Q(2) => \in4x_H1_reg_n_0_[6]\,
      Q(1) => \in4x_H1_reg_n_0_[5]\,
      Q(0) => \in4x_H1_reg_n_0_[4]\,
      \result_DDR_H1_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(31 downto 28)
    );
MISO_rising_edge_16: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_21
     port map (
      D(15 downto 0) => in_DDR_H2(15 downto 0),
      Q(69) => \in4x_H2_reg_n_0_[73]\,
      Q(68) => \in4x_H2_reg_n_0_[72]\,
      Q(67) => \in4x_H2_reg_n_0_[71]\,
      Q(66) => \in4x_H2_reg_n_0_[70]\,
      Q(65) => \in4x_H2_reg_n_0_[69]\,
      Q(64) => \in4x_H2_reg_n_0_[68]\,
      Q(63) => \in4x_H2_reg_n_0_[67]\,
      Q(62) => \in4x_H2_reg_n_0_[66]\,
      Q(61) => \in4x_H2_reg_n_0_[65]\,
      Q(60) => \in4x_H2_reg_n_0_[64]\,
      Q(59) => \in4x_H2_reg_n_0_[63]\,
      Q(58) => \in4x_H2_reg_n_0_[62]\,
      Q(57) => \in4x_H2_reg_n_0_[61]\,
      Q(56) => \in4x_H2_reg_n_0_[60]\,
      Q(55) => \in4x_H2_reg_n_0_[59]\,
      Q(54) => \in4x_H2_reg_n_0_[58]\,
      Q(53) => \in4x_H2_reg_n_0_[57]\,
      Q(52) => \in4x_H2_reg_n_0_[56]\,
      Q(51) => \in4x_H2_reg_n_0_[55]\,
      Q(50) => \in4x_H2_reg_n_0_[54]\,
      Q(49) => \in4x_H2_reg_n_0_[53]\,
      Q(48) => \in4x_H2_reg_n_0_[52]\,
      Q(47) => \in4x_H2_reg_n_0_[51]\,
      Q(46) => \in4x_H2_reg_n_0_[50]\,
      Q(45) => \in4x_H2_reg_n_0_[49]\,
      Q(44) => \in4x_H2_reg_n_0_[48]\,
      Q(43) => \in4x_H2_reg_n_0_[47]\,
      Q(42) => \in4x_H2_reg_n_0_[46]\,
      Q(41) => \in4x_H2_reg_n_0_[45]\,
      Q(40) => \in4x_H2_reg_n_0_[44]\,
      Q(39) => \in4x_H2_reg_n_0_[43]\,
      Q(38) => \in4x_H2_reg_n_0_[42]\,
      Q(37) => \in4x_H2_reg_n_0_[41]\,
      Q(36) => \in4x_H2_reg_n_0_[40]\,
      Q(35) => \in4x_H2_reg_n_0_[39]\,
      Q(34) => \in4x_H2_reg_n_0_[38]\,
      Q(33) => \in4x_H2_reg_n_0_[37]\,
      Q(32) => \in4x_H2_reg_n_0_[36]\,
      Q(31) => \in4x_H2_reg_n_0_[35]\,
      Q(30) => \in4x_H2_reg_n_0_[34]\,
      Q(29) => \in4x_H2_reg_n_0_[33]\,
      Q(28) => \in4x_H2_reg_n_0_[32]\,
      Q(27) => \in4x_H2_reg_n_0_[31]\,
      Q(26) => \in4x_H2_reg_n_0_[30]\,
      Q(25) => \in4x_H2_reg_n_0_[29]\,
      Q(24) => \in4x_H2_reg_n_0_[28]\,
      Q(23) => \in4x_H2_reg_n_0_[27]\,
      Q(22) => \in4x_H2_reg_n_0_[26]\,
      Q(21) => \in4x_H2_reg_n_0_[25]\,
      Q(20) => \in4x_H2_reg_n_0_[24]\,
      Q(19) => \in4x_H2_reg_n_0_[23]\,
      Q(18) => \in4x_H2_reg_n_0_[22]\,
      Q(17) => \in4x_H2_reg_n_0_[21]\,
      Q(16) => \in4x_H2_reg_n_0_[20]\,
      Q(15) => \in4x_H2_reg_n_0_[19]\,
      Q(14) => \in4x_H2_reg_n_0_[18]\,
      Q(13) => \in4x_H2_reg_n_0_[17]\,
      Q(12) => \in4x_H2_reg_n_0_[16]\,
      Q(11) => \in4x_H2_reg_n_0_[15]\,
      Q(10) => \in4x_H2_reg_n_0_[14]\,
      Q(9) => \in4x_H2_reg_n_0_[13]\,
      Q(8) => \in4x_H2_reg_n_0_[12]\,
      Q(7) => \in4x_H2_reg_n_0_[11]\,
      Q(6) => \in4x_H2_reg_n_0_[10]\,
      Q(5) => \in4x_H2_reg_n_0_[9]\,
      Q(4) => \in4x_H2_reg_n_0_[8]\,
      Q(3) => \in4x_H2_reg_n_0_[7]\,
      Q(2) => \in4x_H2_reg_n_0_[6]\,
      Q(1) => \in4x_H2_reg_n_0_[5]\,
      Q(0) => \in4x_H2_reg_n_0_[4]\,
      \result_DDR_H2_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(31 downto 28)
    );
MISO_rising_edge_2: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_22
     port map (
      D(15 downto 0) => in_DDR_A2(15 downto 0),
      \result_DDR_A2_reg[0]\ => \in4x_A2_reg_n_0_[71]\,
      \result_DDR_A2_reg[0]_0\ => \in4x_A2_reg_n_0_[70]\,
      \result_DDR_A2_reg[0]_1\ => \in4x_A2_reg_n_0_[69]\,
      \result_DDR_A2_reg[0]_2\ => \in4x_A2_reg_n_0_[68]\,
      \result_DDR_A2_reg[0]_3\ => \in4x_A2_reg_n_0_[73]\,
      \result_DDR_A2_reg[0]_4\ => \in4x_A2_reg_n_0_[72]\,
      \result_DDR_A2_reg[10]\ => \in4x_A2_reg_n_0_[31]\,
      \result_DDR_A2_reg[10]_0\ => \in4x_A2_reg_n_0_[30]\,
      \result_DDR_A2_reg[10]_1\ => \in4x_A2_reg_n_0_[29]\,
      \result_DDR_A2_reg[10]_2\ => \in4x_A2_reg_n_0_[28]\,
      \result_DDR_A2_reg[11]\ => \in4x_A2_reg_n_0_[27]\,
      \result_DDR_A2_reg[11]_0\ => \in4x_A2_reg_n_0_[26]\,
      \result_DDR_A2_reg[11]_1\ => \in4x_A2_reg_n_0_[25]\,
      \result_DDR_A2_reg[11]_2\ => \in4x_A2_reg_n_0_[24]\,
      \result_DDR_A2_reg[12]\ => \in4x_A2_reg_n_0_[23]\,
      \result_DDR_A2_reg[12]_0\ => \in4x_A2_reg_n_0_[22]\,
      \result_DDR_A2_reg[12]_1\ => \in4x_A2_reg_n_0_[21]\,
      \result_DDR_A2_reg[12]_2\ => \in4x_A2_reg_n_0_[20]\,
      \result_DDR_A2_reg[13]\ => \in4x_A2_reg_n_0_[19]\,
      \result_DDR_A2_reg[13]_0\ => \in4x_A2_reg_n_0_[18]\,
      \result_DDR_A2_reg[13]_1\ => \in4x_A2_reg_n_0_[17]\,
      \result_DDR_A2_reg[13]_2\ => \in4x_A2_reg_n_0_[16]\,
      \result_DDR_A2_reg[14]\ => \in4x_A2_reg_n_0_[15]\,
      \result_DDR_A2_reg[14]_0\ => \in4x_A2_reg_n_0_[14]\,
      \result_DDR_A2_reg[14]_1\ => \in4x_A2_reg_n_0_[13]\,
      \result_DDR_A2_reg[14]_2\ => \in4x_A2_reg_n_0_[12]\,
      \result_DDR_A2_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(3 downto 0),
      \result_DDR_A2_reg[15]_0\ => \in4x_A2_reg_n_0_[7]\,
      \result_DDR_A2_reg[15]_1\ => \in4x_A2_reg_n_0_[6]\,
      \result_DDR_A2_reg[15]_2\ => \in4x_A2_reg_n_0_[5]\,
      \result_DDR_A2_reg[15]_3\ => \in4x_A2_reg_n_0_[4]\,
      \result_DDR_A2_reg[15]_4\ => \in4x_A2_reg_n_0_[11]\,
      \result_DDR_A2_reg[15]_5\ => \in4x_A2_reg_n_0_[10]\,
      \result_DDR_A2_reg[15]_6\ => \in4x_A2_reg_n_0_[9]\,
      \result_DDR_A2_reg[15]_7\ => \in4x_A2_reg_n_0_[8]\,
      \result_DDR_A2_reg[1]\ => \in4x_A2_reg_n_0_[67]\,
      \result_DDR_A2_reg[1]_0\ => \in4x_A2_reg_n_0_[66]\,
      \result_DDR_A2_reg[1]_1\ => \in4x_A2_reg_n_0_[65]\,
      \result_DDR_A2_reg[1]_2\ => \in4x_A2_reg_n_0_[64]\,
      \result_DDR_A2_reg[2]\ => \in4x_A2_reg_n_0_[63]\,
      \result_DDR_A2_reg[2]_0\ => \in4x_A2_reg_n_0_[62]\,
      \result_DDR_A2_reg[2]_1\ => \in4x_A2_reg_n_0_[61]\,
      \result_DDR_A2_reg[2]_2\ => \in4x_A2_reg_n_0_[60]\,
      \result_DDR_A2_reg[3]\ => \in4x_A2_reg_n_0_[59]\,
      \result_DDR_A2_reg[3]_0\ => \in4x_A2_reg_n_0_[58]\,
      \result_DDR_A2_reg[3]_1\ => \in4x_A2_reg_n_0_[57]\,
      \result_DDR_A2_reg[3]_2\ => \in4x_A2_reg_n_0_[56]\,
      \result_DDR_A2_reg[4]\ => \in4x_A2_reg_n_0_[55]\,
      \result_DDR_A2_reg[4]_0\ => \in4x_A2_reg_n_0_[54]\,
      \result_DDR_A2_reg[4]_1\ => \in4x_A2_reg_n_0_[53]\,
      \result_DDR_A2_reg[4]_2\ => \in4x_A2_reg_n_0_[52]\,
      \result_DDR_A2_reg[5]\ => \in4x_A2_reg_n_0_[51]\,
      \result_DDR_A2_reg[5]_0\ => \in4x_A2_reg_n_0_[50]\,
      \result_DDR_A2_reg[5]_1\ => \in4x_A2_reg_n_0_[49]\,
      \result_DDR_A2_reg[5]_2\ => \in4x_A2_reg_n_0_[48]\,
      \result_DDR_A2_reg[6]\ => \in4x_A2_reg_n_0_[47]\,
      \result_DDR_A2_reg[6]_0\ => \in4x_A2_reg_n_0_[46]\,
      \result_DDR_A2_reg[6]_1\ => \in4x_A2_reg_n_0_[45]\,
      \result_DDR_A2_reg[6]_2\ => \in4x_A2_reg_n_0_[44]\,
      \result_DDR_A2_reg[7]\ => \in4x_A2_reg_n_0_[43]\,
      \result_DDR_A2_reg[7]_0\ => \in4x_A2_reg_n_0_[42]\,
      \result_DDR_A2_reg[7]_1\ => \in4x_A2_reg_n_0_[41]\,
      \result_DDR_A2_reg[7]_2\ => \in4x_A2_reg_n_0_[40]\,
      \result_DDR_A2_reg[8]\ => \in4x_A2_reg_n_0_[39]\,
      \result_DDR_A2_reg[8]_0\ => \in4x_A2_reg_n_0_[38]\,
      \result_DDR_A2_reg[8]_1\ => \in4x_A2_reg_n_0_[37]\,
      \result_DDR_A2_reg[8]_2\ => \in4x_A2_reg_n_0_[36]\,
      \result_DDR_A2_reg[9]\ => \in4x_A2_reg_n_0_[35]\,
      \result_DDR_A2_reg[9]_0\ => \in4x_A2_reg_n_0_[34]\,
      \result_DDR_A2_reg[9]_1\ => \in4x_A2_reg_n_0_[33]\,
      \result_DDR_A2_reg[9]_2\ => \in4x_A2_reg_n_0_[32]\
    );
MISO_rising_edge_3: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_23
     port map (
      D(15 downto 0) => in_DDR_B1(15 downto 0),
      \result_DDR_B1_reg[0]\ => \in4x_B1_reg_n_0_[71]\,
      \result_DDR_B1_reg[0]_0\ => \in4x_B1_reg_n_0_[70]\,
      \result_DDR_B1_reg[0]_1\ => \in4x_B1_reg_n_0_[69]\,
      \result_DDR_B1_reg[0]_2\ => \in4x_B1_reg_n_0_[68]\,
      \result_DDR_B1_reg[0]_3\ => \in4x_B1_reg_n_0_[73]\,
      \result_DDR_B1_reg[0]_4\ => \in4x_B1_reg_n_0_[72]\,
      \result_DDR_B1_reg[10]\ => \in4x_B1_reg_n_0_[31]\,
      \result_DDR_B1_reg[10]_0\ => \in4x_B1_reg_n_0_[30]\,
      \result_DDR_B1_reg[10]_1\ => \in4x_B1_reg_n_0_[29]\,
      \result_DDR_B1_reg[10]_2\ => \in4x_B1_reg_n_0_[28]\,
      \result_DDR_B1_reg[11]\ => \in4x_B1_reg_n_0_[27]\,
      \result_DDR_B1_reg[11]_0\ => \in4x_B1_reg_n_0_[26]\,
      \result_DDR_B1_reg[11]_1\ => \in4x_B1_reg_n_0_[25]\,
      \result_DDR_B1_reg[11]_2\ => \in4x_B1_reg_n_0_[24]\,
      \result_DDR_B1_reg[12]\ => \in4x_B1_reg_n_0_[23]\,
      \result_DDR_B1_reg[12]_0\ => \in4x_B1_reg_n_0_[22]\,
      \result_DDR_B1_reg[12]_1\ => \in4x_B1_reg_n_0_[21]\,
      \result_DDR_B1_reg[12]_2\ => \in4x_B1_reg_n_0_[20]\,
      \result_DDR_B1_reg[13]\ => \in4x_B1_reg_n_0_[19]\,
      \result_DDR_B1_reg[13]_0\ => \in4x_B1_reg_n_0_[18]\,
      \result_DDR_B1_reg[13]_1\ => \in4x_B1_reg_n_0_[17]\,
      \result_DDR_B1_reg[13]_2\ => \in4x_B1_reg_n_0_[16]\,
      \result_DDR_B1_reg[14]\ => \in4x_B1_reg_n_0_[15]\,
      \result_DDR_B1_reg[14]_0\ => \in4x_B1_reg_n_0_[14]\,
      \result_DDR_B1_reg[14]_1\ => \in4x_B1_reg_n_0_[13]\,
      \result_DDR_B1_reg[14]_2\ => \in4x_B1_reg_n_0_[12]\,
      \result_DDR_B1_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(7 downto 4),
      \result_DDR_B1_reg[15]_0\ => \in4x_B1_reg_n_0_[7]\,
      \result_DDR_B1_reg[15]_1\ => \in4x_B1_reg_n_0_[6]\,
      \result_DDR_B1_reg[15]_2\ => \in4x_B1_reg_n_0_[5]\,
      \result_DDR_B1_reg[15]_3\ => \in4x_B1_reg_n_0_[4]\,
      \result_DDR_B1_reg[15]_4\ => \in4x_B1_reg_n_0_[11]\,
      \result_DDR_B1_reg[15]_5\ => \in4x_B1_reg_n_0_[10]\,
      \result_DDR_B1_reg[15]_6\ => \in4x_B1_reg_n_0_[9]\,
      \result_DDR_B1_reg[15]_7\ => \in4x_B1_reg_n_0_[8]\,
      \result_DDR_B1_reg[1]\ => \in4x_B1_reg_n_0_[67]\,
      \result_DDR_B1_reg[1]_0\ => \in4x_B1_reg_n_0_[66]\,
      \result_DDR_B1_reg[1]_1\ => \in4x_B1_reg_n_0_[65]\,
      \result_DDR_B1_reg[1]_2\ => \in4x_B1_reg_n_0_[64]\,
      \result_DDR_B1_reg[2]\ => \in4x_B1_reg_n_0_[63]\,
      \result_DDR_B1_reg[2]_0\ => \in4x_B1_reg_n_0_[62]\,
      \result_DDR_B1_reg[2]_1\ => \in4x_B1_reg_n_0_[61]\,
      \result_DDR_B1_reg[2]_2\ => \in4x_B1_reg_n_0_[60]\,
      \result_DDR_B1_reg[3]\ => \in4x_B1_reg_n_0_[59]\,
      \result_DDR_B1_reg[3]_0\ => \in4x_B1_reg_n_0_[58]\,
      \result_DDR_B1_reg[3]_1\ => \in4x_B1_reg_n_0_[57]\,
      \result_DDR_B1_reg[3]_2\ => \in4x_B1_reg_n_0_[56]\,
      \result_DDR_B1_reg[4]\ => \in4x_B1_reg_n_0_[55]\,
      \result_DDR_B1_reg[4]_0\ => \in4x_B1_reg_n_0_[54]\,
      \result_DDR_B1_reg[4]_1\ => \in4x_B1_reg_n_0_[53]\,
      \result_DDR_B1_reg[4]_2\ => \in4x_B1_reg_n_0_[52]\,
      \result_DDR_B1_reg[5]\ => \in4x_B1_reg_n_0_[51]\,
      \result_DDR_B1_reg[5]_0\ => \in4x_B1_reg_n_0_[50]\,
      \result_DDR_B1_reg[5]_1\ => \in4x_B1_reg_n_0_[49]\,
      \result_DDR_B1_reg[5]_2\ => \in4x_B1_reg_n_0_[48]\,
      \result_DDR_B1_reg[6]\ => \in4x_B1_reg_n_0_[47]\,
      \result_DDR_B1_reg[6]_0\ => \in4x_B1_reg_n_0_[46]\,
      \result_DDR_B1_reg[6]_1\ => \in4x_B1_reg_n_0_[45]\,
      \result_DDR_B1_reg[6]_2\ => \in4x_B1_reg_n_0_[44]\,
      \result_DDR_B1_reg[7]\ => \in4x_B1_reg_n_0_[43]\,
      \result_DDR_B1_reg[7]_0\ => \in4x_B1_reg_n_0_[42]\,
      \result_DDR_B1_reg[7]_1\ => \in4x_B1_reg_n_0_[41]\,
      \result_DDR_B1_reg[7]_2\ => \in4x_B1_reg_n_0_[40]\,
      \result_DDR_B1_reg[8]\ => \in4x_B1_reg_n_0_[39]\,
      \result_DDR_B1_reg[8]_0\ => \in4x_B1_reg_n_0_[38]\,
      \result_DDR_B1_reg[8]_1\ => \in4x_B1_reg_n_0_[37]\,
      \result_DDR_B1_reg[8]_2\ => \in4x_B1_reg_n_0_[36]\,
      \result_DDR_B1_reg[9]\ => \in4x_B1_reg_n_0_[35]\,
      \result_DDR_B1_reg[9]_0\ => \in4x_B1_reg_n_0_[34]\,
      \result_DDR_B1_reg[9]_1\ => \in4x_B1_reg_n_0_[33]\,
      \result_DDR_B1_reg[9]_2\ => \in4x_B1_reg_n_0_[32]\
    );
MISO_rising_edge_4: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_24
     port map (
      D(15 downto 0) => in_DDR_B2(15 downto 0),
      Q(69) => \in4x_B2_reg_n_0_[73]\,
      Q(68) => \in4x_B2_reg_n_0_[72]\,
      Q(67) => \in4x_B2_reg_n_0_[71]\,
      Q(66) => \in4x_B2_reg_n_0_[70]\,
      Q(65) => \in4x_B2_reg_n_0_[69]\,
      Q(64) => \in4x_B2_reg_n_0_[68]\,
      Q(63) => \in4x_B2_reg_n_0_[67]\,
      Q(62) => \in4x_B2_reg_n_0_[66]\,
      Q(61) => \in4x_B2_reg_n_0_[65]\,
      Q(60) => \in4x_B2_reg_n_0_[64]\,
      Q(59) => \in4x_B2_reg_n_0_[63]\,
      Q(58) => \in4x_B2_reg_n_0_[62]\,
      Q(57) => \in4x_B2_reg_n_0_[61]\,
      Q(56) => \in4x_B2_reg_n_0_[60]\,
      Q(55) => \in4x_B2_reg_n_0_[59]\,
      Q(54) => \in4x_B2_reg_n_0_[58]\,
      Q(53) => \in4x_B2_reg_n_0_[57]\,
      Q(52) => \in4x_B2_reg_n_0_[56]\,
      Q(51) => \in4x_B2_reg_n_0_[55]\,
      Q(50) => \in4x_B2_reg_n_0_[54]\,
      Q(49) => \in4x_B2_reg_n_0_[53]\,
      Q(48) => \in4x_B2_reg_n_0_[52]\,
      Q(47) => \in4x_B2_reg_n_0_[51]\,
      Q(46) => \in4x_B2_reg_n_0_[50]\,
      Q(45) => \in4x_B2_reg_n_0_[49]\,
      Q(44) => \in4x_B2_reg_n_0_[48]\,
      Q(43) => \in4x_B2_reg_n_0_[47]\,
      Q(42) => \in4x_B2_reg_n_0_[46]\,
      Q(41) => \in4x_B2_reg_n_0_[45]\,
      Q(40) => \in4x_B2_reg_n_0_[44]\,
      Q(39) => \in4x_B2_reg_n_0_[43]\,
      Q(38) => \in4x_B2_reg_n_0_[42]\,
      Q(37) => \in4x_B2_reg_n_0_[41]\,
      Q(36) => \in4x_B2_reg_n_0_[40]\,
      Q(35) => \in4x_B2_reg_n_0_[39]\,
      Q(34) => \in4x_B2_reg_n_0_[38]\,
      Q(33) => \in4x_B2_reg_n_0_[37]\,
      Q(32) => \in4x_B2_reg_n_0_[36]\,
      Q(31) => \in4x_B2_reg_n_0_[35]\,
      Q(30) => \in4x_B2_reg_n_0_[34]\,
      Q(29) => \in4x_B2_reg_n_0_[33]\,
      Q(28) => \in4x_B2_reg_n_0_[32]\,
      Q(27) => \in4x_B2_reg_n_0_[31]\,
      Q(26) => \in4x_B2_reg_n_0_[30]\,
      Q(25) => \in4x_B2_reg_n_0_[29]\,
      Q(24) => \in4x_B2_reg_n_0_[28]\,
      Q(23) => \in4x_B2_reg_n_0_[27]\,
      Q(22) => \in4x_B2_reg_n_0_[26]\,
      Q(21) => \in4x_B2_reg_n_0_[25]\,
      Q(20) => \in4x_B2_reg_n_0_[24]\,
      Q(19) => \in4x_B2_reg_n_0_[23]\,
      Q(18) => \in4x_B2_reg_n_0_[22]\,
      Q(17) => \in4x_B2_reg_n_0_[21]\,
      Q(16) => \in4x_B2_reg_n_0_[20]\,
      Q(15) => \in4x_B2_reg_n_0_[19]\,
      Q(14) => \in4x_B2_reg_n_0_[18]\,
      Q(13) => \in4x_B2_reg_n_0_[17]\,
      Q(12) => \in4x_B2_reg_n_0_[16]\,
      Q(11) => \in4x_B2_reg_n_0_[15]\,
      Q(10) => \in4x_B2_reg_n_0_[14]\,
      Q(9) => \in4x_B2_reg_n_0_[13]\,
      Q(8) => \in4x_B2_reg_n_0_[12]\,
      Q(7) => \in4x_B2_reg_n_0_[11]\,
      Q(6) => \in4x_B2_reg_n_0_[10]\,
      Q(5) => \in4x_B2_reg_n_0_[9]\,
      Q(4) => \in4x_B2_reg_n_0_[8]\,
      Q(3) => \in4x_B2_reg_n_0_[7]\,
      Q(2) => \in4x_B2_reg_n_0_[6]\,
      Q(1) => \in4x_B2_reg_n_0_[5]\,
      Q(0) => \in4x_B2_reg_n_0_[4]\,
      \result_DDR_B2_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(7 downto 4)
    );
MISO_rising_edge_5: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_25
     port map (
      D(15 downto 0) => in_DDR_C1(15 downto 0),
      \result_DDR_C1_reg[0]\ => \in4x_C1_reg_n_0_[71]\,
      \result_DDR_C1_reg[0]_0\ => \in4x_C1_reg_n_0_[70]\,
      \result_DDR_C1_reg[0]_1\ => \in4x_C1_reg_n_0_[69]\,
      \result_DDR_C1_reg[0]_2\ => \in4x_C1_reg_n_0_[68]\,
      \result_DDR_C1_reg[0]_3\ => \in4x_C1_reg_n_0_[73]\,
      \result_DDR_C1_reg[0]_4\ => \in4x_C1_reg_n_0_[72]\,
      \result_DDR_C1_reg[10]\ => \in4x_C1_reg_n_0_[31]\,
      \result_DDR_C1_reg[10]_0\ => \in4x_C1_reg_n_0_[30]\,
      \result_DDR_C1_reg[10]_1\ => \in4x_C1_reg_n_0_[29]\,
      \result_DDR_C1_reg[10]_2\ => \in4x_C1_reg_n_0_[28]\,
      \result_DDR_C1_reg[11]\ => \in4x_C1_reg_n_0_[27]\,
      \result_DDR_C1_reg[11]_0\ => \in4x_C1_reg_n_0_[26]\,
      \result_DDR_C1_reg[11]_1\ => \in4x_C1_reg_n_0_[25]\,
      \result_DDR_C1_reg[11]_2\ => \in4x_C1_reg_n_0_[24]\,
      \result_DDR_C1_reg[12]\ => \in4x_C1_reg_n_0_[23]\,
      \result_DDR_C1_reg[12]_0\ => \in4x_C1_reg_n_0_[22]\,
      \result_DDR_C1_reg[12]_1\ => \in4x_C1_reg_n_0_[21]\,
      \result_DDR_C1_reg[12]_2\ => \in4x_C1_reg_n_0_[20]\,
      \result_DDR_C1_reg[13]\ => \in4x_C1_reg_n_0_[19]\,
      \result_DDR_C1_reg[13]_0\ => \in4x_C1_reg_n_0_[18]\,
      \result_DDR_C1_reg[13]_1\ => \in4x_C1_reg_n_0_[17]\,
      \result_DDR_C1_reg[13]_2\ => \in4x_C1_reg_n_0_[16]\,
      \result_DDR_C1_reg[14]\ => \in4x_C1_reg_n_0_[15]\,
      \result_DDR_C1_reg[14]_0\ => \in4x_C1_reg_n_0_[14]\,
      \result_DDR_C1_reg[14]_1\ => \in4x_C1_reg_n_0_[13]\,
      \result_DDR_C1_reg[14]_2\ => \in4x_C1_reg_n_0_[12]\,
      \result_DDR_C1_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(11 downto 8),
      \result_DDR_C1_reg[15]_0\ => \in4x_C1_reg_n_0_[7]\,
      \result_DDR_C1_reg[15]_1\ => \in4x_C1_reg_n_0_[6]\,
      \result_DDR_C1_reg[15]_2\ => \in4x_C1_reg_n_0_[5]\,
      \result_DDR_C1_reg[15]_3\ => \in4x_C1_reg_n_0_[4]\,
      \result_DDR_C1_reg[15]_4\ => \in4x_C1_reg_n_0_[11]\,
      \result_DDR_C1_reg[15]_5\ => \in4x_C1_reg_n_0_[10]\,
      \result_DDR_C1_reg[15]_6\ => \in4x_C1_reg_n_0_[9]\,
      \result_DDR_C1_reg[15]_7\ => \in4x_C1_reg_n_0_[8]\,
      \result_DDR_C1_reg[1]\ => \in4x_C1_reg_n_0_[67]\,
      \result_DDR_C1_reg[1]_0\ => \in4x_C1_reg_n_0_[66]\,
      \result_DDR_C1_reg[1]_1\ => \in4x_C1_reg_n_0_[65]\,
      \result_DDR_C1_reg[1]_2\ => \in4x_C1_reg_n_0_[64]\,
      \result_DDR_C1_reg[2]\ => \in4x_C1_reg_n_0_[63]\,
      \result_DDR_C1_reg[2]_0\ => \in4x_C1_reg_n_0_[62]\,
      \result_DDR_C1_reg[2]_1\ => \in4x_C1_reg_n_0_[61]\,
      \result_DDR_C1_reg[2]_2\ => \in4x_C1_reg_n_0_[60]\,
      \result_DDR_C1_reg[3]\ => \in4x_C1_reg_n_0_[59]\,
      \result_DDR_C1_reg[3]_0\ => \in4x_C1_reg_n_0_[58]\,
      \result_DDR_C1_reg[3]_1\ => \in4x_C1_reg_n_0_[57]\,
      \result_DDR_C1_reg[3]_2\ => \in4x_C1_reg_n_0_[56]\,
      \result_DDR_C1_reg[4]\ => \in4x_C1_reg_n_0_[55]\,
      \result_DDR_C1_reg[4]_0\ => \in4x_C1_reg_n_0_[54]\,
      \result_DDR_C1_reg[4]_1\ => \in4x_C1_reg_n_0_[53]\,
      \result_DDR_C1_reg[4]_2\ => \in4x_C1_reg_n_0_[52]\,
      \result_DDR_C1_reg[5]\ => \in4x_C1_reg_n_0_[51]\,
      \result_DDR_C1_reg[5]_0\ => \in4x_C1_reg_n_0_[50]\,
      \result_DDR_C1_reg[5]_1\ => \in4x_C1_reg_n_0_[49]\,
      \result_DDR_C1_reg[5]_2\ => \in4x_C1_reg_n_0_[48]\,
      \result_DDR_C1_reg[6]\ => \in4x_C1_reg_n_0_[47]\,
      \result_DDR_C1_reg[6]_0\ => \in4x_C1_reg_n_0_[46]\,
      \result_DDR_C1_reg[6]_1\ => \in4x_C1_reg_n_0_[45]\,
      \result_DDR_C1_reg[6]_2\ => \in4x_C1_reg_n_0_[44]\,
      \result_DDR_C1_reg[7]\ => \in4x_C1_reg_n_0_[43]\,
      \result_DDR_C1_reg[7]_0\ => \in4x_C1_reg_n_0_[42]\,
      \result_DDR_C1_reg[7]_1\ => \in4x_C1_reg_n_0_[41]\,
      \result_DDR_C1_reg[7]_2\ => \in4x_C1_reg_n_0_[40]\,
      \result_DDR_C1_reg[8]\ => \in4x_C1_reg_n_0_[39]\,
      \result_DDR_C1_reg[8]_0\ => \in4x_C1_reg_n_0_[38]\,
      \result_DDR_C1_reg[8]_1\ => \in4x_C1_reg_n_0_[37]\,
      \result_DDR_C1_reg[8]_2\ => \in4x_C1_reg_n_0_[36]\,
      \result_DDR_C1_reg[9]\ => \in4x_C1_reg_n_0_[35]\,
      \result_DDR_C1_reg[9]_0\ => \in4x_C1_reg_n_0_[34]\,
      \result_DDR_C1_reg[9]_1\ => \in4x_C1_reg_n_0_[33]\,
      \result_DDR_C1_reg[9]_2\ => \in4x_C1_reg_n_0_[32]\
    );
MISO_rising_edge_6: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_26
     port map (
      D(15 downto 0) => in_DDR_C2(15 downto 0),
      Q(69) => \in4x_C2_reg_n_0_[73]\,
      Q(68) => \in4x_C2_reg_n_0_[72]\,
      Q(67) => \in4x_C2_reg_n_0_[71]\,
      Q(66) => \in4x_C2_reg_n_0_[70]\,
      Q(65) => \in4x_C2_reg_n_0_[69]\,
      Q(64) => \in4x_C2_reg_n_0_[68]\,
      Q(63) => \in4x_C2_reg_n_0_[67]\,
      Q(62) => \in4x_C2_reg_n_0_[66]\,
      Q(61) => \in4x_C2_reg_n_0_[65]\,
      Q(60) => \in4x_C2_reg_n_0_[64]\,
      Q(59) => \in4x_C2_reg_n_0_[63]\,
      Q(58) => \in4x_C2_reg_n_0_[62]\,
      Q(57) => \in4x_C2_reg_n_0_[61]\,
      Q(56) => \in4x_C2_reg_n_0_[60]\,
      Q(55) => \in4x_C2_reg_n_0_[59]\,
      Q(54) => \in4x_C2_reg_n_0_[58]\,
      Q(53) => \in4x_C2_reg_n_0_[57]\,
      Q(52) => \in4x_C2_reg_n_0_[56]\,
      Q(51) => \in4x_C2_reg_n_0_[55]\,
      Q(50) => \in4x_C2_reg_n_0_[54]\,
      Q(49) => \in4x_C2_reg_n_0_[53]\,
      Q(48) => \in4x_C2_reg_n_0_[52]\,
      Q(47) => \in4x_C2_reg_n_0_[51]\,
      Q(46) => \in4x_C2_reg_n_0_[50]\,
      Q(45) => \in4x_C2_reg_n_0_[49]\,
      Q(44) => \in4x_C2_reg_n_0_[48]\,
      Q(43) => \in4x_C2_reg_n_0_[47]\,
      Q(42) => \in4x_C2_reg_n_0_[46]\,
      Q(41) => \in4x_C2_reg_n_0_[45]\,
      Q(40) => \in4x_C2_reg_n_0_[44]\,
      Q(39) => \in4x_C2_reg_n_0_[43]\,
      Q(38) => \in4x_C2_reg_n_0_[42]\,
      Q(37) => \in4x_C2_reg_n_0_[41]\,
      Q(36) => \in4x_C2_reg_n_0_[40]\,
      Q(35) => \in4x_C2_reg_n_0_[39]\,
      Q(34) => \in4x_C2_reg_n_0_[38]\,
      Q(33) => \in4x_C2_reg_n_0_[37]\,
      Q(32) => \in4x_C2_reg_n_0_[36]\,
      Q(31) => \in4x_C2_reg_n_0_[35]\,
      Q(30) => \in4x_C2_reg_n_0_[34]\,
      Q(29) => \in4x_C2_reg_n_0_[33]\,
      Q(28) => \in4x_C2_reg_n_0_[32]\,
      Q(27) => \in4x_C2_reg_n_0_[31]\,
      Q(26) => \in4x_C2_reg_n_0_[30]\,
      Q(25) => \in4x_C2_reg_n_0_[29]\,
      Q(24) => \in4x_C2_reg_n_0_[28]\,
      Q(23) => \in4x_C2_reg_n_0_[27]\,
      Q(22) => \in4x_C2_reg_n_0_[26]\,
      Q(21) => \in4x_C2_reg_n_0_[25]\,
      Q(20) => \in4x_C2_reg_n_0_[24]\,
      Q(19) => \in4x_C2_reg_n_0_[23]\,
      Q(18) => \in4x_C2_reg_n_0_[22]\,
      Q(17) => \in4x_C2_reg_n_0_[21]\,
      Q(16) => \in4x_C2_reg_n_0_[20]\,
      Q(15) => \in4x_C2_reg_n_0_[19]\,
      Q(14) => \in4x_C2_reg_n_0_[18]\,
      Q(13) => \in4x_C2_reg_n_0_[17]\,
      Q(12) => \in4x_C2_reg_n_0_[16]\,
      Q(11) => \in4x_C2_reg_n_0_[15]\,
      Q(10) => \in4x_C2_reg_n_0_[14]\,
      Q(9) => \in4x_C2_reg_n_0_[13]\,
      Q(8) => \in4x_C2_reg_n_0_[12]\,
      Q(7) => \in4x_C2_reg_n_0_[11]\,
      Q(6) => \in4x_C2_reg_n_0_[10]\,
      Q(5) => \in4x_C2_reg_n_0_[9]\,
      Q(4) => \in4x_C2_reg_n_0_[8]\,
      Q(3) => \in4x_C2_reg_n_0_[7]\,
      Q(2) => \in4x_C2_reg_n_0_[6]\,
      Q(1) => \in4x_C2_reg_n_0_[5]\,
      Q(0) => \in4x_C2_reg_n_0_[4]\,
      \result_DDR_C2_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(11 downto 8)
    );
MISO_rising_edge_7: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_27
     port map (
      D(15 downto 0) => in_DDR_D1(15 downto 0),
      \result_DDR_D1_reg[0]\ => \in4x_D1_reg_n_0_[71]\,
      \result_DDR_D1_reg[0]_0\ => \in4x_D1_reg_n_0_[70]\,
      \result_DDR_D1_reg[0]_1\ => \in4x_D1_reg_n_0_[69]\,
      \result_DDR_D1_reg[0]_2\ => \in4x_D1_reg_n_0_[68]\,
      \result_DDR_D1_reg[0]_3\ => \in4x_D1_reg_n_0_[73]\,
      \result_DDR_D1_reg[0]_4\ => \in4x_D1_reg_n_0_[72]\,
      \result_DDR_D1_reg[10]\ => \in4x_D1_reg_n_0_[31]\,
      \result_DDR_D1_reg[10]_0\ => \in4x_D1_reg_n_0_[30]\,
      \result_DDR_D1_reg[10]_1\ => \in4x_D1_reg_n_0_[29]\,
      \result_DDR_D1_reg[10]_2\ => \in4x_D1_reg_n_0_[28]\,
      \result_DDR_D1_reg[11]\ => \in4x_D1_reg_n_0_[27]\,
      \result_DDR_D1_reg[11]_0\ => \in4x_D1_reg_n_0_[26]\,
      \result_DDR_D1_reg[11]_1\ => \in4x_D1_reg_n_0_[25]\,
      \result_DDR_D1_reg[11]_2\ => \in4x_D1_reg_n_0_[24]\,
      \result_DDR_D1_reg[12]\ => \in4x_D1_reg_n_0_[23]\,
      \result_DDR_D1_reg[12]_0\ => \in4x_D1_reg_n_0_[22]\,
      \result_DDR_D1_reg[12]_1\ => \in4x_D1_reg_n_0_[21]\,
      \result_DDR_D1_reg[12]_2\ => \in4x_D1_reg_n_0_[20]\,
      \result_DDR_D1_reg[13]\ => \in4x_D1_reg_n_0_[19]\,
      \result_DDR_D1_reg[13]_0\ => \in4x_D1_reg_n_0_[18]\,
      \result_DDR_D1_reg[13]_1\ => \in4x_D1_reg_n_0_[17]\,
      \result_DDR_D1_reg[13]_2\ => \in4x_D1_reg_n_0_[16]\,
      \result_DDR_D1_reg[14]\ => \in4x_D1_reg_n_0_[15]\,
      \result_DDR_D1_reg[14]_0\ => \in4x_D1_reg_n_0_[14]\,
      \result_DDR_D1_reg[14]_1\ => \in4x_D1_reg_n_0_[13]\,
      \result_DDR_D1_reg[14]_2\ => \in4x_D1_reg_n_0_[12]\,
      \result_DDR_D1_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(15 downto 12),
      \result_DDR_D1_reg[15]_0\ => \in4x_D1_reg_n_0_[7]\,
      \result_DDR_D1_reg[15]_1\ => \in4x_D1_reg_n_0_[6]\,
      \result_DDR_D1_reg[15]_2\ => \in4x_D1_reg_n_0_[5]\,
      \result_DDR_D1_reg[15]_3\ => \in4x_D1_reg_n_0_[4]\,
      \result_DDR_D1_reg[15]_4\ => \in4x_D1_reg_n_0_[11]\,
      \result_DDR_D1_reg[15]_5\ => \in4x_D1_reg_n_0_[10]\,
      \result_DDR_D1_reg[15]_6\ => \in4x_D1_reg_n_0_[9]\,
      \result_DDR_D1_reg[15]_7\ => \in4x_D1_reg_n_0_[8]\,
      \result_DDR_D1_reg[1]\ => \in4x_D1_reg_n_0_[67]\,
      \result_DDR_D1_reg[1]_0\ => \in4x_D1_reg_n_0_[66]\,
      \result_DDR_D1_reg[1]_1\ => \in4x_D1_reg_n_0_[65]\,
      \result_DDR_D1_reg[1]_2\ => \in4x_D1_reg_n_0_[64]\,
      \result_DDR_D1_reg[2]\ => \in4x_D1_reg_n_0_[63]\,
      \result_DDR_D1_reg[2]_0\ => \in4x_D1_reg_n_0_[62]\,
      \result_DDR_D1_reg[2]_1\ => \in4x_D1_reg_n_0_[61]\,
      \result_DDR_D1_reg[2]_2\ => \in4x_D1_reg_n_0_[60]\,
      \result_DDR_D1_reg[3]\ => \in4x_D1_reg_n_0_[59]\,
      \result_DDR_D1_reg[3]_0\ => \in4x_D1_reg_n_0_[58]\,
      \result_DDR_D1_reg[3]_1\ => \in4x_D1_reg_n_0_[57]\,
      \result_DDR_D1_reg[3]_2\ => \in4x_D1_reg_n_0_[56]\,
      \result_DDR_D1_reg[4]\ => \in4x_D1_reg_n_0_[55]\,
      \result_DDR_D1_reg[4]_0\ => \in4x_D1_reg_n_0_[54]\,
      \result_DDR_D1_reg[4]_1\ => \in4x_D1_reg_n_0_[53]\,
      \result_DDR_D1_reg[4]_2\ => \in4x_D1_reg_n_0_[52]\,
      \result_DDR_D1_reg[5]\ => \in4x_D1_reg_n_0_[51]\,
      \result_DDR_D1_reg[5]_0\ => \in4x_D1_reg_n_0_[50]\,
      \result_DDR_D1_reg[5]_1\ => \in4x_D1_reg_n_0_[49]\,
      \result_DDR_D1_reg[5]_2\ => \in4x_D1_reg_n_0_[48]\,
      \result_DDR_D1_reg[6]\ => \in4x_D1_reg_n_0_[47]\,
      \result_DDR_D1_reg[6]_0\ => \in4x_D1_reg_n_0_[46]\,
      \result_DDR_D1_reg[6]_1\ => \in4x_D1_reg_n_0_[45]\,
      \result_DDR_D1_reg[6]_2\ => \in4x_D1_reg_n_0_[44]\,
      \result_DDR_D1_reg[7]\ => \in4x_D1_reg_n_0_[43]\,
      \result_DDR_D1_reg[7]_0\ => \in4x_D1_reg_n_0_[42]\,
      \result_DDR_D1_reg[7]_1\ => \in4x_D1_reg_n_0_[41]\,
      \result_DDR_D1_reg[7]_2\ => \in4x_D1_reg_n_0_[40]\,
      \result_DDR_D1_reg[8]\ => \in4x_D1_reg_n_0_[39]\,
      \result_DDR_D1_reg[8]_0\ => \in4x_D1_reg_n_0_[38]\,
      \result_DDR_D1_reg[8]_1\ => \in4x_D1_reg_n_0_[37]\,
      \result_DDR_D1_reg[8]_2\ => \in4x_D1_reg_n_0_[36]\,
      \result_DDR_D1_reg[9]\ => \in4x_D1_reg_n_0_[35]\,
      \result_DDR_D1_reg[9]_0\ => \in4x_D1_reg_n_0_[34]\,
      \result_DDR_D1_reg[9]_1\ => \in4x_D1_reg_n_0_[33]\,
      \result_DDR_D1_reg[9]_2\ => \in4x_D1_reg_n_0_[32]\
    );
MISO_rising_edge_8: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_28
     port map (
      D(15 downto 0) => in_DDR_D2(15 downto 0),
      \result_DDR_D2_reg[0]\ => \in4x_D2_reg_n_0_[71]\,
      \result_DDR_D2_reg[0]_0\ => \in4x_D2_reg_n_0_[70]\,
      \result_DDR_D2_reg[0]_1\ => \in4x_D2_reg_n_0_[69]\,
      \result_DDR_D2_reg[0]_2\ => \in4x_D2_reg_n_0_[68]\,
      \result_DDR_D2_reg[0]_3\ => \in4x_D2_reg_n_0_[73]\,
      \result_DDR_D2_reg[0]_4\ => \in4x_D2_reg_n_0_[72]\,
      \result_DDR_D2_reg[10]\ => \in4x_D2_reg_n_0_[31]\,
      \result_DDR_D2_reg[10]_0\ => \in4x_D2_reg_n_0_[30]\,
      \result_DDR_D2_reg[10]_1\ => \in4x_D2_reg_n_0_[29]\,
      \result_DDR_D2_reg[10]_2\ => \in4x_D2_reg_n_0_[28]\,
      \result_DDR_D2_reg[11]\ => \in4x_D2_reg_n_0_[27]\,
      \result_DDR_D2_reg[11]_0\ => \in4x_D2_reg_n_0_[26]\,
      \result_DDR_D2_reg[11]_1\ => \in4x_D2_reg_n_0_[25]\,
      \result_DDR_D2_reg[11]_2\ => \in4x_D2_reg_n_0_[24]\,
      \result_DDR_D2_reg[12]\ => \in4x_D2_reg_n_0_[23]\,
      \result_DDR_D2_reg[12]_0\ => \in4x_D2_reg_n_0_[22]\,
      \result_DDR_D2_reg[12]_1\ => \in4x_D2_reg_n_0_[21]\,
      \result_DDR_D2_reg[12]_2\ => \in4x_D2_reg_n_0_[20]\,
      \result_DDR_D2_reg[13]\ => \in4x_D2_reg_n_0_[19]\,
      \result_DDR_D2_reg[13]_0\ => \in4x_D2_reg_n_0_[18]\,
      \result_DDR_D2_reg[13]_1\ => \in4x_D2_reg_n_0_[17]\,
      \result_DDR_D2_reg[13]_2\ => \in4x_D2_reg_n_0_[16]\,
      \result_DDR_D2_reg[14]\ => \in4x_D2_reg_n_0_[15]\,
      \result_DDR_D2_reg[14]_0\ => \in4x_D2_reg_n_0_[14]\,
      \result_DDR_D2_reg[14]_1\ => \in4x_D2_reg_n_0_[13]\,
      \result_DDR_D2_reg[14]_2\ => \in4x_D2_reg_n_0_[12]\,
      \result_DDR_D2_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(15 downto 12),
      \result_DDR_D2_reg[15]_0\ => \in4x_D2_reg_n_0_[7]\,
      \result_DDR_D2_reg[15]_1\ => \in4x_D2_reg_n_0_[6]\,
      \result_DDR_D2_reg[15]_2\ => \in4x_D2_reg_n_0_[5]\,
      \result_DDR_D2_reg[15]_3\ => \in4x_D2_reg_n_0_[4]\,
      \result_DDR_D2_reg[15]_4\ => \in4x_D2_reg_n_0_[11]\,
      \result_DDR_D2_reg[15]_5\ => \in4x_D2_reg_n_0_[10]\,
      \result_DDR_D2_reg[15]_6\ => \in4x_D2_reg_n_0_[9]\,
      \result_DDR_D2_reg[15]_7\ => \in4x_D2_reg_n_0_[8]\,
      \result_DDR_D2_reg[1]\ => \in4x_D2_reg_n_0_[67]\,
      \result_DDR_D2_reg[1]_0\ => \in4x_D2_reg_n_0_[66]\,
      \result_DDR_D2_reg[1]_1\ => \in4x_D2_reg_n_0_[65]\,
      \result_DDR_D2_reg[1]_2\ => \in4x_D2_reg_n_0_[64]\,
      \result_DDR_D2_reg[2]\ => \in4x_D2_reg_n_0_[63]\,
      \result_DDR_D2_reg[2]_0\ => \in4x_D2_reg_n_0_[62]\,
      \result_DDR_D2_reg[2]_1\ => \in4x_D2_reg_n_0_[61]\,
      \result_DDR_D2_reg[2]_2\ => \in4x_D2_reg_n_0_[60]\,
      \result_DDR_D2_reg[3]\ => \in4x_D2_reg_n_0_[59]\,
      \result_DDR_D2_reg[3]_0\ => \in4x_D2_reg_n_0_[58]\,
      \result_DDR_D2_reg[3]_1\ => \in4x_D2_reg_n_0_[57]\,
      \result_DDR_D2_reg[3]_2\ => \in4x_D2_reg_n_0_[56]\,
      \result_DDR_D2_reg[4]\ => \in4x_D2_reg_n_0_[55]\,
      \result_DDR_D2_reg[4]_0\ => \in4x_D2_reg_n_0_[54]\,
      \result_DDR_D2_reg[4]_1\ => \in4x_D2_reg_n_0_[53]\,
      \result_DDR_D2_reg[4]_2\ => \in4x_D2_reg_n_0_[52]\,
      \result_DDR_D2_reg[5]\ => \in4x_D2_reg_n_0_[51]\,
      \result_DDR_D2_reg[5]_0\ => \in4x_D2_reg_n_0_[50]\,
      \result_DDR_D2_reg[5]_1\ => \in4x_D2_reg_n_0_[49]\,
      \result_DDR_D2_reg[5]_2\ => \in4x_D2_reg_n_0_[48]\,
      \result_DDR_D2_reg[6]\ => \in4x_D2_reg_n_0_[47]\,
      \result_DDR_D2_reg[6]_0\ => \in4x_D2_reg_n_0_[46]\,
      \result_DDR_D2_reg[6]_1\ => \in4x_D2_reg_n_0_[45]\,
      \result_DDR_D2_reg[6]_2\ => \in4x_D2_reg_n_0_[44]\,
      \result_DDR_D2_reg[7]\ => \in4x_D2_reg_n_0_[43]\,
      \result_DDR_D2_reg[7]_0\ => \in4x_D2_reg_n_0_[42]\,
      \result_DDR_D2_reg[7]_1\ => \in4x_D2_reg_n_0_[41]\,
      \result_DDR_D2_reg[7]_2\ => \in4x_D2_reg_n_0_[40]\,
      \result_DDR_D2_reg[8]\ => \in4x_D2_reg_n_0_[39]\,
      \result_DDR_D2_reg[8]_0\ => \in4x_D2_reg_n_0_[38]\,
      \result_DDR_D2_reg[8]_1\ => \in4x_D2_reg_n_0_[37]\,
      \result_DDR_D2_reg[8]_2\ => \in4x_D2_reg_n_0_[36]\,
      \result_DDR_D2_reg[9]\ => \in4x_D2_reg_n_0_[35]\,
      \result_DDR_D2_reg[9]_0\ => \in4x_D2_reg_n_0_[34]\,
      \result_DDR_D2_reg[9]_1\ => \in4x_D2_reg_n_0_[33]\,
      \result_DDR_D2_reg[9]_2\ => \in4x_D2_reg_n_0_[32]\
    );
MISO_rising_edge_9: entity work.rhd_axi_tb_rhd_axi_0_0_MISO_rising_edge_29
     port map (
      D(15 downto 0) => in_DDR_E1(15 downto 0),
      \result_DDR_E1_reg[0]\ => \in4x_E1_reg_n_0_[71]\,
      \result_DDR_E1_reg[0]_0\ => \in4x_E1_reg_n_0_[70]\,
      \result_DDR_E1_reg[0]_1\ => \in4x_E1_reg_n_0_[69]\,
      \result_DDR_E1_reg[0]_2\ => \in4x_E1_reg_n_0_[68]\,
      \result_DDR_E1_reg[0]_3\ => \in4x_E1_reg_n_0_[73]\,
      \result_DDR_E1_reg[0]_4\ => \in4x_E1_reg_n_0_[72]\,
      \result_DDR_E1_reg[10]\ => \in4x_E1_reg_n_0_[31]\,
      \result_DDR_E1_reg[10]_0\ => \in4x_E1_reg_n_0_[30]\,
      \result_DDR_E1_reg[10]_1\ => \in4x_E1_reg_n_0_[29]\,
      \result_DDR_E1_reg[10]_2\ => \in4x_E1_reg_n_0_[28]\,
      \result_DDR_E1_reg[11]\ => \in4x_E1_reg_n_0_[27]\,
      \result_DDR_E1_reg[11]_0\ => \in4x_E1_reg_n_0_[26]\,
      \result_DDR_E1_reg[11]_1\ => \in4x_E1_reg_n_0_[25]\,
      \result_DDR_E1_reg[11]_2\ => \in4x_E1_reg_n_0_[24]\,
      \result_DDR_E1_reg[12]\ => \in4x_E1_reg_n_0_[23]\,
      \result_DDR_E1_reg[12]_0\ => \in4x_E1_reg_n_0_[22]\,
      \result_DDR_E1_reg[12]_1\ => \in4x_E1_reg_n_0_[21]\,
      \result_DDR_E1_reg[12]_2\ => \in4x_E1_reg_n_0_[20]\,
      \result_DDR_E1_reg[13]\ => \in4x_E1_reg_n_0_[19]\,
      \result_DDR_E1_reg[13]_0\ => \in4x_E1_reg_n_0_[18]\,
      \result_DDR_E1_reg[13]_1\ => \in4x_E1_reg_n_0_[17]\,
      \result_DDR_E1_reg[13]_2\ => \in4x_E1_reg_n_0_[16]\,
      \result_DDR_E1_reg[14]\ => \in4x_E1_reg_n_0_[15]\,
      \result_DDR_E1_reg[14]_0\ => \in4x_E1_reg_n_0_[14]\,
      \result_DDR_E1_reg[14]_1\ => \in4x_E1_reg_n_0_[13]\,
      \result_DDR_E1_reg[14]_2\ => \in4x_E1_reg_n_0_[12]\,
      \result_DDR_E1_reg[15]\(3 downto 0) => \result_DDR_H2_reg[15]_0\(19 downto 16),
      \result_DDR_E1_reg[15]_0\ => \in4x_E1_reg_n_0_[7]\,
      \result_DDR_E1_reg[15]_1\ => \in4x_E1_reg_n_0_[6]\,
      \result_DDR_E1_reg[15]_2\ => \in4x_E1_reg_n_0_[5]\,
      \result_DDR_E1_reg[15]_3\ => \in4x_E1_reg_n_0_[4]\,
      \result_DDR_E1_reg[15]_4\ => \in4x_E1_reg_n_0_[11]\,
      \result_DDR_E1_reg[15]_5\ => \in4x_E1_reg_n_0_[10]\,
      \result_DDR_E1_reg[15]_6\ => \in4x_E1_reg_n_0_[9]\,
      \result_DDR_E1_reg[15]_7\ => \in4x_E1_reg_n_0_[8]\,
      \result_DDR_E1_reg[1]\ => \in4x_E1_reg_n_0_[67]\,
      \result_DDR_E1_reg[1]_0\ => \in4x_E1_reg_n_0_[66]\,
      \result_DDR_E1_reg[1]_1\ => \in4x_E1_reg_n_0_[65]\,
      \result_DDR_E1_reg[1]_2\ => \in4x_E1_reg_n_0_[64]\,
      \result_DDR_E1_reg[2]\ => \in4x_E1_reg_n_0_[63]\,
      \result_DDR_E1_reg[2]_0\ => \in4x_E1_reg_n_0_[62]\,
      \result_DDR_E1_reg[2]_1\ => \in4x_E1_reg_n_0_[61]\,
      \result_DDR_E1_reg[2]_2\ => \in4x_E1_reg_n_0_[60]\,
      \result_DDR_E1_reg[3]\ => \in4x_E1_reg_n_0_[59]\,
      \result_DDR_E1_reg[3]_0\ => \in4x_E1_reg_n_0_[58]\,
      \result_DDR_E1_reg[3]_1\ => \in4x_E1_reg_n_0_[57]\,
      \result_DDR_E1_reg[3]_2\ => \in4x_E1_reg_n_0_[56]\,
      \result_DDR_E1_reg[4]\ => \in4x_E1_reg_n_0_[55]\,
      \result_DDR_E1_reg[4]_0\ => \in4x_E1_reg_n_0_[54]\,
      \result_DDR_E1_reg[4]_1\ => \in4x_E1_reg_n_0_[53]\,
      \result_DDR_E1_reg[4]_2\ => \in4x_E1_reg_n_0_[52]\,
      \result_DDR_E1_reg[5]\ => \in4x_E1_reg_n_0_[51]\,
      \result_DDR_E1_reg[5]_0\ => \in4x_E1_reg_n_0_[50]\,
      \result_DDR_E1_reg[5]_1\ => \in4x_E1_reg_n_0_[49]\,
      \result_DDR_E1_reg[5]_2\ => \in4x_E1_reg_n_0_[48]\,
      \result_DDR_E1_reg[6]\ => \in4x_E1_reg_n_0_[47]\,
      \result_DDR_E1_reg[6]_0\ => \in4x_E1_reg_n_0_[46]\,
      \result_DDR_E1_reg[6]_1\ => \in4x_E1_reg_n_0_[45]\,
      \result_DDR_E1_reg[6]_2\ => \in4x_E1_reg_n_0_[44]\,
      \result_DDR_E1_reg[7]\ => \in4x_E1_reg_n_0_[43]\,
      \result_DDR_E1_reg[7]_0\ => \in4x_E1_reg_n_0_[42]\,
      \result_DDR_E1_reg[7]_1\ => \in4x_E1_reg_n_0_[41]\,
      \result_DDR_E1_reg[7]_2\ => \in4x_E1_reg_n_0_[40]\,
      \result_DDR_E1_reg[8]\ => \in4x_E1_reg_n_0_[39]\,
      \result_DDR_E1_reg[8]_0\ => \in4x_E1_reg_n_0_[38]\,
      \result_DDR_E1_reg[8]_1\ => \in4x_E1_reg_n_0_[37]\,
      \result_DDR_E1_reg[8]_2\ => \in4x_E1_reg_n_0_[36]\,
      \result_DDR_E1_reg[9]\ => \in4x_E1_reg_n_0_[35]\,
      \result_DDR_E1_reg[9]_0\ => \in4x_E1_reg_n_0_[34]\,
      \result_DDR_E1_reg[9]_1\ => \in4x_E1_reg_n_0_[33]\,
      \result_DDR_E1_reg[9]_2\ => \in4x_E1_reg_n_0_[32]\
    );
\MOSI_cmd[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \MOSI_cmd[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \MOSI_cmd[15]_i_1_n_0\
    );
\MOSI_cmd[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \MOSI_cmd[15]_i_3_n_0\
    );
\MOSI_cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(0),
      Q => \MOSI_cmd_reg_n_0_[0]\,
      R => '0'
    );
\MOSI_cmd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(10),
      Q => p_10_in,
      R => '0'
    );
\MOSI_cmd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(11),
      Q => p_11_in,
      R => '0'
    );
\MOSI_cmd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(12),
      Q => p_12_in,
      R => '0'
    );
\MOSI_cmd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(13),
      Q => p_13_in,
      R => '0'
    );
\MOSI_cmd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(14),
      Q => p_14_in,
      R => '0'
    );
\MOSI_cmd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(15),
      Q => \MOSI_cmd_reg_n_0_[15]\,
      R => '0'
    );
\MOSI_cmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(1),
      Q => p_1_in,
      R => '0'
    );
\MOSI_cmd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(2),
      Q => p_2_in,
      R => '0'
    );
\MOSI_cmd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(3),
      Q => p_3_in,
      R => '0'
    );
\MOSI_cmd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(4),
      Q => p_4_in,
      R => '0'
    );
\MOSI_cmd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(5),
      Q => p_5_in,
      R => '0'
    );
\MOSI_cmd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(6),
      Q => p_6_in,
      R => '0'
    );
\MOSI_cmd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(7),
      Q => p_7_in,
      R => '0'
    );
\MOSI_cmd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(8),
      Q => p_8_in,
      R => '0'
    );
\MOSI_cmd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(9),
      Q => p_9_in,
      R => '0'
    );
MOSI_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => MOSI_reg_i_2_n_0,
      I1 => main_state(5),
      I2 => MOSI_reg_i_3_n_0,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => MOSI_i_4_n_0,
      I5 => \^mosi2\,
      O => MOSI_i_1_n_0
    );
MOSI_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => p_6_in,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => p_7_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => MOSI_i_10_n_0
    );
MOSI_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => p_3_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => MOSI_i_11_n_0
    );
MOSI_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => p_14_in,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \MOSI_cmd_reg_n_0_[15]\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => MOSI_i_12_n_0
    );
MOSI_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => p_10_in,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => p_11_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => MOSI_i_13_n_0
    );
MOSI_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => main_state(5),
      I4 => MOSI_i_9_n_0,
      O => MOSI_i_4_n_0
    );
MOSI_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => p_4_in,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => p_5_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => MOSI_i_10_n_0,
      O => MOSI_i_5_n_0
    );
MOSI_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => \MOSI_cmd_reg_n_0_[0]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => p_1_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => MOSI_i_11_n_0,
      O => MOSI_i_6_n_0
    );
MOSI_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => p_12_in,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => p_13_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => MOSI_i_12_n_0,
      O => MOSI_i_7_n_0
    );
MOSI_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => p_8_in,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => p_9_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => MOSI_i_13_n_0,
      O => MOSI_i_8_n_0
    );
MOSI_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055005701"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => MOSI_i_9_n_0
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => MOSI_i_1_n_0,
      Q => \^mosi2\,
      R => \^s00_axi_aresetn_0\
    );
MOSI_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => MOSI_i_5_n_0,
      I1 => MOSI_i_6_n_0,
      O => MOSI_reg_i_2_n_0,
      S => main_state(4)
    );
MOSI_reg_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => MOSI_i_7_n_0,
      I1 => MOSI_i_8_n_0,
      O => MOSI_reg_i_3_n_0,
      S => main_state(4)
    );
M_AXIS_tlast_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => flag_lastBatch_250M,
      I1 => tlast_flag_bit,
      O => M_AXIS_tlast
    );
SCLK_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033333336"
    )
        port map (
      I0 => main_state(5),
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => SCLK_i_1_n_0
    );
SCLK_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => SCLK_i_1_n_0,
      Q => SCLK,
      R => \^s00_axi_aresetn_0\
    );
SPI_running_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => CS_b_i_2_n_0,
      I3 => main_state(5),
      I4 => SPI_running_reg_n_0,
      O => SPI_running_i_1_n_0
    );
SPI_running_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => SPI_running_i_1_n_0,
      Q => SPI_running_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[0]\,
      O => \ZCheck_channel[0]_i_1_n_0\
    );
\ZCheck_channel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[0]\,
      I1 => \ZCheck_channel_reg_n_0_[1]\,
      O => \ZCheck_channel__0\(1)
    );
\ZCheck_channel[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[0]\,
      I2 => \ZCheck_channel_reg_n_0_[1]\,
      O => \ZCheck_channel__0\(2)
    );
\ZCheck_channel[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[3]\,
      I2 => \ZCheck_channel_reg_n_0_[0]\,
      I3 => \ZCheck_channel_reg_n_0_[1]\,
      O => \ZCheck_channel__0\(3)
    );
\ZCheck_channel[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[3]\,
      I2 => \ZCheck_channel_reg_n_0_[0]\,
      I3 => \ZCheck_channel_reg_n_0_[1]\,
      I4 => \ZCheck_channel_reg_n_0_[4]\,
      O => \ZCheck_channel__0\(4)
    );
\ZCheck_channel[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \ZCheck_channel[5]_i_3_n_0\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => \ZCheck_channel[5]_i_4_n_0\,
      I4 => \ZCheck_channel[5]_i_5_n_0\,
      I5 => main_state(5),
      O => ZCheck_channel
    );
\ZCheck_channel[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[3]\,
      I2 => \ZCheck_channel_reg_n_0_[0]\,
      I3 => \ZCheck_channel_reg_n_0_[1]\,
      I4 => \ZCheck_channel_reg_n_0_[4]\,
      I5 => \ZCheck_channel_reg_n_0_[5]\,
      O => \ZCheck_channel__0\(5)
    );
\ZCheck_channel[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => ZCheck_loop1,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      I5 => \ZCheck_channel[5]_i_6_n_0\,
      O => \ZCheck_channel[5]_i_3_n_0\
    );
\ZCheck_channel[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \channel_reg_n_0_[2]\,
      I1 => \channel_reg_n_0_[3]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[1]\,
      O => \ZCheck_channel[5]_i_4_n_0\
    );
\ZCheck_channel[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \ZCheck_channel[5]_i_5_n_0\
    );
\ZCheck_channel[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[1]\,
      I1 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_channel[5]_i_6_n_0\
    );
\ZCheck_channel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel[0]_i_1_n_0\,
      Q => \ZCheck_channel_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(1),
      Q => \ZCheck_channel_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(2),
      Q => \ZCheck_channel_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(3),
      Q => \ZCheck_channel_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(4),
      Q => \ZCheck_channel_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(5),
      Q => \ZCheck_channel_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_cmd_1[0]_i_1_n_0\
    );
\ZCheck_cmd_1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      O => ZCheck_cmd_10_out(14)
    );
\ZCheck_cmd_1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \ZCheck_cmd_1[15]_i_2_n_0\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => \ZCheck_channel[5]_i_4_n_0\,
      I4 => \ZCheck_channel[5]_i_5_n_0\,
      I5 => main_state(5),
      O => ZCheck_cmd_1
    );
\ZCheck_cmd_1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155FFFFFFFFFFFF"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[3]\,
      I1 => \ZCheck_command_count_reg_n_0_[0]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[2]\,
      I4 => \ZCheck_command_count_reg_n_0_[4]\,
      I5 => ZCheck_loop_reg_n_0,
      O => \ZCheck_cmd_1[15]_i_2_n_0\
    );
\ZCheck_cmd_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => ZCheck_loop_reg_n_0,
      I5 => \ZCheck_cmd_1_reg[4]_0\(8),
      O => ZCheck_cmd_10_out(3)
    );
\ZCheck_cmd_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => ZCheck_loop_reg_n_0,
      I5 => \ZCheck_cmd_1_reg[4]_0\(9),
      O => ZCheck_cmd_10_out(4)
    );
\ZCheck_cmd_1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_1[6]_i_1_n_0\
    );
\ZCheck_cmd_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => \ZCheck_cmd_1[0]_i_1_n_0\,
      Q => \ZCheck_cmd_1_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => ZCheck_cmd_10_out(14),
      Q => \ZCheck_cmd_1_reg_n_0_[14]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => '1',
      Q => \ZCheck_cmd_1_reg_n_0_[15]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => ZCheck_cmd_10_out(3),
      Q => \ZCheck_cmd_1_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => ZCheck_cmd_10_out(4),
      Q => \ZCheck_cmd_1_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => \ZCheck_cmd_1[6]_i_1_n_0\,
      Q => \ZCheck_cmd_1_reg_n_0_[6]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF03FF0F3F0FF2"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[0]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_2__0\(0)
    );
\ZCheck_cmd_2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \ZCheck_cmd_2[15]_i_2_n_0\,
      I4 => \ZCheck_channel[5]_i_5_n_0\,
      I5 => main_state(5),
      O => ZCheck_cmd_2
    );
\ZCheck_cmd_2[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[2]\,
      I3 => \channel_reg_n_0_[5]\,
      O => \ZCheck_cmd_2[15]_i_2_n_0\
    );
\ZCheck_cmd_2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50000505055A5554"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_channel_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[1]\,
      I4 => \ZCheck_command_count_reg_n_0_[0]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_2__0\(1)
    );
\ZCheck_cmd_2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2211221111991198"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_channel_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_2__0\(2)
    );
\ZCheck_cmd_2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000014145252E9E8"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_channel_reg_n_0_[3]\,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      I5 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_cmd_2__0\(3)
    );
\ZCheck_cmd_2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A05AA00AA0AA4"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[0]\,
      I5 => \ZCheck_command_count_reg_n_0_[1]\,
      O => \ZCheck_cmd_2__0\(4)
    );
\ZCheck_cmd_2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515202011115554"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_channel_reg_n_0_[5]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      I5 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_cmd_2__0\(5)
    );
\ZCheck_cmd_2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00105672"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[3]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_cmd_2__0\(6)
    );
\ZCheck_cmd_2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15151514"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      O => \ZCheck_cmd_2__0\(7)
    );
\ZCheck_cmd_2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[0]\,
      I3 => \ZCheck_command_count_reg_n_0_[1]\,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      O => \ZCheck_cmd_2__0\(8)
    );
\ZCheck_cmd_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(0),
      Q => \ZCheck_cmd_2_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => '1',
      Q => \ZCheck_cmd_2_reg_n_0_[15]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(1),
      Q => \ZCheck_cmd_2_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(2),
      Q => \ZCheck_cmd_2_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(3),
      Q => \ZCheck_cmd_2_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(4),
      Q => \ZCheck_cmd_2_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(5),
      Q => \ZCheck_cmd_2_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(6),
      Q => \ZCheck_cmd_2_reg_n_0_[6]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(7),
      Q => \ZCheck_cmd_2_reg_n_0_[7]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(8),
      Q => \ZCheck_cmd_2_reg_n_0_[8]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"407F0000"
    )
        port map (
      I0 => ZCheck_loop1,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[4]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => CS_b_i_4_n_0,
      O => ZCheck_command_count(0)
    );
\ZCheck_command_count[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \ZCheck_cmd_1_reg[4]_0\(7),
      I1 => \ZCheck_sine_cycle__0\(7),
      I2 => \ZCheck_cmd_1_reg[4]_0\(6),
      I3 => \ZCheck_sine_cycle__0\(6),
      I4 => \ZCheck_command_count[0]_i_3_n_0\,
      I5 => \ZCheck_command_count[0]_i_4_n_0\,
      O => ZCheck_loop1
    );
\ZCheck_command_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(3),
      I1 => \ZCheck_cmd_1_reg[4]_0\(3),
      I2 => \ZCheck_cmd_1_reg[4]_0\(5),
      I3 => \ZCheck_sine_cycle__0\(5),
      I4 => \ZCheck_cmd_1_reg[4]_0\(4),
      I5 => \ZCheck_sine_cycle__0\(4),
      O => \ZCheck_command_count[0]_i_3_n_0\
    );
\ZCheck_command_count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(0),
      I1 => \ZCheck_cmd_1_reg[4]_0\(0),
      I2 => \ZCheck_cmd_1_reg[4]_0\(2),
      I3 => \ZCheck_sine_cycle__0\(2),
      I4 => \ZCheck_cmd_1_reg[4]_0\(1),
      I5 => \ZCheck_sine_cycle__0\(1),
      O => \ZCheck_command_count[0]_i_4_n_0\
    );
\ZCheck_command_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07700000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => CS_b_i_4_n_0,
      O => ZCheck_command_count(1)
    );
\ZCheck_command_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"34440000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[0]\,
      I3 => \ZCheck_command_count_reg_n_0_[1]\,
      I4 => CS_b_i_4_n_0,
      O => ZCheck_command_count(2)
    );
\ZCheck_command_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F8000000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[1]\,
      I1 => \ZCheck_command_count_reg_n_0_[0]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => \ZCheck_command_count_reg_n_0_[4]\,
      I5 => CS_b_i_4_n_0,
      O => ZCheck_command_count(3)
    );
\ZCheck_command_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \ZCheck_command_count[4]_i_3_n_0\,
      I2 => main_state(4),
      I3 => \ZCheck_command_count[4]_i_4_n_0\,
      I4 => main_state(5),
      O => \ZCheck_command_count[4]_i_1_n_0\
    );
\ZCheck_command_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800F0F000000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[1]\,
      I1 => \ZCheck_command_count_reg_n_0_[0]\,
      I2 => \ZCheck_command_count_reg_n_0_[4]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      I5 => CS_b_i_4_n_0,
      O => ZCheck_command_count(4)
    );
\ZCheck_command_count[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => CS_b_i_4_n_0,
      I1 => \ZCheck_channel[5]_i_4_n_0\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => \channel_reg_n_0_[4]\,
      I4 => ZCheck_loop_reg_n_0,
      I5 => \ZCheck_command_count[4]_i_5_n_0\,
      O => \ZCheck_command_count[4]_i_3_n_0\
    );
\ZCheck_command_count[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_4_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => ZCheck_run2,
      I4 => flag_lastBatch,
      I5 => ZCheck_run_reg_n_0,
      O => \ZCheck_command_count[4]_i_4_n_0\
    );
\ZCheck_command_count[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555777F"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      O => \ZCheck_command_count[4]_i_5_n_0\
    );
\ZCheck_command_count[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \channel_reg_n_0_[5]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => \channel_reg_n_0_[1]\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[4]\,
      I5 => \channel_reg_n_0_[2]\,
      O => ZCheck_run2
    );
\ZCheck_command_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(0),
      Q => \ZCheck_command_count_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(1),
      Q => \ZCheck_command_count_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(2),
      Q => \ZCheck_command_count_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(3),
      Q => \ZCheck_command_count_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(4),
      Q => \ZCheck_command_count_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
ZCheck_loop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4FFF00004000"
    )
        port map (
      I0 => main_state(4),
      I1 => ZCheck_run1,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => ZCheck_loop_i_3_n_0,
      I4 => main_state(5),
      I5 => ZCheck_loop_reg_n_0,
      O => ZCheck_loop_i_1_n_0
    );
ZCheck_loop_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ZCheck_run_reg_n_0,
      I1 => flag_lastBatch,
      I2 => ZCheck_run2,
      O => ZCheck_run1
    );
ZCheck_loop_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => CS_b_i_4_n_0,
      I1 => \ZCheck_channel[5]_i_4_n_0\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => ZCheck_loop_i_4_n_0,
      I4 => main_state(4),
      I5 => \ZCheck_command_count[4]_i_4_n_0\,
      O => ZCheck_loop_i_3_n_0
    );
ZCheck_loop_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \ZCheck_channel[5]_i_6_n_0\,
      I1 => ZCheck_loop_i_5_n_0,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => ZCheck_loop_reg_n_0,
      I5 => \channel_reg_n_0_[4]\,
      O => ZCheck_loop_i_4_n_0
    );
ZCheck_loop_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => ZCheck_loop2_in,
      I2 => ZCheck_loop_i_7_n_0,
      I3 => \ZCheck_command_count[0]_i_3_n_0\,
      I4 => \ZCheck_command_count[0]_i_4_n_0\,
      O => ZCheck_loop_i_5_n_0
    );
ZCheck_loop_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[3]\,
      I1 => \ZCheck_channel_reg_n_0_[5]\,
      I2 => \ZCheck_channel_reg_n_0_[4]\,
      I3 => \ZCheck_channel_reg_n_0_[2]\,
      I4 => \ZCheck_channel_reg_n_0_[0]\,
      I5 => \ZCheck_channel_reg_n_0_[1]\,
      O => ZCheck_loop2_in
    );
ZCheck_loop_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(6),
      I1 => \ZCheck_cmd_1_reg[4]_0\(6),
      I2 => \ZCheck_sine_cycle__0\(7),
      I3 => \ZCheck_cmd_1_reg[4]_0\(7),
      O => ZCheck_loop_i_7_n_0
    );
ZCheck_loop_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ZCheck_loop_i_1_n_0,
      Q => ZCheck_loop_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
ZCheck_run_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFFF0CAA0C00"
    )
        port map (
      I0 => ZCheck_run_i_2_n_0,
      I1 => ZCheck_run0,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => main_state(5),
      I4 => ZCheck_run_i_4_n_0,
      I5 => ZCheck_run_reg_n_0,
      O => ZCheck_run_i_1_n_0
    );
ZCheck_run_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0C0F0F0"
    )
        port map (
      I0 => ZCheck_run_i_5_n_0,
      I1 => ZCheck_run_i_6_n_0,
      I2 => ZCheck_run0,
      I3 => ZCheck_run1,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => ZCheck_run_i_2_n_0
    );
ZCheck_run_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => reg_risingEdge_impCheck,
      O => ZCheck_run0
    );
ZCheck_run_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888CCCC"
    )
        port map (
      I0 => ZCheck_run_i_6_n_0,
      I1 => ZCheck_run0,
      I2 => ZCheck_run1,
      I3 => ZCheck_run_i_7_n_0,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => ZCheck_run_i_4_n_0
    );
ZCheck_run_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555557"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => ZCheck_run_i_5_n_0
    );
ZCheck_run_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I4 => main_state(4),
      O => ZCheck_run_i_6_n_0
    );
ZCheck_run_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I4 => main_state(4),
      O => ZCheck_run_i_7_n_0
    );
ZCheck_run_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ZCheck_run_i_1_n_0,
      Q => ZCheck_run_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ZCheck_loop1,
      I1 => \ZCheck_sine_cycle__0\(0),
      I2 => main_state(4),
      O => ZCheck_sine_cycle(0)
    );
\ZCheck_sine_cycle[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => ZCheck_loop1,
      I1 => \ZCheck_sine_cycle__0\(0),
      I2 => \ZCheck_sine_cycle__0\(1),
      I3 => main_state(4),
      O => ZCheck_sine_cycle(1)
    );
\ZCheck_sine_cycle[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15400000"
    )
        port map (
      I0 => ZCheck_loop1,
      I1 => \ZCheck_sine_cycle__0\(0),
      I2 => \ZCheck_sine_cycle__0\(1),
      I3 => \ZCheck_sine_cycle__0\(2),
      I4 => main_state(4),
      O => ZCheck_sine_cycle(2)
    );
\ZCheck_sine_cycle[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555400000000000"
    )
        port map (
      I0 => ZCheck_loop1,
      I1 => \ZCheck_sine_cycle__0\(1),
      I2 => \ZCheck_sine_cycle__0\(0),
      I3 => \ZCheck_sine_cycle__0\(2),
      I4 => \ZCheck_sine_cycle__0\(3),
      I5 => main_state(4),
      O => ZCheck_sine_cycle(3)
    );
\ZCheck_sine_cycle[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => ZCheck_loop1,
      I1 => \ZCheck_sine_cycle[4]_i_2_n_0\,
      I2 => \ZCheck_sine_cycle__0\(4),
      I3 => main_state(4),
      O => ZCheck_sine_cycle(4)
    );
\ZCheck_sine_cycle[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(3),
      I1 => \ZCheck_sine_cycle__0\(1),
      I2 => \ZCheck_sine_cycle__0\(0),
      I3 => \ZCheck_sine_cycle__0\(2),
      O => \ZCheck_sine_cycle[4]_i_2_n_0\
    );
\ZCheck_sine_cycle[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => ZCheck_loop1,
      I1 => \ZCheck_sine_cycle[5]_i_2_n_0\,
      I2 => \ZCheck_sine_cycle__0\(5),
      I3 => main_state(4),
      O => ZCheck_sine_cycle(5)
    );
\ZCheck_sine_cycle[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(4),
      I1 => \ZCheck_sine_cycle__0\(2),
      I2 => \ZCheck_sine_cycle__0\(0),
      I3 => \ZCheck_sine_cycle__0\(1),
      I4 => \ZCheck_sine_cycle__0\(3),
      O => \ZCheck_sine_cycle[5]_i_2_n_0\
    );
\ZCheck_sine_cycle[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1400"
    )
        port map (
      I0 => ZCheck_loop1,
      I1 => \ZCheck_sine_cycle[7]_i_4_n_0\,
      I2 => \ZCheck_sine_cycle__0\(6),
      I3 => main_state(4),
      O => ZCheck_sine_cycle(6)
    );
\ZCheck_sine_cycle[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080AA8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => CS_b_i_4_n_0,
      I2 => \ZCheck_sine_cycle[7]_i_3_n_0\,
      I3 => main_state(4),
      I4 => \ZCheck_command_count[4]_i_4_n_0\,
      I5 => main_state(5),
      O => \ZCheck_sine_cycle[7]_i_1_n_0\
    );
\ZCheck_sine_cycle[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15400000"
    )
        port map (
      I0 => ZCheck_loop1,
      I1 => \ZCheck_sine_cycle[7]_i_4_n_0\,
      I2 => \ZCheck_sine_cycle__0\(6),
      I3 => \ZCheck_sine_cycle__0\(7),
      I4 => main_state(4),
      O => ZCheck_sine_cycle(7)
    );
\ZCheck_sine_cycle[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \ZCheck_sine_cycle[7]_i_5_n_0\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => fifo_inst_i_3_n_0,
      I4 => \channel_reg_n_0_[3]\,
      I5 => \channel_reg_n_0_[2]\,
      O => \ZCheck_sine_cycle[7]_i_3_n_0\
    );
\ZCheck_sine_cycle[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(5),
      I1 => \ZCheck_sine_cycle__0\(3),
      I2 => \ZCheck_sine_cycle__0\(1),
      I3 => \ZCheck_sine_cycle__0\(0),
      I4 => \ZCheck_sine_cycle__0\(2),
      I5 => \ZCheck_sine_cycle__0\(4),
      O => \ZCheck_sine_cycle[7]_i_4_n_0\
    );
\ZCheck_sine_cycle[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[0]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_sine_cycle[7]_i_5_n_0\
    );
\ZCheck_sine_cycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(0),
      Q => \ZCheck_sine_cycle__0\(0),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(1),
      Q => \ZCheck_sine_cycle__0\(1),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(2),
      Q => \ZCheck_sine_cycle__0\(2),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(3),
      Q => \ZCheck_sine_cycle__0\(3),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(4),
      Q => \ZCheck_sine_cycle__0\(4),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(5),
      Q => \ZCheck_sine_cycle__0\(5),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(6),
      Q => \ZCheck_sine_cycle__0\(6),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(7),
      Q => \ZCheck_sine_cycle__0\(7),
      R => \^s00_axi_aresetn_0\
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^s00_axi_aresetn_0\
    );
\channel[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => flag_lastchannel,
      O => channel(0)
    );
\channel[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => flag_lastchannel,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[1]\,
      O => channel(1)
    );
\channel[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => flag_lastchannel,
      I2 => fifo_inst_i_3_n_0,
      I3 => \channel_reg_n_0_[2]\,
      O => channel(2)
    );
\channel[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F0000008000"
    )
        port map (
      I0 => \channel_reg_n_0_[2]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => \channel_reg_n_0_[1]\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I4 => flag_lastchannel,
      I5 => \channel_reg_n_0_[3]\,
      O => channel(3)
    );
\channel[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => flag_lastchannel,
      I2 => \channel[4]_i_2_n_0\,
      I3 => \channel_reg_n_0_[4]\,
      O => channel(4)
    );
\channel[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[2]\,
      O => \channel[4]_i_2_n_0\
    );
\channel[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0084"
    )
        port map (
      I0 => main_state(4),
      I1 => CS_b_i_4_n_0,
      I2 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I3 => main_state(5),
      O => \channel[5]_i_1_n_0\
    );
\channel[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \channel[5]_i_3_n_0\,
      O => channel(5)
    );
\channel[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \channel_reg_n_0_[5]\,
      I1 => \channel_reg_n_0_[1]\,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \channel[5]_i_3_n_0\
    );
\channel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(0),
      Q => \channel_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(1),
      Q => \channel_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(2),
      Q => \channel_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(3),
      Q => \channel_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(4),
      Q => \channel_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel(5),
      Q => \channel_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
command_selector_inst: entity work.rhd_axi_tb_rhd_axi_0_0_command_selector
     port map (
      D(15 downto 0) => MOSI_cmd_selected(15 downto 0),
      \MOSI_cmd_reg[3]\ => init_mode_reg_n_0,
      \MOSI_cmd_reg[3]_0\(1 downto 0) => Q(2 downto 1),
      \MOSI_cmd_reg[8]\(5) => \ZCheck_cmd_1_reg_n_0_[15]\,
      \MOSI_cmd_reg[8]\(4) => \ZCheck_cmd_1_reg_n_0_[14]\,
      \MOSI_cmd_reg[8]\(3) => \ZCheck_cmd_1_reg_n_0_[6]\,
      \MOSI_cmd_reg[8]\(2) => \ZCheck_cmd_1_reg_n_0_[4]\,
      \MOSI_cmd_reg[8]\(1) => \ZCheck_cmd_1_reg_n_0_[3]\,
      \MOSI_cmd_reg[8]\(0) => \ZCheck_cmd_1_reg_n_0_[0]\,
      \MOSI_cmd_reg[9]\(9) => \ZCheck_cmd_2_reg_n_0_[15]\,
      \MOSI_cmd_reg[9]\(8) => \ZCheck_cmd_2_reg_n_0_[8]\,
      \MOSI_cmd_reg[9]\(7) => \ZCheck_cmd_2_reg_n_0_[7]\,
      \MOSI_cmd_reg[9]\(6) => \ZCheck_cmd_2_reg_n_0_[6]\,
      \MOSI_cmd_reg[9]\(5) => \ZCheck_cmd_2_reg_n_0_[5]\,
      \MOSI_cmd_reg[9]\(4) => \ZCheck_cmd_2_reg_n_0_[4]\,
      \MOSI_cmd_reg[9]\(3) => \ZCheck_cmd_2_reg_n_0_[3]\,
      \MOSI_cmd_reg[9]\(2) => \ZCheck_cmd_2_reg_n_0_[2]\,
      \MOSI_cmd_reg[9]\(1) => \ZCheck_cmd_2_reg_n_0_[1]\,
      \MOSI_cmd_reg[9]\(0) => \ZCheck_cmd_2_reg_n_0_[0]\,
      Q(5) => \channel_reg_n_0_[5]\,
      Q(4) => \channel_reg_n_0_[4]\,
      Q(3) => \channel_reg_n_0_[3]\,
      Q(2) => \channel_reg_n_0_[2]\,
      Q(1) => \channel_reg_n_0_[1]\,
      Q(0) => \channel_reg_n_0_[0]\
    );
fifo_inst: component rhd_axi_tb_rhd_axi_0_0_fifo_generator_0
     port map (
      din(15) => \rhd_data_out_reg_n_0_[15]\,
      din(14) => \rhd_data_out_reg_n_0_[14]\,
      din(13) => \rhd_data_out_reg_n_0_[13]\,
      din(12) => \rhd_data_out_reg_n_0_[12]\,
      din(11) => \rhd_data_out_reg_n_0_[11]\,
      din(10) => \rhd_data_out_reg_n_0_[10]\,
      din(9) => \rhd_data_out_reg_n_0_[9]\,
      din(8) => \rhd_data_out_reg_n_0_[8]\,
      din(7) => \rhd_data_out_reg_n_0_[7]\,
      din(6) => \rhd_data_out_reg_n_0_[6]\,
      din(5) => \rhd_data_out_reg_n_0_[5]\,
      din(4) => \rhd_data_out_reg_n_0_[4]\,
      din(3) => \rhd_data_out_reg_n_0_[3]\,
      din(2) => \rhd_data_out_reg_n_0_[2]\,
      din(1) => \rhd_data_out_reg_n_0_[1]\,
      din(0) => \rhd_data_out_reg_n_0_[0]\,
      dout(63 downto 0) => data_fifo_out(63 downto 0),
      empty => empty,
      full => NLW_fifo_inst_full_UNCONNECTED,
      rd_clk => M_AXIS_ACLK,
      rd_en => \rd_en0__0\,
      rd_rst_busy => NLW_fifo_inst_rd_rst_busy_UNCONNECTED,
      srst => srst0,
      valid => valid_fifo_out,
      wr_clk => s00_axi_aclk,
      wr_en => wr_en0,
      wr_rst_busy => NLW_fifo_inst_wr_rst_busy_UNCONNECTED
    );
fifo_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => SPI_running_reg_n_0,
      O => srst0
    );
fifo_inst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
        port map (
      I0 => rhd_valid_out_reg_n_0,
      I1 => \channel_reg_n_0_[2]\,
      I2 => \channel_reg_n_0_[4]\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[5]\,
      I5 => fifo_inst_i_3_n_0,
      O => wr_en0
    );
fifo_inst_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \channel_reg_n_0_[1]\,
      I1 => \channel_reg_n_0_[0]\,
      O => fifo_inst_i_3_n_0
    );
\in4x_A1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \result_A1[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[10]_i_1_n_0\
    );
\in4x_A1[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => main_state(1),
      O => in4x_A1(10)
    );
\in4x_A1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[59]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[11]_i_1_n_0\
    );
\in4x_A1[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_A,
      I3 => main_state(1),
      O => in4x_A1(11)
    );
\in4x_A1[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A1[11]_i_3_n_0\
    );
\in4x_A1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => CS_b_i_4_n_0,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[12]_i_1_n_0\
    );
\in4x_A1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO1_A,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_A1(12)
    );
\in4x_A1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \MOSI_cmd[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[13]_i_1_n_0\
    );
\in4x_A1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[54]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[14]_i_1_n_0\
    );
\in4x_A1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[55]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[15]_i_1_n_0\
    );
\in4x_A1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[72]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[16]_i_1_n_0\
    );
\in4x_A1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[73]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[17]_i_1_n_0\
    );
\in4x_A1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \result_A1[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[18]_i_1_n_0\
    );
\in4x_A1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[59]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[19]_i_1_n_0\
    );
\in4x_A1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[68]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[20]_i_1_n_0\
    );
\in4x_A1[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_A,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_A1(20)
    );
\in4x_A1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \MOSI_cmd[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[21]_i_1_n_0\
    );
\in4x_A1[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_A1(13)
    );
\in4x_A1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[54]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[22]_i_1_n_0\
    );
\in4x_A1[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_A,
      I4 => main_state(2),
      O => in4x_A1(14)
    );
\in4x_A1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[55]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[23]_i_1_n_0\
    );
\in4x_A1[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      O => in4x_A1(15)
    );
\in4x_A1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[72]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[24]_i_1_n_0\
    );
\in4x_A1[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_A,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_A1(16)
    );
\in4x_A1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[73]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[25]_i_1_n_0\
    );
\in4x_A1[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_A1(17)
    );
\in4x_A1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \result_A1[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[26]_i_1_n_0\
    );
\in4x_A1[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_A,
      I4 => main_state(2),
      O => in4x_A1(18)
    );
\in4x_A1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[59]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[27]_i_1_n_0\
    );
\in4x_A1[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      O => in4x_A1(19)
    );
\in4x_A1[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(5),
      I2 => main_state(4),
      O => \in4x_A1[27]_i_3_n_0\
    );
\in4x_A1[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => CS_b_i_4_n_0,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[28]_i_1_n_0\
    );
\in4x_A1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO1_A,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_A1(28)
    );
\in4x_A1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \MOSI_cmd[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[29]_i_1_n_0\
    );
\in4x_A1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \result_A1[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[2]_i_1_n_0\
    );
\in4x_A1[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => main_state(1),
      O => in4x_A1(2)
    );
\in4x_A1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[54]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[30]_i_1_n_0\
    );
\in4x_A1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[55]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[31]_i_1_n_0\
    );
\in4x_A1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[72]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[32]_i_1_n_0\
    );
\in4x_A1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[73]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[33]_i_1_n_0\
    );
\in4x_A1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \result_A1[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[34]_i_1_n_0\
    );
\in4x_A1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[59]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[35]_i_1_n_0\
    );
\in4x_A1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[68]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[36]_i_1_n_0\
    );
\in4x_A1[36]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_A,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_A1(36)
    );
\in4x_A1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \MOSI_cmd[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[37]_i_1_n_0\
    );
\in4x_A1[37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_A1(29)
    );
\in4x_A1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[54]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[38]_i_1_n_0\
    );
\in4x_A1[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_A,
      I4 => main_state(2),
      O => in4x_A1(30)
    );
\in4x_A1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[55]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[39]_i_1_n_0\
    );
\in4x_A1[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      O => in4x_A1(31)
    );
\in4x_A1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[59]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[3]_i_1_n_0\
    );
\in4x_A1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_A,
      I3 => main_state(1),
      O => in4x_A1(3)
    );
\in4x_A1[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => \in4x_A1[3]_i_3_n_0\
    );
\in4x_A1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[72]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[40]_i_1_n_0\
    );
\in4x_A1[40]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_A,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_A1(32)
    );
\in4x_A1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[73]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[41]_i_1_n_0\
    );
\in4x_A1[41]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_A1(33)
    );
\in4x_A1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \result_A1[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[42]_i_1_n_0\
    );
\in4x_A1[42]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_A,
      I4 => main_state(2),
      O => in4x_A1(34)
    );
\in4x_A1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[59]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[43]_i_1_n_0\
    );
\in4x_A1[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      O => in4x_A1(35)
    );
\in4x_A1[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => main_state(4),
      I2 => main_state(5),
      O => \in4x_A1[43]_i_3_n_0\
    );
\in4x_A1[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => CS_b_i_4_n_0,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[44]_i_1_n_0\
    );
\in4x_A1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(0),
      I2 => MISO1_A,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_A1(44)
    );
\in4x_A1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \MOSI_cmd[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[45]_i_1_n_0\
    );
\in4x_A1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[54]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[46]_i_1_n_0\
    );
\in4x_A1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[55]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[47]_i_1_n_0\
    );
\in4x_A1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[72]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[48]_i_1_n_0\
    );
\in4x_A1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[73]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[49]_i_1_n_0\
    );
\in4x_A1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[68]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[4]_i_1_n_0\
    );
\in4x_A1[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A,
      I3 => main_state(0),
      O => in4x_A1(4)
    );
\in4x_A1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \result_A1[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[50]_i_1_n_0\
    );
\in4x_A1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[59]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[51]_i_1_n_0\
    );
\in4x_A1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[68]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[52]_i_1_n_0\
    );
\in4x_A1[52]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_A,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_A1(52)
    );
\in4x_A1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \MOSI_cmd[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[53]_i_1_n_0\
    );
\in4x_A1[53]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_A1(45)
    );
\in4x_A1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[54]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[54]_i_1_n_0\
    );
\in4x_A1[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_A,
      I4 => main_state(2),
      O => in4x_A1(46)
    );
\in4x_A1[54]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => main_state(0),
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A1[54]_i_3_n_0\
    );
\in4x_A1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[55]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[55]_i_1_n_0\
    );
\in4x_A1[55]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      O => in4x_A1(47)
    );
\in4x_A1[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A1[55]_i_3_n_0\
    );
\in4x_A1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[72]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[56]_i_1_n_0\
    );
\in4x_A1[56]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_A,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_A1(48)
    );
\in4x_A1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[73]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[57]_i_1_n_0\
    );
\in4x_A1[57]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_A1(49)
    );
\in4x_A1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \result_A1[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[58]_i_1_n_0\
    );
\in4x_A1[58]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_A,
      I4 => main_state(2),
      O => in4x_A1(50)
    );
\in4x_A1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[59]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[59]_i_1_n_0\
    );
\in4x_A1[59]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      O => in4x_A1(51)
    );
\in4x_A1[59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A1[59]_i_3_n_0\
    );
\in4x_A1[59]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => main_state(4),
      I1 => main_state(5),
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[59]_i_4_n_0\
    );
\in4x_A1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \MOSI_cmd[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[5]_i_1_n_0\
    );
\in4x_A1[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_A,
      O => in4x_A1(5)
    );
\in4x_A1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => CS_b_i_4_n_0,
      I3 => main_state(4),
      O => \in4x_A1[60]_i_1_n_0\
    );
\in4x_A1[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(60)
    );
\in4x_A1[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I3 => \MOSI_cmd[15]_i_3_n_0\,
      I4 => main_state(4),
      O => \in4x_A1[61]_i_1_n_0\
    );
\in4x_A1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => \in4x_A1[70]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => main_state(4),
      O => \in4x_A1[62]_i_1_n_0\
    );
\in4x_A1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state[6]_i_4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => main_state(4),
      O => \in4x_A1[63]_i_1_n_0\
    );
\in4x_A1[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => \in4x_A1[72]_i_3_n_0\,
      I4 => main_state(4),
      O => \in4x_A1[64]_i_1_n_0\
    );
\in4x_A1[64]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(64)
    );
\in4x_A1[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I3 => \in4x_A1[73]_i_3_n_0\,
      I4 => main_state(4),
      O => \in4x_A1[65]_i_1_n_0\
    );
\in4x_A1[65]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(65)
    );
\in4x_A1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => \in4x_A1[70]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => main_state(4),
      O => \in4x_A1[66]_i_1_n_0\
    );
\in4x_A1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state[6]_i_4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => main_state(4),
      O => \in4x_A1[67]_i_1_n_0\
    );
\in4x_A1[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I3 => \in4x_A1[68]_i_3_n_0\,
      I4 => main_state(4),
      O => \in4x_A1[68]_i_1_n_0\
    );
\in4x_A1[68]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_A1(68)
    );
\in4x_A1[68]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A1[68]_i_3_n_0\
    );
\in4x_A1[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I3 => \MOSI_cmd[15]_i_3_n_0\,
      I4 => main_state(4),
      O => \in4x_A1[69]_i_1_n_0\
    );
\in4x_A1[69]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(61)
    );
\in4x_A1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[54]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[6]_i_1_n_0\
    );
\in4x_A1[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => main_state(1),
      O => in4x_A1(6)
    );
\in4x_A1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I3 => \in4x_A1[70]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => main_state(4),
      O => \in4x_A1[70]_i_1_n_0\
    );
\in4x_A1[70]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_A,
      O => in4x_A1(62)
    );
\in4x_A1[70]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => \in4x_A1[70]_i_3_n_0\
    );
\in4x_A1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state[6]_i_4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => main_state(4),
      O => \in4x_A1[71]_i_1_n_0\
    );
\in4x_A1[71]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => in4x_A1(63)
    );
\in4x_A1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => \in4x_A1[72]_i_3_n_0\,
      I4 => main_state(4),
      O => \in4x_A1[72]_i_1_n_0\
    );
\in4x_A1[72]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO1_A,
      O => in4x_A1(72)
    );
\in4x_A1[72]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A1[72]_i_3_n_0\
    );
\in4x_A1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => \in4x_A1[73]_i_3_n_0\,
      I4 => main_state(4),
      O => \in4x_A1[73]_i_1_n_0\
    );
\in4x_A1[73]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => in4x_A1(73)
    );
\in4x_A1[73]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A1[73]_i_3_n_0\
    );
\in4x_A1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[55]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[7]_i_1_n_0\
    );
\in4x_A1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_A,
      I3 => main_state(1),
      O => in4x_A1(7)
    );
\in4x_A1[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A1[7]_i_3_n_0\
    );
\in4x_A1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[72]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[8]_i_1_n_0\
    );
\in4x_A1[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_A1(8)
    );
\in4x_A1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \in4x_A1[73]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[9]_i_1_n_0\
    );
\in4x_A1[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_A,
      O => in4x_A1(9)
    );
\in4x_A1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_A1(10),
      Q => \in4x_A1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_A1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_A1(11),
      Q => \in4x_A1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_A1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_A1(12),
      Q => \in4x_A1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_A1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_A1(13),
      Q => \in4x_A1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_A1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_A1(14),
      Q => \in4x_A1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_A1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_A1(15),
      Q => \in4x_A1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_A1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_A1(16),
      Q => \in4x_A1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_A1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_A1(17),
      Q => \in4x_A1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_A1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_A1(18),
      Q => \in4x_A1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_A1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_A1(19),
      Q => \in4x_A1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_A1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_A1(20),
      Q => \in4x_A1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_A1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_A1(13),
      Q => \in4x_A1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_A1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_A1(14),
      Q => \in4x_A1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_A1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_A1(15),
      Q => \in4x_A1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_A1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_A1(16),
      Q => \in4x_A1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_A1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_A1(17),
      Q => \in4x_A1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_A1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_A1(18),
      Q => \in4x_A1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_A1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_A1(19),
      Q => \in4x_A1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_A1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_A1(28),
      Q => \in4x_A1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_A1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_A1(29),
      Q => \in4x_A1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_A1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_A1(2),
      Q => \in4x_A1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_A1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_A1(30),
      Q => \in4x_A1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_A1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_A1(31),
      Q => \in4x_A1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_A1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_A1(32),
      Q => \in4x_A1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_A1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_A1(33),
      Q => \in4x_A1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_A1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_A1(34),
      Q => \in4x_A1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_A1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_A1(35),
      Q => \in4x_A1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_A1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_A1(36),
      Q => \in4x_A1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_A1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_A1(29),
      Q => \in4x_A1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_A1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_A1(30),
      Q => \in4x_A1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_A1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_A1(31),
      Q => \in4x_A1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_A1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_A1(3),
      Q => \in4x_A1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_A1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_A1(32),
      Q => \in4x_A1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_A1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_A1(33),
      Q => \in4x_A1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_A1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_A1(34),
      Q => \in4x_A1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_A1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_A1(35),
      Q => \in4x_A1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_A1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_A1(44),
      Q => \in4x_A1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_A1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_A1(45),
      Q => \in4x_A1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_A1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_A1(46),
      Q => \in4x_A1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_A1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_A1(47),
      Q => \in4x_A1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_A1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_A1(48),
      Q => \in4x_A1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_A1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_A1(49),
      Q => \in4x_A1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_A1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_A1(4),
      Q => \in4x_A1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_A1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_A1(50),
      Q => \in4x_A1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_A1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_A1(51),
      Q => \in4x_A1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_A1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_A1(52),
      Q => \in4x_A1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_A1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_A1(45),
      Q => \in4x_A1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_A1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_A1(46),
      Q => \in4x_A1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_A1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_A1(47),
      Q => \in4x_A1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_A1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_A1(48),
      Q => \in4x_A1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_A1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_A1(49),
      Q => \in4x_A1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_A1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_A1(50),
      Q => \in4x_A1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_A1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_A1(51),
      Q => \in4x_A1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_A1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_A1(5),
      Q => \in4x_A1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_A1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_A1(60),
      Q => \in4x_A1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_A1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_A1(61),
      Q => \in4x_A1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_A1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_A1(62),
      Q => \in4x_A1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_A1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_A1(63),
      Q => \in4x_A1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_A1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_A1(64),
      Q => \in4x_A1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_A1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_A1(65),
      Q => \in4x_A1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_A1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_A1(62),
      Q => \in4x_A1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_A1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_A1(63),
      Q => \in4x_A1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_A1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_A1(68),
      Q => \in4x_A1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_A1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_A1(61),
      Q => \in4x_A1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_A1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_A1(6),
      Q => \in4x_A1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_A1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_A1(62),
      Q => \in4x_A1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_A1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_A1(63),
      Q => \in4x_A1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_A1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_A1(72),
      Q => \in4x_A1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_A1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_A1(73),
      Q => \in4x_A1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_A1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_A1(7),
      Q => \in4x_A1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_A1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_A1(8),
      Q => \in4x_A1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_A1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_A1(9),
      Q => \in4x_A1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_A2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA2A"
    )
        port map (
      I0 => \in4x_A1[10]_i_1_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(4),
      I4 => main_state(5),
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A2[10]_i_1_n_0\
    );
\in4x_A2[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_A,
      O => \in4x_A2[10]_i_2_n_0\
    );
\in4x_A2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA2A"
    )
        port map (
      I0 => \in4x_A1[11]_i_1_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(4),
      I4 => main_state(5),
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A2[11]_i_1_n_0\
    );
\in4x_A2[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I1 => MISO2_A,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => \in4x_A2[11]_i_2_n_0\
    );
\in4x_A2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => CS_b_i_4_n_0,
      I2 => main_state(4),
      I3 => main_state(5),
      I4 => s00_axi_aresetn,
      I5 => \in4x_A1[27]_i_3_n_0\,
      O => \in4x_A2[12]_i_1_n_0\
    );
\in4x_A2[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[13]_i_1_n_0\,
      I1 => \in4x_A1[27]_i_3_n_0\,
      O => \in4x_A2[13]_i_1_n_0\
    );
\in4x_A2[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[14]_i_1_n_0\,
      I1 => \in4x_A1[27]_i_3_n_0\,
      O => \in4x_A2[14]_i_1_n_0\
    );
\in4x_A2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[15]_i_1_n_0\,
      I1 => \in4x_A1[27]_i_3_n_0\,
      O => \in4x_A2[15]_i_1_n_0\
    );
\in4x_A2[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[16]_i_1_n_0\,
      I1 => \in4x_A1[27]_i_3_n_0\,
      O => \in4x_A2[16]_i_1_n_0\
    );
\in4x_A2[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[17]_i_1_n_0\,
      I1 => \in4x_A1[27]_i_3_n_0\,
      O => \in4x_A2[17]_i_1_n_0\
    );
\in4x_A2[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[18]_i_1_n_0\,
      I1 => \in4x_A1[27]_i_3_n_0\,
      O => \in4x_A2[18]_i_1_n_0\
    );
\in4x_A2[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[19]_i_1_n_0\,
      I1 => \in4x_A1[27]_i_3_n_0\,
      O => \in4x_A2[19]_i_1_n_0\
    );
\in4x_A2[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[20]_i_1_n_0\,
      I1 => \in4x_A1[27]_i_3_n_0\,
      O => \in4x_A2[20]_i_1_n_0\
    );
\in4x_A2[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[21]_i_1_n_0\,
      I1 => \in4x_A1[27]_i_3_n_0\,
      O => \in4x_A2[21]_i_1_n_0\
    );
\in4x_A2[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[22]_i_1_n_0\,
      I1 => \in4x_A1[27]_i_3_n_0\,
      O => \in4x_A2[22]_i_1_n_0\
    );
\in4x_A2[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[23]_i_1_n_0\,
      I1 => \in4x_A1[27]_i_3_n_0\,
      O => \in4x_A2[23]_i_1_n_0\
    );
\in4x_A2[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[24]_i_1_n_0\,
      I1 => \in4x_A1[27]_i_3_n_0\,
      O => \in4x_A2[24]_i_1_n_0\
    );
\in4x_A2[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[25]_i_1_n_0\,
      I1 => \in4x_A1[27]_i_3_n_0\,
      O => \in4x_A2[25]_i_1_n_0\
    );
\in4x_A2[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[26]_i_1_n_0\,
      I1 => \in4x_A1[27]_i_3_n_0\,
      O => \in4x_A2[26]_i_1_n_0\
    );
\in4x_A2[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[27]_i_1_n_0\,
      I1 => \in4x_A1[27]_i_3_n_0\,
      O => \in4x_A2[27]_i_1_n_0\
    );
\in4x_A2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => CS_b_i_4_n_0,
      I2 => main_state(4),
      I3 => main_state(5),
      I4 => s00_axi_aresetn,
      I5 => \in4x_A1[43]_i_3_n_0\,
      O => \in4x_A2[28]_i_1_n_0\
    );
\in4x_A2[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[29]_i_1_n_0\,
      I1 => \in4x_A1[43]_i_3_n_0\,
      O => \in4x_A2[29]_i_1_n_0\
    );
\in4x_A2[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[30]_i_1_n_0\,
      I1 => \in4x_A1[43]_i_3_n_0\,
      O => \in4x_A2[30]_i_1_n_0\
    );
\in4x_A2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[31]_i_1_n_0\,
      I1 => \in4x_A1[43]_i_3_n_0\,
      O => \in4x_A2[31]_i_1_n_0\
    );
\in4x_A2[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[32]_i_1_n_0\,
      I1 => \in4x_A1[43]_i_3_n_0\,
      O => \in4x_A2[32]_i_1_n_0\
    );
\in4x_A2[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[33]_i_1_n_0\,
      I1 => \in4x_A1[43]_i_3_n_0\,
      O => \in4x_A2[33]_i_1_n_0\
    );
\in4x_A2[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[34]_i_1_n_0\,
      I1 => \in4x_A1[43]_i_3_n_0\,
      O => \in4x_A2[34]_i_1_n_0\
    );
\in4x_A2[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[35]_i_1_n_0\,
      I1 => \in4x_A1[43]_i_3_n_0\,
      O => \in4x_A2[35]_i_1_n_0\
    );
\in4x_A2[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[36]_i_1_n_0\,
      I1 => \in4x_A1[43]_i_3_n_0\,
      O => \in4x_A2[36]_i_1_n_0\
    );
\in4x_A2[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[37]_i_1_n_0\,
      I1 => \in4x_A1[43]_i_3_n_0\,
      O => \in4x_A2[37]_i_1_n_0\
    );
\in4x_A2[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[38]_i_1_n_0\,
      I1 => \in4x_A1[43]_i_3_n_0\,
      O => \in4x_A2[38]_i_1_n_0\
    );
\in4x_A2[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[39]_i_1_n_0\,
      I1 => \in4x_A1[43]_i_3_n_0\,
      O => \in4x_A2[39]_i_1_n_0\
    );
\in4x_A2[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[40]_i_1_n_0\,
      I1 => \in4x_A1[43]_i_3_n_0\,
      O => \in4x_A2[40]_i_1_n_0\
    );
\in4x_A2[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[41]_i_1_n_0\,
      I1 => \in4x_A1[43]_i_3_n_0\,
      O => \in4x_A2[41]_i_1_n_0\
    );
\in4x_A2[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[42]_i_1_n_0\,
      I1 => \in4x_A1[43]_i_3_n_0\,
      O => \in4x_A2[42]_i_1_n_0\
    );
\in4x_A2[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[43]_i_1_n_0\,
      I1 => \in4x_A1[43]_i_3_n_0\,
      O => \in4x_A2[43]_i_1_n_0\
    );
\in4x_A2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => CS_b_i_4_n_0,
      I2 => main_state(4),
      I3 => main_state(5),
      I4 => s00_axi_aresetn,
      I5 => \in4x_A1[59]_i_4_n_0\,
      O => \in4x_A2[44]_i_1_n_0\
    );
\in4x_A2[44]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I1 => main_state(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => MISO2_A,
      I4 => main_state(0),
      O => \in4x_A2[44]_i_2_n_0\
    );
\in4x_A2[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[45]_i_1_n_0\,
      I1 => \in4x_A1[59]_i_4_n_0\,
      O => \in4x_A2[45]_i_1_n_0\
    );
\in4x_A2[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[46]_i_1_n_0\,
      I1 => \in4x_A1[59]_i_4_n_0\,
      O => \in4x_A2[46]_i_1_n_0\
    );
\in4x_A2[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[47]_i_1_n_0\,
      I1 => \in4x_A1[59]_i_4_n_0\,
      O => \in4x_A2[47]_i_1_n_0\
    );
\in4x_A2[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[48]_i_1_n_0\,
      I1 => \in4x_A1[59]_i_4_n_0\,
      O => \in4x_A2[48]_i_1_n_0\
    );
\in4x_A2[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[49]_i_1_n_0\,
      I1 => \in4x_A1[59]_i_4_n_0\,
      O => \in4x_A2[49]_i_1_n_0\
    );
\in4x_A2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA8A"
    )
        port map (
      I0 => \in4x_A1[4]_i_1_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(4),
      I4 => main_state(5),
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A2[4]_i_1_n_0\
    );
\in4x_A2[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[50]_i_1_n_0\,
      I1 => \in4x_A1[59]_i_4_n_0\,
      O => \in4x_A2[50]_i_1_n_0\
    );
\in4x_A2[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[51]_i_1_n_0\,
      I1 => \in4x_A1[59]_i_4_n_0\,
      O => \in4x_A2[51]_i_1_n_0\
    );
\in4x_A2[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[52]_i_1_n_0\,
      I1 => \in4x_A1[59]_i_4_n_0\,
      O => \in4x_A2[52]_i_1_n_0\
    );
\in4x_A2[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[53]_i_1_n_0\,
      I1 => \in4x_A1[59]_i_4_n_0\,
      O => \in4x_A2[53]_i_1_n_0\
    );
\in4x_A2[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[54]_i_1_n_0\,
      I1 => \in4x_A1[59]_i_4_n_0\,
      O => \in4x_A2[54]_i_1_n_0\
    );
\in4x_A2[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[55]_i_1_n_0\,
      I1 => \in4x_A1[59]_i_4_n_0\,
      O => \in4x_A2[55]_i_1_n_0\
    );
\in4x_A2[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[56]_i_1_n_0\,
      I1 => \in4x_A1[59]_i_4_n_0\,
      O => \in4x_A2[56]_i_1_n_0\
    );
\in4x_A2[56]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => MISO2_A,
      I4 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => \in4x_A2[56]_i_2_n_0\
    );
\in4x_A2[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[57]_i_1_n_0\,
      I1 => \in4x_A1[59]_i_4_n_0\,
      O => \in4x_A2[57]_i_1_n_0\
    );
\in4x_A2[57]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => MISO2_A,
      O => \in4x_A2[57]_i_2_n_0\
    );
\in4x_A2[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[58]_i_1_n_0\,
      I1 => \in4x_A1[59]_i_4_n_0\,
      O => \in4x_A2[58]_i_1_n_0\
    );
\in4x_A2[58]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO2_A,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_A2[58]_i_2_n_0\
    );
\in4x_A2[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \in4x_A1[59]_i_1_n_0\,
      I1 => \in4x_A1[59]_i_4_n_0\,
      O => \in4x_A2[59]_i_1_n_0\
    );
\in4x_A2[59]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => main_state(0),
      I3 => MISO2_A,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_A2[59]_i_2_n_0\
    );
\in4x_A2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA8A"
    )
        port map (
      I0 => \in4x_A1[5]_i_1_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(4),
      I4 => main_state(5),
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A2[5]_i_1_n_0\
    );
\in4x_A2[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => main_state(0),
      I4 => MISO2_A,
      O => \in4x_A2[61]_i_1_n_0\
    );
\in4x_A2[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO2_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_A2[62]_i_1_n_0\
    );
\in4x_A2[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_A,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_A2[63]_i_1_n_0\
    );
\in4x_A2[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => MISO2_A,
      I4 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => \in4x_A2[64]_i_1_n_0\
    );
\in4x_A2[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => MISO2_A,
      O => \in4x_A2[65]_i_1_n_0\
    );
\in4x_A2[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => MISO2_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_A2[66]_i_1_n_0\
    );
\in4x_A2[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => main_state(0),
      I3 => MISO2_A,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_A2[67]_i_1_n_0\
    );
\in4x_A2[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => MISO2_A,
      I4 => main_state(0),
      O => \in4x_A2[68]_i_1_n_0\
    );
\in4x_A2[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => MISO2_A,
      O => \in4x_A2[69]_i_1_n_0\
    );
\in4x_A2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA8A"
    )
        port map (
      I0 => \in4x_A1[6]_i_1_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(4),
      I4 => main_state(5),
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A2[6]_i_1_n_0\
    );
\in4x_A2[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO2_A,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_A2[70]_i_1_n_0\
    );
\in4x_A2[71]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_A,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_A2[71]_i_1_n_0\
    );
\in4x_A2[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => \in4x_A1[72]_i_3_n_0\,
      I4 => main_state(4),
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A2[72]_i_1_n_0\
    );
\in4x_A2[72]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MISO2_A,
      I1 => main_state(0),
      O => \in4x_A2[72]_i_2_n_0\
    );
\in4x_A2[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => \in4x_A1[73]_i_3_n_0\,
      I4 => main_state(4),
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \in4x_A2[73]_i_1_n_0\
    );
\in4x_A2[73]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => main_state(0),
      I1 => MISO2_A,
      O => \in4x_A2[73]_i_2_n_0\
    );
\in4x_A2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA8A"
    )
        port map (
      I0 => \in4x_A1[7]_i_1_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(4),
      I4 => main_state(5),
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A2[7]_i_1_n_0\
    );
\in4x_A2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA2A"
    )
        port map (
      I0 => \in4x_A1[8]_i_1_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(4),
      I4 => main_state(5),
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A2[8]_i_1_n_0\
    );
\in4x_A2[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I1 => MISO2_A,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_A2[8]_i_2_n_0\
    );
\in4x_A2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA2A"
    )
        port map (
      I0 => \in4x_A1[9]_i_1_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(4),
      I4 => main_state(5),
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A2[9]_i_1_n_0\
    );
\in4x_A2[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MISO2_A,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_A2[9]_i_2_n_0\
    );
\in4x_A2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => \in4x_A2[10]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[10]\,
      R => \in4x_A2[10]_i_1_n_0\
    );
\in4x_A2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => \in4x_A2[11]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[11]\,
      R => \in4x_A2[11]_i_1_n_0\
    );
\in4x_A2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => \in4x_A2[44]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[12]\,
      R => \in4x_A2[12]_i_1_n_0\
    );
\in4x_A2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => \in4x_A2[61]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[13]\,
      R => \in4x_A2[13]_i_1_n_0\
    );
\in4x_A2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => \in4x_A2[62]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[14]\,
      R => \in4x_A2[14]_i_1_n_0\
    );
\in4x_A2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => \in4x_A2[63]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[15]\,
      R => \in4x_A2[15]_i_1_n_0\
    );
\in4x_A2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => \in4x_A2[64]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[16]\,
      R => \in4x_A2[16]_i_1_n_0\
    );
\in4x_A2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => \in4x_A2[65]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[17]\,
      R => \in4x_A2[17]_i_1_n_0\
    );
\in4x_A2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => \in4x_A2[66]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[18]\,
      R => \in4x_A2[18]_i_1_n_0\
    );
\in4x_A2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => \in4x_A2[67]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[19]\,
      R => \in4x_A2[19]_i_1_n_0\
    );
\in4x_A2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => \in4x_A2[68]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[20]\,
      R => \in4x_A2[20]_i_1_n_0\
    );
\in4x_A2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => \in4x_A2[69]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[21]\,
      R => \in4x_A2[21]_i_1_n_0\
    );
\in4x_A2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => \in4x_A2[70]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[22]\,
      R => \in4x_A2[22]_i_1_n_0\
    );
\in4x_A2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => \in4x_A2[71]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[23]\,
      R => \in4x_A2[23]_i_1_n_0\
    );
\in4x_A2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => \in4x_A2[56]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[24]\,
      R => \in4x_A2[24]_i_1_n_0\
    );
\in4x_A2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => \in4x_A2[57]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[25]\,
      R => \in4x_A2[25]_i_1_n_0\
    );
\in4x_A2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => \in4x_A2[58]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[26]\,
      R => \in4x_A2[26]_i_1_n_0\
    );
\in4x_A2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => \in4x_A2[59]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[27]\,
      R => \in4x_A2[27]_i_1_n_0\
    );
\in4x_A2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => \in4x_A2[44]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[28]\,
      R => \in4x_A2[28]_i_1_n_0\
    );
\in4x_A2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => \in4x_A2[61]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[29]\,
      R => \in4x_A2[29]_i_1_n_0\
    );
\in4x_A2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => \in4x_A2[10]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_A2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => \in4x_A2[62]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[30]\,
      R => \in4x_A2[30]_i_1_n_0\
    );
\in4x_A2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => \in4x_A2[63]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[31]\,
      R => \in4x_A2[31]_i_1_n_0\
    );
\in4x_A2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => \in4x_A2[64]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[32]\,
      R => \in4x_A2[32]_i_1_n_0\
    );
\in4x_A2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => \in4x_A2[65]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[33]\,
      R => \in4x_A2[33]_i_1_n_0\
    );
\in4x_A2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => \in4x_A2[66]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[34]\,
      R => \in4x_A2[34]_i_1_n_0\
    );
\in4x_A2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => \in4x_A2[67]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[35]\,
      R => \in4x_A2[35]_i_1_n_0\
    );
\in4x_A2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => \in4x_A2[68]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[36]\,
      R => \in4x_A2[36]_i_1_n_0\
    );
\in4x_A2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => \in4x_A2[69]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[37]\,
      R => \in4x_A2[37]_i_1_n_0\
    );
\in4x_A2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => \in4x_A2[70]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[38]\,
      R => \in4x_A2[38]_i_1_n_0\
    );
\in4x_A2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => \in4x_A2[71]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[39]\,
      R => \in4x_A2[39]_i_1_n_0\
    );
\in4x_A2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => \in4x_A2[11]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_A2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => \in4x_A2[56]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[40]\,
      R => \in4x_A2[40]_i_1_n_0\
    );
\in4x_A2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => \in4x_A2[57]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[41]\,
      R => \in4x_A2[41]_i_1_n_0\
    );
\in4x_A2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => \in4x_A2[58]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[42]\,
      R => \in4x_A2[42]_i_1_n_0\
    );
\in4x_A2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => \in4x_A2[59]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[43]\,
      R => \in4x_A2[43]_i_1_n_0\
    );
\in4x_A2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => \in4x_A2[44]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[44]\,
      R => \in4x_A2[44]_i_1_n_0\
    );
\in4x_A2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => \in4x_A2[61]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[45]\,
      R => \in4x_A2[45]_i_1_n_0\
    );
\in4x_A2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => \in4x_A2[62]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[46]\,
      R => \in4x_A2[46]_i_1_n_0\
    );
\in4x_A2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => \in4x_A2[63]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[47]\,
      R => \in4x_A2[47]_i_1_n_0\
    );
\in4x_A2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => \in4x_A2[64]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[48]\,
      R => \in4x_A2[48]_i_1_n_0\
    );
\in4x_A2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => \in4x_A2[65]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[49]\,
      R => \in4x_A2[49]_i_1_n_0\
    );
\in4x_A2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => \in4x_A2[8]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[4]\,
      R => \in4x_A2[4]_i_1_n_0\
    );
\in4x_A2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => \in4x_A2[66]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[50]\,
      R => \in4x_A2[50]_i_1_n_0\
    );
\in4x_A2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => \in4x_A2[67]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[51]\,
      R => \in4x_A2[51]_i_1_n_0\
    );
\in4x_A2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => \in4x_A2[68]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[52]\,
      R => \in4x_A2[52]_i_1_n_0\
    );
\in4x_A2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => \in4x_A2[69]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[53]\,
      R => \in4x_A2[53]_i_1_n_0\
    );
\in4x_A2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => \in4x_A2[70]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[54]\,
      R => \in4x_A2[54]_i_1_n_0\
    );
\in4x_A2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => \in4x_A2[71]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[55]\,
      R => \in4x_A2[55]_i_1_n_0\
    );
\in4x_A2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => \in4x_A2[56]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[56]\,
      R => \in4x_A2[56]_i_1_n_0\
    );
\in4x_A2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => \in4x_A2[57]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[57]\,
      R => \in4x_A2[57]_i_1_n_0\
    );
\in4x_A2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => \in4x_A2[58]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[58]\,
      R => \in4x_A2[58]_i_1_n_0\
    );
\in4x_A2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => \in4x_A2[59]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[59]\,
      R => \in4x_A2[59]_i_1_n_0\
    );
\in4x_A2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => \in4x_A2[9]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[5]\,
      R => \in4x_A2[5]_i_1_n_0\
    );
\in4x_A2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => \in4x_A2[44]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_A2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => \in4x_A2[61]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_A2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => \in4x_A2[62]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_A2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => \in4x_A2[63]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_A2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => \in4x_A2[64]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_A2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => \in4x_A2[65]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_A2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => \in4x_A2[66]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_A2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => \in4x_A2[67]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_A2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => \in4x_A2[68]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_A2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => \in4x_A2[69]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_A2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => \in4x_A2[10]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[6]\,
      R => \in4x_A2[6]_i_1_n_0\
    );
\in4x_A2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => \in4x_A2[70]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_A2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => \in4x_A2[71]_i_1_n_0\,
      Q => \in4x_A2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_A2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => \in4x_A2[72]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[72]\,
      R => \in4x_A2[72]_i_1_n_0\
    );
\in4x_A2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => \in4x_A2[73]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[73]\,
      R => \in4x_A2[73]_i_1_n_0\
    );
\in4x_A2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => \in4x_A2[11]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[7]\,
      R => \in4x_A2[7]_i_1_n_0\
    );
\in4x_A2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => \in4x_A2[8]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[8]\,
      R => \in4x_A2[8]_i_1_n_0\
    );
\in4x_A2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => \in4x_A2[9]_i_2_n_0\,
      Q => \in4x_A2_reg_n_0_[9]\,
      R => \in4x_A2[9]_i_1_n_0\
    );
\in4x_B1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_B,
      O => \in4x_B1[10]_i_1_n_0\
    );
\in4x_B1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I1 => MISO1_B,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => \in4x_B1[11]_i_1_n_0\
    );
\in4x_B1[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => main_state(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO1_B,
      I4 => main_state(0),
      O => \in4x_B1[44]_i_1_n_0\
    );
\in4x_B1[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO1_B,
      I4 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => \in4x_B1[56]_i_1_n_0\
    );
\in4x_B1[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => MISO1_B,
      O => \in4x_B1[57]_i_1_n_0\
    );
\in4x_B1[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO1_B,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_B1[58]_i_1_n_0\
    );
\in4x_B1[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => main_state(0),
      I3 => MISO1_B,
      I4 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_B1[59]_i_1_n_0\
    );
\in4x_B1[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => main_state(0),
      I4 => MISO1_B,
      O => \in4x_B1[61]_i_1_n_0\
    );
\in4x_B1[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO1_B,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_B1[62]_i_1_n_0\
    );
\in4x_B1[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_B,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_B1[63]_i_1_n_0\
    );
\in4x_B1[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO1_B,
      I4 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => \in4x_B1[64]_i_1_n_0\
    );
\in4x_B1[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => MISO1_B,
      O => \in4x_B1[65]_i_1_n_0\
    );
\in4x_B1[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => MISO1_B,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_B1[66]_i_1_n_0\
    );
\in4x_B1[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => main_state(0),
      I3 => MISO1_B,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_B1[67]_i_1_n_0\
    );
\in4x_B1[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO1_B,
      I4 => main_state(0),
      O => \in4x_B1[68]_i_1_n_0\
    );
\in4x_B1[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => MISO1_B,
      O => \in4x_B1[69]_i_1_n_0\
    );
\in4x_B1[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO1_B,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_B1[70]_i_1_n_0\
    );
\in4x_B1[71]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_B,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_B1[71]_i_1_n_0\
    );
\in4x_B1[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MISO1_B,
      I1 => main_state(0),
      O => \in4x_B1[72]_i_1_n_0\
    );
\in4x_B1[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => main_state(0),
      I1 => MISO1_B,
      O => \in4x_B1[73]_i_1_n_0\
    );
\in4x_B1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I1 => MISO1_B,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_B1[8]_i_1_n_0\
    );
\in4x_B1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MISO1_B,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_B1[9]_i_1_n_0\
    );
\in4x_B1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => \in4x_B1[10]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[10]\,
      R => \in4x_A2[10]_i_1_n_0\
    );
\in4x_B1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => \in4x_B1[11]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[11]\,
      R => \in4x_A2[11]_i_1_n_0\
    );
\in4x_B1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => \in4x_B1[44]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[12]\,
      R => \in4x_A2[12]_i_1_n_0\
    );
\in4x_B1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => \in4x_B1[61]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[13]\,
      R => \in4x_A2[13]_i_1_n_0\
    );
\in4x_B1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => \in4x_B1[62]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[14]\,
      R => \in4x_A2[14]_i_1_n_0\
    );
\in4x_B1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => \in4x_B1[63]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[15]\,
      R => \in4x_A2[15]_i_1_n_0\
    );
\in4x_B1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => \in4x_B1[64]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[16]\,
      R => \in4x_A2[16]_i_1_n_0\
    );
\in4x_B1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => \in4x_B1[65]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[17]\,
      R => \in4x_A2[17]_i_1_n_0\
    );
\in4x_B1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => \in4x_B1[66]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[18]\,
      R => \in4x_A2[18]_i_1_n_0\
    );
\in4x_B1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => \in4x_B1[67]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[19]\,
      R => \in4x_A2[19]_i_1_n_0\
    );
\in4x_B1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => \in4x_B1[68]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[20]\,
      R => \in4x_A2[20]_i_1_n_0\
    );
\in4x_B1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => \in4x_B1[69]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[21]\,
      R => \in4x_A2[21]_i_1_n_0\
    );
\in4x_B1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => \in4x_B1[70]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[22]\,
      R => \in4x_A2[22]_i_1_n_0\
    );
\in4x_B1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => \in4x_B1[71]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[23]\,
      R => \in4x_A2[23]_i_1_n_0\
    );
\in4x_B1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => \in4x_B1[56]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[24]\,
      R => \in4x_A2[24]_i_1_n_0\
    );
\in4x_B1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => \in4x_B1[57]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[25]\,
      R => \in4x_A2[25]_i_1_n_0\
    );
\in4x_B1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => \in4x_B1[58]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[26]\,
      R => \in4x_A2[26]_i_1_n_0\
    );
\in4x_B1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => \in4x_B1[59]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[27]\,
      R => \in4x_A2[27]_i_1_n_0\
    );
\in4x_B1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => \in4x_B1[44]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[28]\,
      R => \in4x_A2[28]_i_1_n_0\
    );
\in4x_B1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => \in4x_B1[61]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[29]\,
      R => \in4x_A2[29]_i_1_n_0\
    );
\in4x_B1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => \in4x_B1[10]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_B1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => \in4x_B1[62]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[30]\,
      R => \in4x_A2[30]_i_1_n_0\
    );
\in4x_B1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => \in4x_B1[63]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[31]\,
      R => \in4x_A2[31]_i_1_n_0\
    );
\in4x_B1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => \in4x_B1[64]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[32]\,
      R => \in4x_A2[32]_i_1_n_0\
    );
\in4x_B1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => \in4x_B1[65]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[33]\,
      R => \in4x_A2[33]_i_1_n_0\
    );
\in4x_B1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => \in4x_B1[66]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[34]\,
      R => \in4x_A2[34]_i_1_n_0\
    );
\in4x_B1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => \in4x_B1[67]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[35]\,
      R => \in4x_A2[35]_i_1_n_0\
    );
\in4x_B1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => \in4x_B1[68]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[36]\,
      R => \in4x_A2[36]_i_1_n_0\
    );
\in4x_B1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => \in4x_B1[69]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[37]\,
      R => \in4x_A2[37]_i_1_n_0\
    );
\in4x_B1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => \in4x_B1[70]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[38]\,
      R => \in4x_A2[38]_i_1_n_0\
    );
\in4x_B1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => \in4x_B1[71]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[39]\,
      R => \in4x_A2[39]_i_1_n_0\
    );
\in4x_B1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => \in4x_B1[11]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_B1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => \in4x_B1[56]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[40]\,
      R => \in4x_A2[40]_i_1_n_0\
    );
\in4x_B1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => \in4x_B1[57]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[41]\,
      R => \in4x_A2[41]_i_1_n_0\
    );
\in4x_B1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => \in4x_B1[58]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[42]\,
      R => \in4x_A2[42]_i_1_n_0\
    );
\in4x_B1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => \in4x_B1[59]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[43]\,
      R => \in4x_A2[43]_i_1_n_0\
    );
\in4x_B1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => \in4x_B1[44]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[44]\,
      R => \in4x_A2[44]_i_1_n_0\
    );
\in4x_B1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => \in4x_B1[61]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[45]\,
      R => \in4x_A2[45]_i_1_n_0\
    );
\in4x_B1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => \in4x_B1[62]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[46]\,
      R => \in4x_A2[46]_i_1_n_0\
    );
\in4x_B1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => \in4x_B1[63]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[47]\,
      R => \in4x_A2[47]_i_1_n_0\
    );
\in4x_B1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => \in4x_B1[64]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[48]\,
      R => \in4x_A2[48]_i_1_n_0\
    );
\in4x_B1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => \in4x_B1[65]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[49]\,
      R => \in4x_A2[49]_i_1_n_0\
    );
\in4x_B1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => \in4x_B1[8]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[4]\,
      R => \in4x_A2[4]_i_1_n_0\
    );
\in4x_B1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => \in4x_B1[66]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[50]\,
      R => \in4x_A2[50]_i_1_n_0\
    );
\in4x_B1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => \in4x_B1[67]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[51]\,
      R => \in4x_A2[51]_i_1_n_0\
    );
\in4x_B1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => \in4x_B1[68]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[52]\,
      R => \in4x_A2[52]_i_1_n_0\
    );
\in4x_B1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => \in4x_B1[69]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[53]\,
      R => \in4x_A2[53]_i_1_n_0\
    );
\in4x_B1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => \in4x_B1[70]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[54]\,
      R => \in4x_A2[54]_i_1_n_0\
    );
\in4x_B1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => \in4x_B1[71]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[55]\,
      R => \in4x_A2[55]_i_1_n_0\
    );
\in4x_B1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => \in4x_B1[56]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[56]\,
      R => \in4x_A2[56]_i_1_n_0\
    );
\in4x_B1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => \in4x_B1[57]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[57]\,
      R => \in4x_A2[57]_i_1_n_0\
    );
\in4x_B1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => \in4x_B1[58]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[58]\,
      R => \in4x_A2[58]_i_1_n_0\
    );
\in4x_B1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => \in4x_B1[59]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[59]\,
      R => \in4x_A2[59]_i_1_n_0\
    );
\in4x_B1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => \in4x_B1[9]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[5]\,
      R => \in4x_A2[5]_i_1_n_0\
    );
\in4x_B1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => \in4x_B1[44]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_B1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => \in4x_B1[61]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_B1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => \in4x_B1[62]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_B1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => \in4x_B1[63]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_B1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => \in4x_B1[64]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_B1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => \in4x_B1[65]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_B1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => \in4x_B1[66]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_B1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => \in4x_B1[67]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_B1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => \in4x_B1[68]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_B1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => \in4x_B1[69]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_B1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => \in4x_B1[10]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[6]\,
      R => \in4x_A2[6]_i_1_n_0\
    );
\in4x_B1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => \in4x_B1[70]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_B1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => \in4x_B1[71]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_B1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => \in4x_B1[72]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[72]\,
      R => \in4x_A2[72]_i_1_n_0\
    );
\in4x_B1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => \in4x_B1[73]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[73]\,
      R => \in4x_A2[73]_i_1_n_0\
    );
\in4x_B1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => \in4x_B1[11]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[7]\,
      R => \in4x_A2[7]_i_1_n_0\
    );
\in4x_B1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => \in4x_B1[8]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[8]\,
      R => \in4x_A2[8]_i_1_n_0\
    );
\in4x_B1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => \in4x_B1[9]_i_1_n_0\,
      Q => \in4x_B1_reg_n_0_[9]\,
      R => \in4x_A2[9]_i_1_n_0\
    );
\in4x_B2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_B,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_B2(10)
    );
\in4x_B2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_B2(11)
    );
\in4x_B2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_B2(12)
    );
\in4x_B2[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_B2(20)
    );
\in4x_B2[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_B,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_B2(13)
    );
\in4x_B2[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_B,
      I4 => main_state(2),
      O => in4x_B2(14)
    );
\in4x_B2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      O => in4x_B2(15)
    );
\in4x_B2[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_B2(16)
    );
\in4x_B2[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_B,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_B2(17)
    );
\in4x_B2[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_B,
      I4 => main_state(2),
      O => in4x_B2(18)
    );
\in4x_B2[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      O => in4x_B2(19)
    );
\in4x_B2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_B2(28)
    );
\in4x_B2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_B,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_B2(2)
    );
\in4x_B2[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_B2(36)
    );
\in4x_B2[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_B,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_B2(29)
    );
\in4x_B2[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_B,
      I4 => main_state(2),
      O => in4x_B2(30)
    );
\in4x_B2[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      O => in4x_B2(31)
    );
\in4x_B2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_B2(3)
    );
\in4x_B2[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_B2(32)
    );
\in4x_B2[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_B,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_B2(33)
    );
\in4x_B2[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_B,
      I4 => main_state(2),
      O => in4x_B2(34)
    );
\in4x_B2[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      O => in4x_B2(35)
    );
\in4x_B2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(0),
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_B2(44)
    );
\in4x_B2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_B,
      I3 => main_state(0),
      O => in4x_B2(4)
    );
\in4x_B2[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_B2(52)
    );
\in4x_B2[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => MISO2_B,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_B2(45)
    );
\in4x_B2[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_B,
      I4 => main_state(2),
      O => in4x_B2(46)
    );
\in4x_B2[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      O => in4x_B2(47)
    );
\in4x_B2[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_B2(48)
    );
\in4x_B2[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => MISO2_B,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_B2(49)
    );
\in4x_B2[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_B,
      I4 => main_state(2),
      O => in4x_B2(50)
    );
\in4x_B2[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => main_state(2),
      O => in4x_B2(51)
    );
\in4x_B2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_B,
      O => in4x_B2(5)
    );
\in4x_B2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_B2(60)
    );
\in4x_B2[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_B2(64)
    );
\in4x_B2[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_B,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_B2(65)
    );
\in4x_B2[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_B2(68)
    );
\in4x_B2[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_B,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_B2(61)
    );
\in4x_B2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_B,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_B2(6)
    );
\in4x_B2[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_B,
      O => in4x_B2(62)
    );
\in4x_B2[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => in4x_B2(63)
    );
\in4x_B2[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_B,
      O => in4x_B2(72)
    );
\in4x_B2[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => in4x_B2(73)
    );
\in4x_B2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_B2(7)
    );
\in4x_B2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_B,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_B2(8)
    );
\in4x_B2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_B,
      O => in4x_B2(9)
    );
\in4x_B2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_B2(10),
      Q => \in4x_B2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_B2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_B2(11),
      Q => \in4x_B2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_B2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_B2(12),
      Q => \in4x_B2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_B2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_B2(13),
      Q => \in4x_B2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_B2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_B2(14),
      Q => \in4x_B2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_B2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_B2(15),
      Q => \in4x_B2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_B2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_B2(16),
      Q => \in4x_B2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_B2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_B2(17),
      Q => \in4x_B2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_B2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_B2(18),
      Q => \in4x_B2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_B2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_B2(19),
      Q => \in4x_B2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_B2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_B2(20),
      Q => \in4x_B2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_B2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_B2(13),
      Q => \in4x_B2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_B2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_B2(14),
      Q => \in4x_B2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_B2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_B2(15),
      Q => \in4x_B2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_B2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_B2(16),
      Q => \in4x_B2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_B2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_B2(17),
      Q => \in4x_B2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_B2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_B2(18),
      Q => \in4x_B2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_B2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_B2(19),
      Q => \in4x_B2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_B2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_B2(28),
      Q => \in4x_B2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_B2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_B2(29),
      Q => \in4x_B2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_B2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_B2(2),
      Q => \in4x_B2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_B2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_B2(30),
      Q => \in4x_B2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_B2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_B2(31),
      Q => \in4x_B2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_B2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_B2(32),
      Q => \in4x_B2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_B2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_B2(33),
      Q => \in4x_B2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_B2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_B2(34),
      Q => \in4x_B2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_B2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_B2(35),
      Q => \in4x_B2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_B2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_B2(36),
      Q => \in4x_B2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_B2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_B2(29),
      Q => \in4x_B2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_B2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_B2(30),
      Q => \in4x_B2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_B2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_B2(31),
      Q => \in4x_B2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_B2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_B2(3),
      Q => \in4x_B2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_B2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_B2(32),
      Q => \in4x_B2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_B2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_B2(33),
      Q => \in4x_B2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_B2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_B2(34),
      Q => \in4x_B2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_B2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_B2(35),
      Q => \in4x_B2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_B2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_B2(44),
      Q => \in4x_B2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_B2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_B2(45),
      Q => \in4x_B2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_B2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_B2(46),
      Q => \in4x_B2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_B2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_B2(47),
      Q => \in4x_B2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_B2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_B2(48),
      Q => \in4x_B2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_B2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_B2(49),
      Q => \in4x_B2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_B2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_B2(4),
      Q => \in4x_B2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_B2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_B2(50),
      Q => \in4x_B2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_B2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_B2(51),
      Q => \in4x_B2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_B2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_B2(52),
      Q => \in4x_B2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_B2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_B2(45),
      Q => \in4x_B2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_B2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_B2(46),
      Q => \in4x_B2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_B2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_B2(47),
      Q => \in4x_B2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_B2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_B2(48),
      Q => \in4x_B2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_B2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_B2(49),
      Q => \in4x_B2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_B2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_B2(50),
      Q => \in4x_B2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_B2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_B2(51),
      Q => \in4x_B2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_B2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_B2(5),
      Q => \in4x_B2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_B2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_B2(60),
      Q => \in4x_B2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_B2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_B2(61),
      Q => \in4x_B2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_B2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_B2(62),
      Q => \in4x_B2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_B2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_B2(63),
      Q => \in4x_B2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_B2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_B2(64),
      Q => \in4x_B2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_B2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_B2(65),
      Q => \in4x_B2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_B2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_B2(62),
      Q => \in4x_B2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_B2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_B2(63),
      Q => \in4x_B2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_B2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_B2(68),
      Q => \in4x_B2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_B2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_B2(61),
      Q => \in4x_B2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_B2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_B2(6),
      Q => \in4x_B2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_B2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_B2(62),
      Q => \in4x_B2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_B2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_B2(63),
      Q => \in4x_B2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_B2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_B2(72),
      Q => \in4x_B2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_B2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_B2(73),
      Q => \in4x_B2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_B2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_B2(7),
      Q => \in4x_B2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_B2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_B2(8),
      Q => \in4x_B2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_B2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_B2(9),
      Q => \in4x_B2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_C1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_C,
      O => \in4x_C1[10]_i_1_n_0\
    );
\in4x_C1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I1 => MISO1_C,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => \in4x_C1[11]_i_1_n_0\
    );
\in4x_C1[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => main_state(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO1_C,
      I4 => main_state(0),
      O => \in4x_C1[44]_i_1_n_0\
    );
\in4x_C1[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO1_C,
      I4 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => \in4x_C1[56]_i_1_n_0\
    );
\in4x_C1[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => MISO1_C,
      O => \in4x_C1[57]_i_1_n_0\
    );
\in4x_C1[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO1_C,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_C1[58]_i_1_n_0\
    );
\in4x_C1[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => main_state(0),
      I3 => MISO1_C,
      I4 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_C1[59]_i_1_n_0\
    );
\in4x_C1[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => main_state(0),
      I4 => MISO1_C,
      O => \in4x_C1[61]_i_1_n_0\
    );
\in4x_C1[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO1_C,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_C1[62]_i_1_n_0\
    );
\in4x_C1[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_C,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_C1[63]_i_1_n_0\
    );
\in4x_C1[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO1_C,
      I4 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => \in4x_C1[64]_i_1_n_0\
    );
\in4x_C1[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => MISO1_C,
      O => \in4x_C1[65]_i_1_n_0\
    );
\in4x_C1[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => MISO1_C,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_C1[66]_i_1_n_0\
    );
\in4x_C1[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => main_state(0),
      I3 => MISO1_C,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_C1[67]_i_1_n_0\
    );
\in4x_C1[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO1_C,
      I4 => main_state(0),
      O => \in4x_C1[68]_i_1_n_0\
    );
\in4x_C1[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => MISO1_C,
      O => \in4x_C1[69]_i_1_n_0\
    );
\in4x_C1[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO1_C,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_C1[70]_i_1_n_0\
    );
\in4x_C1[71]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_C,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_C1[71]_i_1_n_0\
    );
\in4x_C1[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MISO1_C,
      I1 => main_state(0),
      O => \in4x_C1[72]_i_1_n_0\
    );
\in4x_C1[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => main_state(0),
      I1 => MISO1_C,
      O => \in4x_C1[73]_i_1_n_0\
    );
\in4x_C1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I1 => MISO1_C,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_C1[8]_i_1_n_0\
    );
\in4x_C1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MISO1_C,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_C1[9]_i_1_n_0\
    );
\in4x_C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => \in4x_C1[10]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[10]\,
      R => \in4x_A2[10]_i_1_n_0\
    );
\in4x_C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => \in4x_C1[11]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[11]\,
      R => \in4x_A2[11]_i_1_n_0\
    );
\in4x_C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => \in4x_C1[44]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[12]\,
      R => \in4x_A2[12]_i_1_n_0\
    );
\in4x_C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => \in4x_C1[61]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[13]\,
      R => \in4x_A2[13]_i_1_n_0\
    );
\in4x_C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => \in4x_C1[62]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[14]\,
      R => \in4x_A2[14]_i_1_n_0\
    );
\in4x_C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => \in4x_C1[63]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[15]\,
      R => \in4x_A2[15]_i_1_n_0\
    );
\in4x_C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => \in4x_C1[64]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[16]\,
      R => \in4x_A2[16]_i_1_n_0\
    );
\in4x_C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => \in4x_C1[65]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[17]\,
      R => \in4x_A2[17]_i_1_n_0\
    );
\in4x_C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => \in4x_C1[66]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[18]\,
      R => \in4x_A2[18]_i_1_n_0\
    );
\in4x_C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => \in4x_C1[67]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[19]\,
      R => \in4x_A2[19]_i_1_n_0\
    );
\in4x_C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => \in4x_C1[68]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[20]\,
      R => \in4x_A2[20]_i_1_n_0\
    );
\in4x_C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => \in4x_C1[69]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[21]\,
      R => \in4x_A2[21]_i_1_n_0\
    );
\in4x_C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => \in4x_C1[70]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[22]\,
      R => \in4x_A2[22]_i_1_n_0\
    );
\in4x_C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => \in4x_C1[71]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[23]\,
      R => \in4x_A2[23]_i_1_n_0\
    );
\in4x_C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => \in4x_C1[56]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[24]\,
      R => \in4x_A2[24]_i_1_n_0\
    );
\in4x_C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => \in4x_C1[57]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[25]\,
      R => \in4x_A2[25]_i_1_n_0\
    );
\in4x_C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => \in4x_C1[58]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[26]\,
      R => \in4x_A2[26]_i_1_n_0\
    );
\in4x_C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => \in4x_C1[59]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[27]\,
      R => \in4x_A2[27]_i_1_n_0\
    );
\in4x_C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => \in4x_C1[44]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[28]\,
      R => \in4x_A2[28]_i_1_n_0\
    );
\in4x_C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => \in4x_C1[61]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[29]\,
      R => \in4x_A2[29]_i_1_n_0\
    );
\in4x_C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => \in4x_C1[10]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => \in4x_C1[62]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[30]\,
      R => \in4x_A2[30]_i_1_n_0\
    );
\in4x_C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => \in4x_C1[63]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[31]\,
      R => \in4x_A2[31]_i_1_n_0\
    );
\in4x_C1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => \in4x_C1[64]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[32]\,
      R => \in4x_A2[32]_i_1_n_0\
    );
\in4x_C1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => \in4x_C1[65]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[33]\,
      R => \in4x_A2[33]_i_1_n_0\
    );
\in4x_C1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => \in4x_C1[66]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[34]\,
      R => \in4x_A2[34]_i_1_n_0\
    );
\in4x_C1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => \in4x_C1[67]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[35]\,
      R => \in4x_A2[35]_i_1_n_0\
    );
\in4x_C1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => \in4x_C1[68]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[36]\,
      R => \in4x_A2[36]_i_1_n_0\
    );
\in4x_C1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => \in4x_C1[69]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[37]\,
      R => \in4x_A2[37]_i_1_n_0\
    );
\in4x_C1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => \in4x_C1[70]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[38]\,
      R => \in4x_A2[38]_i_1_n_0\
    );
\in4x_C1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => \in4x_C1[71]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[39]\,
      R => \in4x_A2[39]_i_1_n_0\
    );
\in4x_C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => \in4x_C1[11]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_C1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => \in4x_C1[56]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[40]\,
      R => \in4x_A2[40]_i_1_n_0\
    );
\in4x_C1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => \in4x_C1[57]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[41]\,
      R => \in4x_A2[41]_i_1_n_0\
    );
\in4x_C1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => \in4x_C1[58]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[42]\,
      R => \in4x_A2[42]_i_1_n_0\
    );
\in4x_C1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => \in4x_C1[59]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[43]\,
      R => \in4x_A2[43]_i_1_n_0\
    );
\in4x_C1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => \in4x_C1[44]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[44]\,
      R => \in4x_A2[44]_i_1_n_0\
    );
\in4x_C1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => \in4x_C1[61]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[45]\,
      R => \in4x_A2[45]_i_1_n_0\
    );
\in4x_C1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => \in4x_C1[62]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[46]\,
      R => \in4x_A2[46]_i_1_n_0\
    );
\in4x_C1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => \in4x_C1[63]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[47]\,
      R => \in4x_A2[47]_i_1_n_0\
    );
\in4x_C1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => \in4x_C1[64]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[48]\,
      R => \in4x_A2[48]_i_1_n_0\
    );
\in4x_C1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => \in4x_C1[65]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[49]\,
      R => \in4x_A2[49]_i_1_n_0\
    );
\in4x_C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => \in4x_C1[8]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[4]\,
      R => \in4x_A2[4]_i_1_n_0\
    );
\in4x_C1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => \in4x_C1[66]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[50]\,
      R => \in4x_A2[50]_i_1_n_0\
    );
\in4x_C1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => \in4x_C1[67]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[51]\,
      R => \in4x_A2[51]_i_1_n_0\
    );
\in4x_C1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => \in4x_C1[68]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[52]\,
      R => \in4x_A2[52]_i_1_n_0\
    );
\in4x_C1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => \in4x_C1[69]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[53]\,
      R => \in4x_A2[53]_i_1_n_0\
    );
\in4x_C1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => \in4x_C1[70]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[54]\,
      R => \in4x_A2[54]_i_1_n_0\
    );
\in4x_C1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => \in4x_C1[71]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[55]\,
      R => \in4x_A2[55]_i_1_n_0\
    );
\in4x_C1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => \in4x_C1[56]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[56]\,
      R => \in4x_A2[56]_i_1_n_0\
    );
\in4x_C1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => \in4x_C1[57]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[57]\,
      R => \in4x_A2[57]_i_1_n_0\
    );
\in4x_C1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => \in4x_C1[58]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[58]\,
      R => \in4x_A2[58]_i_1_n_0\
    );
\in4x_C1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => \in4x_C1[59]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[59]\,
      R => \in4x_A2[59]_i_1_n_0\
    );
\in4x_C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => \in4x_C1[9]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[5]\,
      R => \in4x_A2[5]_i_1_n_0\
    );
\in4x_C1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => \in4x_C1[44]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_C1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => \in4x_C1[61]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_C1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => \in4x_C1[62]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_C1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => \in4x_C1[63]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_C1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => \in4x_C1[64]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_C1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => \in4x_C1[65]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_C1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => \in4x_C1[66]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_C1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => \in4x_C1[67]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_C1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => \in4x_C1[68]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_C1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => \in4x_C1[69]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => \in4x_C1[10]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[6]\,
      R => \in4x_A2[6]_i_1_n_0\
    );
\in4x_C1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => \in4x_C1[70]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_C1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => \in4x_C1[71]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_C1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => \in4x_C1[72]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[72]\,
      R => \in4x_A2[72]_i_1_n_0\
    );
\in4x_C1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => \in4x_C1[73]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[73]\,
      R => \in4x_A2[73]_i_1_n_0\
    );
\in4x_C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => \in4x_C1[11]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[7]\,
      R => \in4x_A2[7]_i_1_n_0\
    );
\in4x_C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => \in4x_C1[8]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[8]\,
      R => \in4x_A2[8]_i_1_n_0\
    );
\in4x_C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => \in4x_C1[9]_i_1_n_0\,
      Q => \in4x_C1_reg_n_0_[9]\,
      R => \in4x_A2[9]_i_1_n_0\
    );
\in4x_C2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_C,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_C2(10)
    );
\in4x_C2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_C2(11)
    );
\in4x_C2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(12)
    );
\in4x_C2[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(20)
    );
\in4x_C2[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_C,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(13)
    );
\in4x_C2[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_C,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(14)
    );
\in4x_C2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(15)
    );
\in4x_C2[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(16)
    );
\in4x_C2[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_C,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(17)
    );
\in4x_C2[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_C,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(18)
    );
\in4x_C2[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(19)
    );
\in4x_C2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(28)
    );
\in4x_C2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_C,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_C2(2)
    );
\in4x_C2[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(36)
    );
\in4x_C2[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_C,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(29)
    );
\in4x_C2[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_C,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(30)
    );
\in4x_C2[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(31)
    );
\in4x_C2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_C2(3)
    );
\in4x_C2[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(32)
    );
\in4x_C2[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_C,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(33)
    );
\in4x_C2[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_C,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(34)
    );
\in4x_C2[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(35)
    );
\in4x_C2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(0),
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(44)
    );
\in4x_C2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_C,
      I3 => main_state(0),
      O => in4x_C2(4)
    );
\in4x_C2[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(52)
    );
\in4x_C2[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => MISO2_C,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(45)
    );
\in4x_C2[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_C,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(46)
    );
\in4x_C2[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(47)
    );
\in4x_C2[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(48)
    );
\in4x_C2[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => MISO2_C,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(49)
    );
\in4x_C2[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_C,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(50)
    );
\in4x_C2[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_C2(51)
    );
\in4x_C2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_C,
      O => in4x_C2(5)
    );
\in4x_C2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_C2(60)
    );
\in4x_C2[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_C2(64)
    );
\in4x_C2[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_C,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_C2(65)
    );
\in4x_C2[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_C2(68)
    );
\in4x_C2[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_C,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_C2(61)
    );
\in4x_C2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_C,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_C2(6)
    );
\in4x_C2[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_C,
      O => in4x_C2(62)
    );
\in4x_C2[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => in4x_C2(63)
    );
\in4x_C2[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_C,
      O => in4x_C2(72)
    );
\in4x_C2[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => in4x_C2(73)
    );
\in4x_C2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_C2(7)
    );
\in4x_C2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_C,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_C2(8)
    );
\in4x_C2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_C,
      O => in4x_C2(9)
    );
\in4x_C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_C2(10),
      Q => \in4x_C2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_C2(11),
      Q => \in4x_C2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_C2(12),
      Q => \in4x_C2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_C2(13),
      Q => \in4x_C2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_C2(14),
      Q => \in4x_C2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_C2(15),
      Q => \in4x_C2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_C2(16),
      Q => \in4x_C2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_C2(17),
      Q => \in4x_C2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_C2(18),
      Q => \in4x_C2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_C2(19),
      Q => \in4x_C2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_C2(20),
      Q => \in4x_C2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_C2(13),
      Q => \in4x_C2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_C2(14),
      Q => \in4x_C2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_C2(15),
      Q => \in4x_C2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_C2(16),
      Q => \in4x_C2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_C2(17),
      Q => \in4x_C2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_C2(18),
      Q => \in4x_C2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_C2(19),
      Q => \in4x_C2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_C2(28),
      Q => \in4x_C2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_C2(29),
      Q => \in4x_C2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_C2(2),
      Q => \in4x_C2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_C2(30),
      Q => \in4x_C2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_C2(31),
      Q => \in4x_C2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_C2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_C2(32),
      Q => \in4x_C2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_C2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_C2(33),
      Q => \in4x_C2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_C2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_C2(34),
      Q => \in4x_C2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_C2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_C2(35),
      Q => \in4x_C2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_C2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_C2(36),
      Q => \in4x_C2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_C2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_C2(29),
      Q => \in4x_C2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_C2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_C2(30),
      Q => \in4x_C2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_C2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_C2(31),
      Q => \in4x_C2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_C2(3),
      Q => \in4x_C2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_C2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_C2(32),
      Q => \in4x_C2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_C2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_C2(33),
      Q => \in4x_C2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_C2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_C2(34),
      Q => \in4x_C2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_C2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_C2(35),
      Q => \in4x_C2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_C2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_C2(44),
      Q => \in4x_C2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_C2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_C2(45),
      Q => \in4x_C2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_C2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_C2(46),
      Q => \in4x_C2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_C2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_C2(47),
      Q => \in4x_C2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_C2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_C2(48),
      Q => \in4x_C2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_C2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_C2(49),
      Q => \in4x_C2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_C2(4),
      Q => \in4x_C2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_C2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_C2(50),
      Q => \in4x_C2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_C2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_C2(51),
      Q => \in4x_C2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_C2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_C2(52),
      Q => \in4x_C2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_C2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_C2(45),
      Q => \in4x_C2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_C2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_C2(46),
      Q => \in4x_C2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_C2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_C2(47),
      Q => \in4x_C2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_C2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_C2(48),
      Q => \in4x_C2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_C2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_C2(49),
      Q => \in4x_C2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_C2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_C2(50),
      Q => \in4x_C2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_C2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_C2(51),
      Q => \in4x_C2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_C2(5),
      Q => \in4x_C2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_C2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_C2(60),
      Q => \in4x_C2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_C2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_C2(61),
      Q => \in4x_C2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_C2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_C2(62),
      Q => \in4x_C2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_C2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_C2(63),
      Q => \in4x_C2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_C2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_C2(64),
      Q => \in4x_C2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_C2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_C2(65),
      Q => \in4x_C2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_C2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_C2(62),
      Q => \in4x_C2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_C2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_C2(63),
      Q => \in4x_C2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_C2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_C2(68),
      Q => \in4x_C2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_C2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_C2(61),
      Q => \in4x_C2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_C2(6),
      Q => \in4x_C2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_C2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_C2(62),
      Q => \in4x_C2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_C2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_C2(63),
      Q => \in4x_C2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_C2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_C2(72),
      Q => \in4x_C2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_C2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_C2(73),
      Q => \in4x_C2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_C2(7),
      Q => \in4x_C2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_C2(8),
      Q => \in4x_C2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_C2(9),
      Q => \in4x_C2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_D1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_D,
      O => \in4x_D1[10]_i_1_n_0\
    );
\in4x_D1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I1 => MISO1_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => \in4x_D1[11]_i_1_n_0\
    );
\in4x_D1[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => main_state(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO1_D,
      I4 => main_state(0),
      O => \in4x_D1[44]_i_1_n_0\
    );
\in4x_D1[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO1_D,
      I4 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => \in4x_D1[56]_i_1_n_0\
    );
\in4x_D1[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => MISO1_D,
      O => \in4x_D1[57]_i_1_n_0\
    );
\in4x_D1[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO1_D,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_D1[58]_i_1_n_0\
    );
\in4x_D1[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => main_state(0),
      I3 => MISO1_D,
      I4 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_D1[59]_i_1_n_0\
    );
\in4x_D1[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => main_state(0),
      I4 => MISO1_D,
      O => \in4x_D1[61]_i_1_n_0\
    );
\in4x_D1[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_D1[62]_i_1_n_0\
    );
\in4x_D1[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_D,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_D1[63]_i_1_n_0\
    );
\in4x_D1[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO1_D,
      I4 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => \in4x_D1[64]_i_1_n_0\
    );
\in4x_D1[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => MISO1_D,
      O => \in4x_D1[65]_i_1_n_0\
    );
\in4x_D1[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_D1[66]_i_1_n_0\
    );
\in4x_D1[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => main_state(0),
      I3 => MISO1_D,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_D1[67]_i_1_n_0\
    );
\in4x_D1[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO1_D,
      I4 => main_state(0),
      O => \in4x_D1[68]_i_1_n_0\
    );
\in4x_D1[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => MISO1_D,
      O => \in4x_D1[69]_i_1_n_0\
    );
\in4x_D1[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO1_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_D1[70]_i_1_n_0\
    );
\in4x_D1[71]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_D,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_D1[71]_i_1_n_0\
    );
\in4x_D1[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MISO1_D,
      I1 => main_state(0),
      O => \in4x_D1[72]_i_1_n_0\
    );
\in4x_D1[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => main_state(0),
      I1 => MISO1_D,
      O => \in4x_D1[73]_i_1_n_0\
    );
\in4x_D1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I1 => MISO1_D,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_D1[8]_i_1_n_0\
    );
\in4x_D1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MISO1_D,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_D1[9]_i_1_n_0\
    );
\in4x_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => \in4x_D1[10]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[10]\,
      R => \in4x_A2[10]_i_1_n_0\
    );
\in4x_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => \in4x_D1[11]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[11]\,
      R => \in4x_A2[11]_i_1_n_0\
    );
\in4x_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => \in4x_D1[44]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[12]\,
      R => \in4x_A2[12]_i_1_n_0\
    );
\in4x_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => \in4x_D1[61]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[13]\,
      R => \in4x_A2[13]_i_1_n_0\
    );
\in4x_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => \in4x_D1[62]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[14]\,
      R => \in4x_A2[14]_i_1_n_0\
    );
\in4x_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => \in4x_D1[63]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[15]\,
      R => \in4x_A2[15]_i_1_n_0\
    );
\in4x_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => \in4x_D1[64]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[16]\,
      R => \in4x_A2[16]_i_1_n_0\
    );
\in4x_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => \in4x_D1[65]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[17]\,
      R => \in4x_A2[17]_i_1_n_0\
    );
\in4x_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => \in4x_D1[66]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[18]\,
      R => \in4x_A2[18]_i_1_n_0\
    );
\in4x_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => \in4x_D1[67]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[19]\,
      R => \in4x_A2[19]_i_1_n_0\
    );
\in4x_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => \in4x_D1[68]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[20]\,
      R => \in4x_A2[20]_i_1_n_0\
    );
\in4x_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => \in4x_D1[69]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[21]\,
      R => \in4x_A2[21]_i_1_n_0\
    );
\in4x_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => \in4x_D1[70]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[22]\,
      R => \in4x_A2[22]_i_1_n_0\
    );
\in4x_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => \in4x_D1[71]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[23]\,
      R => \in4x_A2[23]_i_1_n_0\
    );
\in4x_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => \in4x_D1[56]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[24]\,
      R => \in4x_A2[24]_i_1_n_0\
    );
\in4x_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => \in4x_D1[57]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[25]\,
      R => \in4x_A2[25]_i_1_n_0\
    );
\in4x_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => \in4x_D1[58]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[26]\,
      R => \in4x_A2[26]_i_1_n_0\
    );
\in4x_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => \in4x_D1[59]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[27]\,
      R => \in4x_A2[27]_i_1_n_0\
    );
\in4x_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => \in4x_D1[44]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[28]\,
      R => \in4x_A2[28]_i_1_n_0\
    );
\in4x_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => \in4x_D1[61]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[29]\,
      R => \in4x_A2[29]_i_1_n_0\
    );
\in4x_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => \in4x_D1[10]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => \in4x_D1[62]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[30]\,
      R => \in4x_A2[30]_i_1_n_0\
    );
\in4x_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => \in4x_D1[63]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[31]\,
      R => \in4x_A2[31]_i_1_n_0\
    );
\in4x_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => \in4x_D1[64]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[32]\,
      R => \in4x_A2[32]_i_1_n_0\
    );
\in4x_D1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => \in4x_D1[65]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[33]\,
      R => \in4x_A2[33]_i_1_n_0\
    );
\in4x_D1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => \in4x_D1[66]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[34]\,
      R => \in4x_A2[34]_i_1_n_0\
    );
\in4x_D1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => \in4x_D1[67]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[35]\,
      R => \in4x_A2[35]_i_1_n_0\
    );
\in4x_D1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => \in4x_D1[68]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[36]\,
      R => \in4x_A2[36]_i_1_n_0\
    );
\in4x_D1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => \in4x_D1[69]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[37]\,
      R => \in4x_A2[37]_i_1_n_0\
    );
\in4x_D1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => \in4x_D1[70]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[38]\,
      R => \in4x_A2[38]_i_1_n_0\
    );
\in4x_D1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => \in4x_D1[71]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[39]\,
      R => \in4x_A2[39]_i_1_n_0\
    );
\in4x_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => \in4x_D1[11]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_D1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => \in4x_D1[56]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[40]\,
      R => \in4x_A2[40]_i_1_n_0\
    );
\in4x_D1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => \in4x_D1[57]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[41]\,
      R => \in4x_A2[41]_i_1_n_0\
    );
\in4x_D1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => \in4x_D1[58]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[42]\,
      R => \in4x_A2[42]_i_1_n_0\
    );
\in4x_D1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => \in4x_D1[59]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[43]\,
      R => \in4x_A2[43]_i_1_n_0\
    );
\in4x_D1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => \in4x_D1[44]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[44]\,
      R => \in4x_A2[44]_i_1_n_0\
    );
\in4x_D1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => \in4x_D1[61]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[45]\,
      R => \in4x_A2[45]_i_1_n_0\
    );
\in4x_D1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => \in4x_D1[62]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[46]\,
      R => \in4x_A2[46]_i_1_n_0\
    );
\in4x_D1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => \in4x_D1[63]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[47]\,
      R => \in4x_A2[47]_i_1_n_0\
    );
\in4x_D1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => \in4x_D1[64]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[48]\,
      R => \in4x_A2[48]_i_1_n_0\
    );
\in4x_D1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => \in4x_D1[65]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[49]\,
      R => \in4x_A2[49]_i_1_n_0\
    );
\in4x_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => \in4x_D1[8]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[4]\,
      R => \in4x_A2[4]_i_1_n_0\
    );
\in4x_D1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => \in4x_D1[66]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[50]\,
      R => \in4x_A2[50]_i_1_n_0\
    );
\in4x_D1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => \in4x_D1[67]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[51]\,
      R => \in4x_A2[51]_i_1_n_0\
    );
\in4x_D1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => \in4x_D1[68]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[52]\,
      R => \in4x_A2[52]_i_1_n_0\
    );
\in4x_D1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => \in4x_D1[69]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[53]\,
      R => \in4x_A2[53]_i_1_n_0\
    );
\in4x_D1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => \in4x_D1[70]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[54]\,
      R => \in4x_A2[54]_i_1_n_0\
    );
\in4x_D1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => \in4x_D1[71]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[55]\,
      R => \in4x_A2[55]_i_1_n_0\
    );
\in4x_D1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => \in4x_D1[56]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[56]\,
      R => \in4x_A2[56]_i_1_n_0\
    );
\in4x_D1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => \in4x_D1[57]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[57]\,
      R => \in4x_A2[57]_i_1_n_0\
    );
\in4x_D1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => \in4x_D1[58]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[58]\,
      R => \in4x_A2[58]_i_1_n_0\
    );
\in4x_D1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => \in4x_D1[59]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[59]\,
      R => \in4x_A2[59]_i_1_n_0\
    );
\in4x_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => \in4x_D1[9]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[5]\,
      R => \in4x_A2[5]_i_1_n_0\
    );
\in4x_D1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => \in4x_D1[44]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_D1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => \in4x_D1[61]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_D1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => \in4x_D1[62]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_D1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => \in4x_D1[63]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_D1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => \in4x_D1[64]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_D1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => \in4x_D1[65]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_D1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => \in4x_D1[66]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_D1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => \in4x_D1[67]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_D1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => \in4x_D1[68]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_D1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => \in4x_D1[69]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => \in4x_D1[10]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[6]\,
      R => \in4x_A2[6]_i_1_n_0\
    );
\in4x_D1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => \in4x_D1[70]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_D1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => \in4x_D1[71]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_D1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => \in4x_D1[72]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[72]\,
      R => \in4x_A2[72]_i_1_n_0\
    );
\in4x_D1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => \in4x_D1[73]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[73]\,
      R => \in4x_A2[73]_i_1_n_0\
    );
\in4x_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => \in4x_D1[11]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[7]\,
      R => \in4x_A2[7]_i_1_n_0\
    );
\in4x_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => \in4x_D1[8]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[8]\,
      R => \in4x_A2[8]_i_1_n_0\
    );
\in4x_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => \in4x_D1[9]_i_1_n_0\,
      Q => \in4x_D1_reg_n_0_[9]\,
      R => \in4x_A2[9]_i_1_n_0\
    );
\in4x_D2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_D,
      O => \in4x_D2[10]_i_1_n_0\
    );
\in4x_D2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => \in4x_D2[11]_i_1_n_0\
    );
\in4x_D2[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => main_state(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO2_D,
      I4 => main_state(0),
      O => \in4x_D2[44]_i_1_n_0\
    );
\in4x_D2[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => \in4x_D2[56]_i_1_n_0\
    );
\in4x_D2[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => MISO2_D,
      O => \in4x_D2[57]_i_1_n_0\
    );
\in4x_D2[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO2_D,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_D2[58]_i_1_n_0\
    );
\in4x_D2[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => main_state(0),
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_D2[59]_i_1_n_0\
    );
\in4x_D2[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => main_state(0),
      I4 => MISO2_D,
      O => \in4x_D2[61]_i_1_n_0\
    );
\in4x_D2[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_D2[62]_i_1_n_0\
    );
\in4x_D2[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_D2[63]_i_1_n_0\
    );
\in4x_D2[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => \in4x_D2[64]_i_1_n_0\
    );
\in4x_D2[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => MISO2_D,
      O => \in4x_D2[65]_i_1_n_0\
    );
\in4x_D2[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_D2[66]_i_1_n_0\
    );
\in4x_D2[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => main_state(0),
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_D2[67]_i_1_n_0\
    );
\in4x_D2[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO2_D,
      I4 => main_state(0),
      O => \in4x_D2[68]_i_1_n_0\
    );
\in4x_D2[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => MISO2_D,
      O => \in4x_D2[69]_i_1_n_0\
    );
\in4x_D2[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => MISO2_D,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_D2[70]_i_1_n_0\
    );
\in4x_D2[71]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_D,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_D2[71]_i_1_n_0\
    );
\in4x_D2[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MISO2_D,
      I1 => main_state(0),
      O => \in4x_D2[72]_i_1_n_0\
    );
\in4x_D2[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => main_state(0),
      I1 => MISO2_D,
      O => \in4x_D2[73]_i_1_n_0\
    );
\in4x_D2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I1 => MISO2_D,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_D2[8]_i_1_n_0\
    );
\in4x_D2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MISO2_D,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_D2[9]_i_1_n_0\
    );
\in4x_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => \in4x_D2[10]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[10]\,
      R => \in4x_A2[10]_i_1_n_0\
    );
\in4x_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => \in4x_D2[11]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[11]\,
      R => \in4x_A2[11]_i_1_n_0\
    );
\in4x_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => \in4x_D2[44]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[12]\,
      R => \in4x_A2[12]_i_1_n_0\
    );
\in4x_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => \in4x_D2[61]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[13]\,
      R => \in4x_A2[13]_i_1_n_0\
    );
\in4x_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => \in4x_D2[62]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[14]\,
      R => \in4x_A2[14]_i_1_n_0\
    );
\in4x_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => \in4x_D2[63]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[15]\,
      R => \in4x_A2[15]_i_1_n_0\
    );
\in4x_D2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => \in4x_D2[64]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[16]\,
      R => \in4x_A2[16]_i_1_n_0\
    );
\in4x_D2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => \in4x_D2[65]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[17]\,
      R => \in4x_A2[17]_i_1_n_0\
    );
\in4x_D2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => \in4x_D2[66]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[18]\,
      R => \in4x_A2[18]_i_1_n_0\
    );
\in4x_D2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => \in4x_D2[67]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[19]\,
      R => \in4x_A2[19]_i_1_n_0\
    );
\in4x_D2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => \in4x_D2[68]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[20]\,
      R => \in4x_A2[20]_i_1_n_0\
    );
\in4x_D2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => \in4x_D2[69]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[21]\,
      R => \in4x_A2[21]_i_1_n_0\
    );
\in4x_D2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => \in4x_D2[70]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[22]\,
      R => \in4x_A2[22]_i_1_n_0\
    );
\in4x_D2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => \in4x_D2[71]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[23]\,
      R => \in4x_A2[23]_i_1_n_0\
    );
\in4x_D2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => \in4x_D2[56]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[24]\,
      R => \in4x_A2[24]_i_1_n_0\
    );
\in4x_D2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => \in4x_D2[57]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[25]\,
      R => \in4x_A2[25]_i_1_n_0\
    );
\in4x_D2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => \in4x_D2[58]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[26]\,
      R => \in4x_A2[26]_i_1_n_0\
    );
\in4x_D2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => \in4x_D2[59]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[27]\,
      R => \in4x_A2[27]_i_1_n_0\
    );
\in4x_D2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => \in4x_D2[44]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[28]\,
      R => \in4x_A2[28]_i_1_n_0\
    );
\in4x_D2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => \in4x_D2[61]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[29]\,
      R => \in4x_A2[29]_i_1_n_0\
    );
\in4x_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => \in4x_D2[10]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_D2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => \in4x_D2[62]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[30]\,
      R => \in4x_A2[30]_i_1_n_0\
    );
\in4x_D2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => \in4x_D2[63]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[31]\,
      R => \in4x_A2[31]_i_1_n_0\
    );
\in4x_D2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => \in4x_D2[64]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[32]\,
      R => \in4x_A2[32]_i_1_n_0\
    );
\in4x_D2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => \in4x_D2[65]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[33]\,
      R => \in4x_A2[33]_i_1_n_0\
    );
\in4x_D2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => \in4x_D2[66]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[34]\,
      R => \in4x_A2[34]_i_1_n_0\
    );
\in4x_D2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => \in4x_D2[67]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[35]\,
      R => \in4x_A2[35]_i_1_n_0\
    );
\in4x_D2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => \in4x_D2[68]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[36]\,
      R => \in4x_A2[36]_i_1_n_0\
    );
\in4x_D2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => \in4x_D2[69]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[37]\,
      R => \in4x_A2[37]_i_1_n_0\
    );
\in4x_D2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => \in4x_D2[70]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[38]\,
      R => \in4x_A2[38]_i_1_n_0\
    );
\in4x_D2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => \in4x_D2[71]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[39]\,
      R => \in4x_A2[39]_i_1_n_0\
    );
\in4x_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => \in4x_D2[11]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_D2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => \in4x_D2[56]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[40]\,
      R => \in4x_A2[40]_i_1_n_0\
    );
\in4x_D2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => \in4x_D2[57]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[41]\,
      R => \in4x_A2[41]_i_1_n_0\
    );
\in4x_D2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => \in4x_D2[58]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[42]\,
      R => \in4x_A2[42]_i_1_n_0\
    );
\in4x_D2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => \in4x_D2[59]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[43]\,
      R => \in4x_A2[43]_i_1_n_0\
    );
\in4x_D2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => \in4x_D2[44]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[44]\,
      R => \in4x_A2[44]_i_1_n_0\
    );
\in4x_D2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => \in4x_D2[61]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[45]\,
      R => \in4x_A2[45]_i_1_n_0\
    );
\in4x_D2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => \in4x_D2[62]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[46]\,
      R => \in4x_A2[46]_i_1_n_0\
    );
\in4x_D2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => \in4x_D2[63]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[47]\,
      R => \in4x_A2[47]_i_1_n_0\
    );
\in4x_D2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => \in4x_D2[64]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[48]\,
      R => \in4x_A2[48]_i_1_n_0\
    );
\in4x_D2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => \in4x_D2[65]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[49]\,
      R => \in4x_A2[49]_i_1_n_0\
    );
\in4x_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => \in4x_D2[8]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[4]\,
      R => \in4x_A2[4]_i_1_n_0\
    );
\in4x_D2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => \in4x_D2[66]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[50]\,
      R => \in4x_A2[50]_i_1_n_0\
    );
\in4x_D2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => \in4x_D2[67]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[51]\,
      R => \in4x_A2[51]_i_1_n_0\
    );
\in4x_D2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => \in4x_D2[68]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[52]\,
      R => \in4x_A2[52]_i_1_n_0\
    );
\in4x_D2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => \in4x_D2[69]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[53]\,
      R => \in4x_A2[53]_i_1_n_0\
    );
\in4x_D2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => \in4x_D2[70]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[54]\,
      R => \in4x_A2[54]_i_1_n_0\
    );
\in4x_D2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => \in4x_D2[71]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[55]\,
      R => \in4x_A2[55]_i_1_n_0\
    );
\in4x_D2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => \in4x_D2[56]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[56]\,
      R => \in4x_A2[56]_i_1_n_0\
    );
\in4x_D2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => \in4x_D2[57]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[57]\,
      R => \in4x_A2[57]_i_1_n_0\
    );
\in4x_D2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => \in4x_D2[58]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[58]\,
      R => \in4x_A2[58]_i_1_n_0\
    );
\in4x_D2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => \in4x_D2[59]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[59]\,
      R => \in4x_A2[59]_i_1_n_0\
    );
\in4x_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => \in4x_D2[9]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[5]\,
      R => \in4x_A2[5]_i_1_n_0\
    );
\in4x_D2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => \in4x_D2[44]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_D2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => \in4x_D2[61]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_D2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => \in4x_D2[62]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_D2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => \in4x_D2[63]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_D2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => \in4x_D2[64]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_D2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => \in4x_D2[65]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_D2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => \in4x_D2[66]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_D2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => \in4x_D2[67]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_D2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => \in4x_D2[68]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_D2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => \in4x_D2[69]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => \in4x_D2[10]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[6]\,
      R => \in4x_A2[6]_i_1_n_0\
    );
\in4x_D2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => \in4x_D2[70]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_D2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => \in4x_D2[71]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_D2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => \in4x_D2[72]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[72]\,
      R => \in4x_A2[72]_i_1_n_0\
    );
\in4x_D2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => \in4x_D2[73]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[73]\,
      R => \in4x_A2[73]_i_1_n_0\
    );
\in4x_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => \in4x_D2[11]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[7]\,
      R => \in4x_A2[7]_i_1_n_0\
    );
\in4x_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => \in4x_D2[8]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[8]\,
      R => \in4x_A2[8]_i_1_n_0\
    );
\in4x_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => \in4x_D2[9]_i_1_n_0\,
      Q => \in4x_D2_reg_n_0_[9]\,
      R => \in4x_A2[9]_i_1_n_0\
    );
\in4x_E1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_E,
      O => \in4x_E1[10]_i_1_n_0\
    );
\in4x_E1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => \in4x_E1[11]_i_1_n_0\
    );
\in4x_E1[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => main_state(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO1_E,
      I4 => main_state(0),
      O => \in4x_E1[44]_i_1_n_0\
    );
\in4x_E1[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => \in4x_E1[56]_i_1_n_0\
    );
\in4x_E1[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => MISO1_E,
      O => \in4x_E1[57]_i_1_n_0\
    );
\in4x_E1[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO1_E,
      I3 => main_state(0),
      I4 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_E1[58]_i_1_n_0\
    );
\in4x_E1[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => main_state(0),
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_E1[59]_i_1_n_0\
    );
\in4x_E1[61]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => main_state(0),
      I4 => MISO1_E,
      O => \in4x_E1[61]_i_1_n_0\
    );
\in4x_E1[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_E1[62]_i_1_n_0\
    );
\in4x_E1[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_E1[63]_i_1_n_0\
    );
\in4x_E1[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => \in4x_E1[64]_i_1_n_0\
    );
\in4x_E1[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => MISO1_E,
      O => \in4x_E1[65]_i_1_n_0\
    );
\in4x_E1[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_E1[66]_i_1_n_0\
    );
\in4x_E1[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => main_state(0),
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_E1[67]_i_1_n_0\
    );
\in4x_E1[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => MISO1_E,
      I4 => main_state(0),
      O => \in4x_E1[68]_i_1_n_0\
    );
\in4x_E1[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => MISO1_E,
      O => \in4x_E1[69]_i_1_n_0\
    );
\in4x_E1[70]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => MISO1_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \in4x_E1[70]_i_1_n_0\
    );
\in4x_E1[71]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_E,
      I4 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => \in4x_E1[71]_i_1_n_0\
    );
\in4x_E1[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => MISO1_E,
      I1 => main_state(0),
      O => \in4x_E1[72]_i_1_n_0\
    );
\in4x_E1[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => main_state(0),
      I1 => MISO1_E,
      O => \in4x_E1[73]_i_1_n_0\
    );
\in4x_E1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I1 => MISO1_E,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_E1[8]_i_1_n_0\
    );
\in4x_E1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MISO1_E,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => \in4x_E1[9]_i_1_n_0\
    );
\in4x_E1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => \in4x_E1[10]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[10]\,
      R => \in4x_A2[10]_i_1_n_0\
    );
\in4x_E1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => \in4x_E1[11]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[11]\,
      R => \in4x_A2[11]_i_1_n_0\
    );
\in4x_E1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => \in4x_E1[44]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[12]\,
      R => \in4x_A2[12]_i_1_n_0\
    );
\in4x_E1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => \in4x_E1[61]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[13]\,
      R => \in4x_A2[13]_i_1_n_0\
    );
\in4x_E1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => \in4x_E1[62]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[14]\,
      R => \in4x_A2[14]_i_1_n_0\
    );
\in4x_E1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => \in4x_E1[63]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[15]\,
      R => \in4x_A2[15]_i_1_n_0\
    );
\in4x_E1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => \in4x_E1[64]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[16]\,
      R => \in4x_A2[16]_i_1_n_0\
    );
\in4x_E1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => \in4x_E1[65]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[17]\,
      R => \in4x_A2[17]_i_1_n_0\
    );
\in4x_E1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => \in4x_E1[66]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[18]\,
      R => \in4x_A2[18]_i_1_n_0\
    );
\in4x_E1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => \in4x_E1[67]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[19]\,
      R => \in4x_A2[19]_i_1_n_0\
    );
\in4x_E1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => \in4x_E1[68]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[20]\,
      R => \in4x_A2[20]_i_1_n_0\
    );
\in4x_E1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => \in4x_E1[69]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[21]\,
      R => \in4x_A2[21]_i_1_n_0\
    );
\in4x_E1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => \in4x_E1[70]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[22]\,
      R => \in4x_A2[22]_i_1_n_0\
    );
\in4x_E1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => \in4x_E1[71]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[23]\,
      R => \in4x_A2[23]_i_1_n_0\
    );
\in4x_E1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => \in4x_E1[56]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[24]\,
      R => \in4x_A2[24]_i_1_n_0\
    );
\in4x_E1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => \in4x_E1[57]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[25]\,
      R => \in4x_A2[25]_i_1_n_0\
    );
\in4x_E1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => \in4x_E1[58]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[26]\,
      R => \in4x_A2[26]_i_1_n_0\
    );
\in4x_E1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => \in4x_E1[59]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[27]\,
      R => \in4x_A2[27]_i_1_n_0\
    );
\in4x_E1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => \in4x_E1[44]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[28]\,
      R => \in4x_A2[28]_i_1_n_0\
    );
\in4x_E1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => \in4x_E1[61]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[29]\,
      R => \in4x_A2[29]_i_1_n_0\
    );
\in4x_E1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => \in4x_E1[10]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_E1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => \in4x_E1[62]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[30]\,
      R => \in4x_A2[30]_i_1_n_0\
    );
\in4x_E1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => \in4x_E1[63]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[31]\,
      R => \in4x_A2[31]_i_1_n_0\
    );
\in4x_E1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => \in4x_E1[64]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[32]\,
      R => \in4x_A2[32]_i_1_n_0\
    );
\in4x_E1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => \in4x_E1[65]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[33]\,
      R => \in4x_A2[33]_i_1_n_0\
    );
\in4x_E1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => \in4x_E1[66]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[34]\,
      R => \in4x_A2[34]_i_1_n_0\
    );
\in4x_E1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => \in4x_E1[67]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[35]\,
      R => \in4x_A2[35]_i_1_n_0\
    );
\in4x_E1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => \in4x_E1[68]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[36]\,
      R => \in4x_A2[36]_i_1_n_0\
    );
\in4x_E1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => \in4x_E1[69]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[37]\,
      R => \in4x_A2[37]_i_1_n_0\
    );
\in4x_E1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => \in4x_E1[70]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[38]\,
      R => \in4x_A2[38]_i_1_n_0\
    );
\in4x_E1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => \in4x_E1[71]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[39]\,
      R => \in4x_A2[39]_i_1_n_0\
    );
\in4x_E1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => \in4x_E1[11]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_E1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => \in4x_E1[56]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[40]\,
      R => \in4x_A2[40]_i_1_n_0\
    );
\in4x_E1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => \in4x_E1[57]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[41]\,
      R => \in4x_A2[41]_i_1_n_0\
    );
\in4x_E1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => \in4x_E1[58]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[42]\,
      R => \in4x_A2[42]_i_1_n_0\
    );
\in4x_E1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => \in4x_E1[59]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[43]\,
      R => \in4x_A2[43]_i_1_n_0\
    );
\in4x_E1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => \in4x_E1[44]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[44]\,
      R => \in4x_A2[44]_i_1_n_0\
    );
\in4x_E1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => \in4x_E1[61]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[45]\,
      R => \in4x_A2[45]_i_1_n_0\
    );
\in4x_E1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => \in4x_E1[62]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[46]\,
      R => \in4x_A2[46]_i_1_n_0\
    );
\in4x_E1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => \in4x_E1[63]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[47]\,
      R => \in4x_A2[47]_i_1_n_0\
    );
\in4x_E1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => \in4x_E1[64]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[48]\,
      R => \in4x_A2[48]_i_1_n_0\
    );
\in4x_E1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => \in4x_E1[65]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[49]\,
      R => \in4x_A2[49]_i_1_n_0\
    );
\in4x_E1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => \in4x_E1[8]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[4]\,
      R => \in4x_A2[4]_i_1_n_0\
    );
\in4x_E1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => \in4x_E1[66]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[50]\,
      R => \in4x_A2[50]_i_1_n_0\
    );
\in4x_E1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => \in4x_E1[67]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[51]\,
      R => \in4x_A2[51]_i_1_n_0\
    );
\in4x_E1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => \in4x_E1[68]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[52]\,
      R => \in4x_A2[52]_i_1_n_0\
    );
\in4x_E1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => \in4x_E1[69]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[53]\,
      R => \in4x_A2[53]_i_1_n_0\
    );
\in4x_E1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => \in4x_E1[70]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[54]\,
      R => \in4x_A2[54]_i_1_n_0\
    );
\in4x_E1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => \in4x_E1[71]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[55]\,
      R => \in4x_A2[55]_i_1_n_0\
    );
\in4x_E1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => \in4x_E1[56]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[56]\,
      R => \in4x_A2[56]_i_1_n_0\
    );
\in4x_E1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => \in4x_E1[57]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[57]\,
      R => \in4x_A2[57]_i_1_n_0\
    );
\in4x_E1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => \in4x_E1[58]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[58]\,
      R => \in4x_A2[58]_i_1_n_0\
    );
\in4x_E1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => \in4x_E1[59]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[59]\,
      R => \in4x_A2[59]_i_1_n_0\
    );
\in4x_E1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => \in4x_E1[9]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[5]\,
      R => \in4x_A2[5]_i_1_n_0\
    );
\in4x_E1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => \in4x_E1[44]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_E1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => \in4x_E1[61]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_E1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => \in4x_E1[62]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_E1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => \in4x_E1[63]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_E1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => \in4x_E1[64]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_E1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => \in4x_E1[65]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_E1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => \in4x_E1[66]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_E1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => \in4x_E1[67]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_E1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => \in4x_E1[68]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_E1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => \in4x_E1[69]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_E1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => \in4x_E1[10]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[6]\,
      R => \in4x_A2[6]_i_1_n_0\
    );
\in4x_E1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => \in4x_E1[70]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_E1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => \in4x_E1[71]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_E1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => \in4x_E1[72]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[72]\,
      R => \in4x_A2[72]_i_1_n_0\
    );
\in4x_E1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => \in4x_E1[73]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[73]\,
      R => \in4x_A2[73]_i_1_n_0\
    );
\in4x_E1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => \in4x_E1[11]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[7]\,
      R => \in4x_A2[7]_i_1_n_0\
    );
\in4x_E1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => \in4x_E1[8]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[8]\,
      R => \in4x_A2[8]_i_1_n_0\
    );
\in4x_E1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => \in4x_E1[9]_i_1_n_0\,
      Q => \in4x_E1_reg_n_0_[9]\,
      R => \in4x_A2[9]_i_1_n_0\
    );
\in4x_E2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_E2(10)
    );
\in4x_E2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_E2(11)
    );
\in4x_E2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(12)
    );
\in4x_E2[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(20)
    );
\in4x_E2[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(13)
    );
\in4x_E2[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(14)
    );
\in4x_E2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(15)
    );
\in4x_E2[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(16)
    );
\in4x_E2[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(17)
    );
\in4x_E2[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(18)
    );
\in4x_E2[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(19)
    );
\in4x_E2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(28)
    );
\in4x_E2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_E2(2)
    );
\in4x_E2[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(36)
    );
\in4x_E2[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(29)
    );
\in4x_E2[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(30)
    );
\in4x_E2[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(31)
    );
\in4x_E2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_E2(3)
    );
\in4x_E2[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(32)
    );
\in4x_E2[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(33)
    );
\in4x_E2[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(34)
    );
\in4x_E2[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(35)
    );
\in4x_E2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(0),
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(44)
    );
\in4x_E2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_E,
      I3 => main_state(0),
      O => in4x_E2(4)
    );
\in4x_E2[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(52)
    );
\in4x_E2[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(45)
    );
\in4x_E2[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(46)
    );
\in4x_E2[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(47)
    );
\in4x_E2[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(48)
    );
\in4x_E2[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(49)
    );
\in4x_E2[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_E,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(50)
    );
\in4x_E2[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_E2(51)
    );
\in4x_E2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_E,
      O => in4x_E2(5)
    );
\in4x_E2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_E2(60)
    );
\in4x_E2[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_E2(64)
    );
\in4x_E2[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_E2(65)
    );
\in4x_E2[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_E2(68)
    );
\in4x_E2[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_E2(61)
    );
\in4x_E2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_E,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_E2(6)
    );
\in4x_E2[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_E,
      O => in4x_E2(62)
    );
\in4x_E2[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => in4x_E2(63)
    );
\in4x_E2[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => main_state(0),
      I3 => MISO2_E,
      O => in4x_E2(72)
    );
\in4x_E2[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => in4x_E2(73)
    );
\in4x_E2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_E2(7)
    );
\in4x_E2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO2_E,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_E2(8)
    );
\in4x_E2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_E,
      O => in4x_E2(9)
    );
\in4x_E2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_E2(10),
      Q => \in4x_E2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_E2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_E2(11),
      Q => \in4x_E2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_E2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_E2(12),
      Q => \in4x_E2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_E2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_E2(13),
      Q => \in4x_E2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_E2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_E2(14),
      Q => \in4x_E2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_E2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_E2(15),
      Q => \in4x_E2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_E2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_E2(16),
      Q => \in4x_E2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_E2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_E2(17),
      Q => \in4x_E2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_E2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_E2(18),
      Q => \in4x_E2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_E2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_E2(19),
      Q => \in4x_E2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_E2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_E2(20),
      Q => \in4x_E2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_E2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_E2(13),
      Q => \in4x_E2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_E2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_E2(14),
      Q => \in4x_E2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_E2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_E2(15),
      Q => \in4x_E2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_E2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_E2(16),
      Q => \in4x_E2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_E2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_E2(17),
      Q => \in4x_E2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_E2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_E2(18),
      Q => \in4x_E2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_E2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_E2(19),
      Q => \in4x_E2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_E2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_E2(28),
      Q => \in4x_E2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_E2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_E2(29),
      Q => \in4x_E2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_E2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_E2(2),
      Q => \in4x_E2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_E2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_E2(30),
      Q => \in4x_E2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_E2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_E2(31),
      Q => \in4x_E2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_E2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_E2(32),
      Q => \in4x_E2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_E2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_E2(33),
      Q => \in4x_E2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_E2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_E2(34),
      Q => \in4x_E2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_E2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_E2(35),
      Q => \in4x_E2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_E2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_E2(36),
      Q => \in4x_E2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_E2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_E2(29),
      Q => \in4x_E2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_E2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_E2(30),
      Q => \in4x_E2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_E2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_E2(31),
      Q => \in4x_E2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_E2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_E2(3),
      Q => \in4x_E2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_E2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_E2(32),
      Q => \in4x_E2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_E2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_E2(33),
      Q => \in4x_E2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_E2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_E2(34),
      Q => \in4x_E2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_E2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_E2(35),
      Q => \in4x_E2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_E2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_E2(44),
      Q => \in4x_E2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_E2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_E2(45),
      Q => \in4x_E2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_E2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_E2(46),
      Q => \in4x_E2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_E2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_E2(47),
      Q => \in4x_E2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_E2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_E2(48),
      Q => \in4x_E2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_E2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_E2(49),
      Q => \in4x_E2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_E2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_E2(4),
      Q => \in4x_E2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_E2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_E2(50),
      Q => \in4x_E2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_E2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_E2(51),
      Q => \in4x_E2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_E2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_E2(52),
      Q => \in4x_E2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_E2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_E2(45),
      Q => \in4x_E2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_E2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_E2(46),
      Q => \in4x_E2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_E2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_E2(47),
      Q => \in4x_E2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_E2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_E2(48),
      Q => \in4x_E2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_E2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_E2(49),
      Q => \in4x_E2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_E2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_E2(50),
      Q => \in4x_E2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_E2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_E2(51),
      Q => \in4x_E2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_E2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_E2(5),
      Q => \in4x_E2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_E2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_E2(60),
      Q => \in4x_E2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_E2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_E2(61),
      Q => \in4x_E2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_E2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_E2(62),
      Q => \in4x_E2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_E2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_E2(63),
      Q => \in4x_E2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_E2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_E2(64),
      Q => \in4x_E2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_E2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_E2(65),
      Q => \in4x_E2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_E2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_E2(62),
      Q => \in4x_E2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_E2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_E2(63),
      Q => \in4x_E2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_E2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_E2(68),
      Q => \in4x_E2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_E2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_E2(61),
      Q => \in4x_E2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_E2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_E2(6),
      Q => \in4x_E2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_E2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_E2(62),
      Q => \in4x_E2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_E2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_E2(63),
      Q => \in4x_E2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_E2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_E2(72),
      Q => \in4x_E2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_E2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_E2(73),
      Q => \in4x_E2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_E2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_E2(7),
      Q => \in4x_E2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_E2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_E2(8),
      Q => \in4x_E2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_E2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_E2(9),
      Q => \in4x_E2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_F1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_F1(10)
    );
\in4x_F1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_F1(11)
    );
\in4x_F1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(12)
    );
\in4x_F1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(20)
    );
\in4x_F1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(13)
    );
\in4x_F1[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_F,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(14)
    );
\in4x_F1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(15)
    );
\in4x_F1[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(16)
    );
\in4x_F1[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(17)
    );
\in4x_F1[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_F,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(18)
    );
\in4x_F1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(19)
    );
\in4x_F1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(28)
    );
\in4x_F1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_F1(2)
    );
\in4x_F1[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(36)
    );
\in4x_F1[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(29)
    );
\in4x_F1[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_F,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(30)
    );
\in4x_F1[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(31)
    );
\in4x_F1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_F1(3)
    );
\in4x_F1[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(32)
    );
\in4x_F1[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(33)
    );
\in4x_F1[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_F,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(34)
    );
\in4x_F1[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(35)
    );
\in4x_F1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(0),
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(44)
    );
\in4x_F1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_F,
      I3 => main_state(0),
      O => in4x_F1(4)
    );
\in4x_F1[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(52)
    );
\in4x_F1[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => MISO1_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(45)
    );
\in4x_F1[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_F,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(46)
    );
\in4x_F1[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(47)
    );
\in4x_F1[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(48)
    );
\in4x_F1[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => MISO1_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(49)
    );
\in4x_F1[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO1_F,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(50)
    );
\in4x_F1[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_F1(51)
    );
\in4x_F1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_F,
      O => in4x_F1(5)
    );
\in4x_F1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_F1(60)
    );
\in4x_F1[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_F1(64)
    );
\in4x_F1[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO1_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_F1(65)
    );
\in4x_F1[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_F1(68)
    );
\in4x_F1[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO1_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_F1(61)
    );
\in4x_F1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_F1(6)
    );
\in4x_F1[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_F,
      O => in4x_F1(62)
    );
\in4x_F1[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_F1(63)
    );
\in4x_F1[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO1_F,
      O => in4x_F1(72)
    );
\in4x_F1[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => in4x_F1(73)
    );
\in4x_F1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_F1(7)
    );
\in4x_F1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_F1(8)
    );
\in4x_F1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_F,
      O => in4x_F1(9)
    );
\in4x_F1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_F1(10),
      Q => \in4x_F1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_F1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_F1(11),
      Q => \in4x_F1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_F1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_F1(12),
      Q => \in4x_F1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_F1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_F1(13),
      Q => \in4x_F1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_F1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_F1(14),
      Q => \in4x_F1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_F1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_F1(15),
      Q => \in4x_F1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_F1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_F1(16),
      Q => \in4x_F1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_F1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_F1(17),
      Q => \in4x_F1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_F1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_F1(18),
      Q => \in4x_F1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_F1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_F1(19),
      Q => \in4x_F1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_F1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_F1(20),
      Q => \in4x_F1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_F1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_F1(13),
      Q => \in4x_F1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_F1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_F1(14),
      Q => \in4x_F1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_F1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_F1(15),
      Q => \in4x_F1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_F1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_F1(16),
      Q => \in4x_F1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_F1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_F1(17),
      Q => \in4x_F1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_F1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_F1(18),
      Q => \in4x_F1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_F1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_F1(19),
      Q => \in4x_F1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_F1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_F1(28),
      Q => \in4x_F1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_F1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_F1(29),
      Q => \in4x_F1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_F1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_F1(2),
      Q => \in4x_F1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_F1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_F1(30),
      Q => \in4x_F1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_F1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_F1(31),
      Q => \in4x_F1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_F1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_F1(32),
      Q => \in4x_F1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_F1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_F1(33),
      Q => \in4x_F1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_F1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_F1(34),
      Q => \in4x_F1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_F1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_F1(35),
      Q => \in4x_F1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_F1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_F1(36),
      Q => \in4x_F1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_F1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_F1(29),
      Q => \in4x_F1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_F1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_F1(30),
      Q => \in4x_F1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_F1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_F1(31),
      Q => \in4x_F1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_F1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_F1(3),
      Q => \in4x_F1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_F1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_F1(32),
      Q => \in4x_F1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_F1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_F1(33),
      Q => \in4x_F1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_F1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_F1(34),
      Q => \in4x_F1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_F1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_F1(35),
      Q => \in4x_F1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_F1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_F1(44),
      Q => \in4x_F1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_F1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_F1(45),
      Q => \in4x_F1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_F1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_F1(46),
      Q => \in4x_F1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_F1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_F1(47),
      Q => \in4x_F1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_F1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_F1(48),
      Q => \in4x_F1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_F1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_F1(49),
      Q => \in4x_F1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_F1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_F1(4),
      Q => \in4x_F1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_F1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_F1(50),
      Q => \in4x_F1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_F1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_F1(51),
      Q => \in4x_F1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_F1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_F1(52),
      Q => \in4x_F1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_F1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_F1(45),
      Q => \in4x_F1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_F1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_F1(46),
      Q => \in4x_F1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_F1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_F1(47),
      Q => \in4x_F1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_F1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_F1(48),
      Q => \in4x_F1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_F1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_F1(49),
      Q => \in4x_F1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_F1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_F1(50),
      Q => \in4x_F1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_F1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_F1(51),
      Q => \in4x_F1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_F1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_F1(5),
      Q => \in4x_F1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_F1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_F1(60),
      Q => \in4x_F1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_F1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_F1(61),
      Q => \in4x_F1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_F1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_F1(62),
      Q => \in4x_F1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_F1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_F1(63),
      Q => \in4x_F1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_F1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_F1(64),
      Q => \in4x_F1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_F1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_F1(65),
      Q => \in4x_F1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_F1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_F1(62),
      Q => \in4x_F1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_F1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_F1(63),
      Q => \in4x_F1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_F1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_F1(68),
      Q => \in4x_F1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_F1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_F1(61),
      Q => \in4x_F1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_F1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_F1(6),
      Q => \in4x_F1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_F1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_F1(62),
      Q => \in4x_F1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_F1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_F1(63),
      Q => \in4x_F1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_F1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_F1(72),
      Q => \in4x_F1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_F1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_F1(73),
      Q => \in4x_F1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_F1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_F1(7),
      Q => \in4x_F1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_F1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_F1(8),
      Q => \in4x_F1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_F1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_F1(9),
      Q => \in4x_F1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_F2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => main_state(1),
      O => in4x_F2(10)
    );
\in4x_F2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_F,
      I3 => main_state(1),
      O => in4x_F2(11)
    );
\in4x_F2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO2_F,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_F2(12)
    );
\in4x_F2[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_F,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_F2(20)
    );
\in4x_F2[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_F2(13)
    );
\in4x_F2[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_F,
      I4 => main_state(2),
      O => in4x_F2(14)
    );
\in4x_F2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_F2(15)
    );
\in4x_F2[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_F,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_F2(16)
    );
\in4x_F2[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_F2(17)
    );
\in4x_F2[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_F,
      I4 => main_state(2),
      O => in4x_F2(18)
    );
\in4x_F2[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_F2(19)
    );
\in4x_F2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO2_F,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_F2(28)
    );
\in4x_F2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => main_state(1),
      O => in4x_F2(2)
    );
\in4x_F2[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_F,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_F2(36)
    );
\in4x_F2[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_F2(29)
    );
\in4x_F2[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_F,
      I4 => main_state(2),
      O => in4x_F2(30)
    );
\in4x_F2[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_F2(31)
    );
\in4x_F2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_F,
      I3 => main_state(1),
      O => in4x_F2(3)
    );
\in4x_F2[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_F,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_F2(32)
    );
\in4x_F2[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_F2(33)
    );
\in4x_F2[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_F,
      I4 => main_state(2),
      O => in4x_F2(34)
    );
\in4x_F2[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_F2(35)
    );
\in4x_F2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(0),
      I2 => MISO2_F,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_F2(44)
    );
\in4x_F2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F,
      I3 => main_state(0),
      O => in4x_F2(4)
    );
\in4x_F2[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_F,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_F2(52)
    );
\in4x_F2[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_F2(45)
    );
\in4x_F2[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_F,
      I4 => main_state(2),
      O => in4x_F2(46)
    );
\in4x_F2[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_F2(47)
    );
\in4x_F2[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_F,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_F2(48)
    );
\in4x_F2[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_F2(49)
    );
\in4x_F2[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_F,
      I4 => main_state(2),
      O => in4x_F2(50)
    );
\in4x_F2[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I4 => main_state(2),
      O => in4x_F2(51)
    );
\in4x_F2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F,
      O => in4x_F2(5)
    );
\in4x_F2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_F2(60)
    );
\in4x_F2[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_F2(64)
    );
\in4x_F2[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_F2(65)
    );
\in4x_F2[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_F2(68)
    );
\in4x_F2[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_F2(61)
    );
\in4x_F2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_F,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => main_state(1),
      O => in4x_F2(6)
    );
\in4x_F2[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO2_F,
      O => in4x_F2(62)
    );
\in4x_F2[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => in4x_F2(63)
    );
\in4x_F2[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => main_state(0),
      I3 => MISO2_F,
      O => in4x_F2(72)
    );
\in4x_F2[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => MISO2_F,
      I3 => main_state(0),
      O => in4x_F2(73)
    );
\in4x_F2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_F,
      I3 => main_state(1),
      O => in4x_F2(7)
    );
\in4x_F2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO2_F,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_F2(8)
    );
\in4x_F2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F,
      O => in4x_F2(9)
    );
\in4x_F2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_F2(10),
      Q => \in4x_F2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_F2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_F2(11),
      Q => \in4x_F2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_F2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_F2(12),
      Q => \in4x_F2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_F2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_F2(13),
      Q => \in4x_F2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_F2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_F2(14),
      Q => \in4x_F2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_F2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_F2(15),
      Q => \in4x_F2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_F2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_F2(16),
      Q => \in4x_F2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_F2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_F2(17),
      Q => \in4x_F2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_F2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_F2(18),
      Q => \in4x_F2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_F2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_F2(19),
      Q => \in4x_F2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_F2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_F2(20),
      Q => \in4x_F2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_F2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_F2(13),
      Q => \in4x_F2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_F2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_F2(14),
      Q => \in4x_F2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_F2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_F2(15),
      Q => \in4x_F2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_F2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_F2(16),
      Q => \in4x_F2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_F2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_F2(17),
      Q => \in4x_F2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_F2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_F2(18),
      Q => \in4x_F2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_F2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_F2(19),
      Q => \in4x_F2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_F2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_F2(28),
      Q => \in4x_F2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_F2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_F2(29),
      Q => \in4x_F2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_F2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_F2(2),
      Q => \in4x_F2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_F2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_F2(30),
      Q => \in4x_F2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_F2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_F2(31),
      Q => \in4x_F2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_F2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_F2(32),
      Q => \in4x_F2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_F2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_F2(33),
      Q => \in4x_F2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_F2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_F2(34),
      Q => \in4x_F2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_F2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_F2(35),
      Q => \in4x_F2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_F2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_F2(36),
      Q => \in4x_F2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_F2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_F2(29),
      Q => \in4x_F2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_F2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_F2(30),
      Q => \in4x_F2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_F2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_F2(31),
      Q => \in4x_F2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_F2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_F2(3),
      Q => \in4x_F2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_F2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_F2(32),
      Q => \in4x_F2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_F2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_F2(33),
      Q => \in4x_F2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_F2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_F2(34),
      Q => \in4x_F2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_F2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_F2(35),
      Q => \in4x_F2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_F2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_F2(44),
      Q => \in4x_F2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_F2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_F2(45),
      Q => \in4x_F2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_F2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_F2(46),
      Q => \in4x_F2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_F2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_F2(47),
      Q => \in4x_F2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_F2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_F2(48),
      Q => \in4x_F2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_F2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_F2(49),
      Q => \in4x_F2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_F2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_F2(4),
      Q => \in4x_F2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_F2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_F2(50),
      Q => \in4x_F2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_F2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_F2(51),
      Q => \in4x_F2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_F2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_F2(52),
      Q => \in4x_F2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_F2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_F2(45),
      Q => \in4x_F2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_F2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_F2(46),
      Q => \in4x_F2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_F2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_F2(47),
      Q => \in4x_F2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_F2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_F2(48),
      Q => \in4x_F2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_F2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_F2(49),
      Q => \in4x_F2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_F2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_F2(50),
      Q => \in4x_F2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_F2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_F2(51),
      Q => \in4x_F2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_F2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_F2(5),
      Q => \in4x_F2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_F2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_F2(60),
      Q => \in4x_F2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_F2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_F2(61),
      Q => \in4x_F2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_F2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_F2(62),
      Q => \in4x_F2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_F2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_F2(63),
      Q => \in4x_F2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_F2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_F2(64),
      Q => \in4x_F2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_F2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_F2(65),
      Q => \in4x_F2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_F2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_F2(62),
      Q => \in4x_F2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_F2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_F2(63),
      Q => \in4x_F2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_F2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_F2(68),
      Q => \in4x_F2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_F2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_F2(61),
      Q => \in4x_F2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_F2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_F2(6),
      Q => \in4x_F2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_F2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_F2(62),
      Q => \in4x_F2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_F2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_F2(63),
      Q => \in4x_F2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_F2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_F2(72),
      Q => \in4x_F2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_F2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_F2(73),
      Q => \in4x_F2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_F2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_F2(7),
      Q => \in4x_F2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_F2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_F2(8),
      Q => \in4x_F2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_F2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_F2(9),
      Q => \in4x_F2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_G1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => main_state(1),
      O => in4x_G1(10)
    );
\in4x_G1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_G,
      I3 => main_state(1),
      O => in4x_G1(11)
    );
\in4x_G1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO1_G,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_G1(12)
    );
\in4x_G1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_G,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_G1(20)
    );
\in4x_G1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_G1(13)
    );
\in4x_G1[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_G,
      I4 => main_state(2),
      O => in4x_G1(14)
    );
\in4x_G1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => main_state(2),
      O => in4x_G1(15)
    );
\in4x_G1[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_G,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_G1(16)
    );
\in4x_G1[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_G1(17)
    );
\in4x_G1[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_G,
      I4 => main_state(2),
      O => in4x_G1(18)
    );
\in4x_G1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => main_state(2),
      O => in4x_G1(19)
    );
\in4x_G1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(0),
      I2 => MISO1_G,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_G1(28)
    );
\in4x_G1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => main_state(1),
      O => in4x_G1(2)
    );
\in4x_G1[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_G,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_G1(36)
    );
\in4x_G1[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_G1(29)
    );
\in4x_G1[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_G,
      I4 => main_state(2),
      O => in4x_G1(30)
    );
\in4x_G1[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => main_state(2),
      O => in4x_G1(31)
    );
\in4x_G1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_G,
      I3 => main_state(1),
      O => in4x_G1(3)
    );
\in4x_G1[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_G,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_G1(32)
    );
\in4x_G1[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_G1(33)
    );
\in4x_G1[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_G,
      I4 => main_state(2),
      O => in4x_G1(34)
    );
\in4x_G1[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => main_state(2),
      O => in4x_G1(35)
    );
\in4x_G1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(0),
      I2 => MISO1_G,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_G1(44)
    );
\in4x_G1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G,
      I3 => main_state(0),
      O => in4x_G1(4)
    );
\in4x_G1[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_G,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_G1(52)
    );
\in4x_G1[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_G1(45)
    );
\in4x_G1[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_G,
      I4 => main_state(2),
      O => in4x_G1(46)
    );
\in4x_G1[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => main_state(2),
      O => in4x_G1(47)
    );
\in4x_G1[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_G,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_G1(48)
    );
\in4x_G1[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => main_state(1),
      I4 => main_state(2),
      O => in4x_G1(49)
    );
\in4x_G1[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_G,
      I4 => main_state(2),
      O => in4x_G1(50)
    );
\in4x_G1[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_4_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => main_state(2),
      O => in4x_G1(51)
    );
\in4x_G1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G,
      O => in4x_G1(5)
    );
\in4x_G1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_G1(60)
    );
\in4x_G1[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_G1(64)
    );
\in4x_G1[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_G1(65)
    );
\in4x_G1[68]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_G1(68)
    );
\in4x_G1[69]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_G1(61)
    );
\in4x_G1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_G,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => main_state(1),
      O => in4x_G1(6)
    );
\in4x_G1[70]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_G,
      O => in4x_G1(62)
    );
\in4x_G1[71]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_G1(63)
    );
\in4x_G1[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => MISO1_G,
      O => in4x_G1(72)
    );
\in4x_G1[73]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      O => in4x_G1(73)
    );
\in4x_G1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_G,
      I3 => main_state(1),
      O => in4x_G1(7)
    );
\in4x_G1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => main_state(1),
      I2 => MISO1_G,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_G1(8)
    );
\in4x_G1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G,
      O => in4x_G1(9)
    );
\in4x_G1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_G1(10),
      Q => \in4x_G1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_G1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_G1(11),
      Q => \in4x_G1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_G1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_G1(12),
      Q => \in4x_G1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_G1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_G1(13),
      Q => \in4x_G1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_G1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_G1(14),
      Q => \in4x_G1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_G1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_G1(15),
      Q => \in4x_G1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_G1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_G1(16),
      Q => \in4x_G1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_G1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_G1(17),
      Q => \in4x_G1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_G1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_G1(18),
      Q => \in4x_G1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_G1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_G1(19),
      Q => \in4x_G1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_G1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_G1(20),
      Q => \in4x_G1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_G1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_G1(13),
      Q => \in4x_G1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_G1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_G1(14),
      Q => \in4x_G1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_G1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_G1(15),
      Q => \in4x_G1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_G1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_G1(16),
      Q => \in4x_G1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_G1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_G1(17),
      Q => \in4x_G1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_G1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_G1(18),
      Q => \in4x_G1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_G1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_G1(19),
      Q => \in4x_G1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_G1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_G1(28),
      Q => \in4x_G1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_G1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_G1(29),
      Q => \in4x_G1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_G1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_G1(2),
      Q => \in4x_G1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_G1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_G1(30),
      Q => \in4x_G1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_G1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_G1(31),
      Q => \in4x_G1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_G1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_G1(32),
      Q => \in4x_G1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_G1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_G1(33),
      Q => \in4x_G1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_G1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_G1(34),
      Q => \in4x_G1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_G1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_G1(35),
      Q => \in4x_G1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_G1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_G1(36),
      Q => \in4x_G1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_G1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_G1(29),
      Q => \in4x_G1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_G1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_G1(30),
      Q => \in4x_G1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_G1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_G1(31),
      Q => \in4x_G1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_G1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_G1(3),
      Q => \in4x_G1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_G1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_G1(32),
      Q => \in4x_G1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_G1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_G1(33),
      Q => \in4x_G1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_G1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_G1(34),
      Q => \in4x_G1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_G1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_G1(35),
      Q => \in4x_G1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_G1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_G1(44),
      Q => \in4x_G1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_G1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_G1(45),
      Q => \in4x_G1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_G1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_G1(46),
      Q => \in4x_G1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_G1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_G1(47),
      Q => \in4x_G1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_G1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_G1(48),
      Q => \in4x_G1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_G1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_G1(49),
      Q => \in4x_G1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_G1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_G1(4),
      Q => \in4x_G1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_G1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_G1(50),
      Q => \in4x_G1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_G1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_G1(51),
      Q => \in4x_G1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_G1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_G1(52),
      Q => \in4x_G1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_G1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_G1(45),
      Q => \in4x_G1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_G1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_G1(46),
      Q => \in4x_G1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_G1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_G1(47),
      Q => \in4x_G1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_G1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_G1(48),
      Q => \in4x_G1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_G1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_G1(49),
      Q => \in4x_G1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_G1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_G1(50),
      Q => \in4x_G1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_G1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_G1(51),
      Q => \in4x_G1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_G1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_G1(5),
      Q => \in4x_G1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_G1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_G1(60),
      Q => \in4x_G1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_G1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_G1(61),
      Q => \in4x_G1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_G1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_G1(62),
      Q => \in4x_G1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_G1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_G1(63),
      Q => \in4x_G1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_G1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_G1(64),
      Q => \in4x_G1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_G1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_G1(65),
      Q => \in4x_G1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_G1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_G1(62),
      Q => \in4x_G1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_G1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_G1(63),
      Q => \in4x_G1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_G1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_G1(68),
      Q => \in4x_G1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_G1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_G1(61),
      Q => \in4x_G1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_G1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_G1(6),
      Q => \in4x_G1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_G1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_G1(62),
      Q => \in4x_G1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_G1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_G1(63),
      Q => \in4x_G1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_G1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_G1(72),
      Q => \in4x_G1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_G1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_G1(73),
      Q => \in4x_G1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_G1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_G1(7),
      Q => \in4x_G1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_G1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_G1(8),
      Q => \in4x_G1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_G1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_G1(9),
      Q => \in4x_G1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_G2[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \in4x_A1[70]_i_3_n_0\,
      I1 => MISO2_G,
      O => in4x_G2(2)
    );
\in4x_G2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_main_state[6]_i_4_n_0\,
      I1 => MISO2_G,
      O => in4x_G2(3)
    );
\in4x_G2[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => main_state(3),
      I1 => \in4x_A1[68]_i_3_n_0\,
      I2 => MISO2_G,
      O => in4x_G2(12)
    );
\in4x_G2[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => MISO2_G,
      O => in4x_G2(60)
    );
\in4x_G2[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => MISO2_G,
      O => in4x_G2(64)
    );
\in4x_G2[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => MISO2_G,
      O => in4x_G2(65)
    );
\in4x_G2[68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => MISO2_G,
      O => in4x_G2(68)
    );
\in4x_G2[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => MISO2_G,
      O => in4x_G2(61)
    );
\in4x_G2[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => main_state(1),
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_G,
      O => in4x_G2(62)
    );
\in4x_G2[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => main_state(1),
      I2 => MISO2_G,
      O => in4x_G2(63)
    );
\in4x_G2[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => main_state(0),
      I1 => main_state(2),
      I2 => MISO2_G,
      O => in4x_G2(72)
    );
\in4x_G2[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => main_state(2),
      I1 => main_state(0),
      I2 => MISO2_G,
      O => in4x_G2(73)
    );
\in4x_G2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_G2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_G2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_G2(12),
      Q => \in4x_G2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_G2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_G2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_G2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_G2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_G2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_G2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_G2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_G2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_G2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_G2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_G2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_G2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_G2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_G2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_G2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_G2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_G2(12),
      Q => \in4x_G2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_G2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_G2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_G2(2),
      Q => \in4x_G2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_G2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_G2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_G2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_G2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_G2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_G2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_G2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_G2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_G2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_G2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_G2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_G2(3),
      Q => \in4x_G2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_G2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_G2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_G2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_G2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_G2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_G2(12),
      Q => \in4x_G2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_G2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_G2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_G2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_G2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_G2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_G2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_G2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_G2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_G2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_G2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_G2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_G2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_G2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_G2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_G2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_G2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_G2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_G2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_G2(60),
      Q => \in4x_G2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_G2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_G2(61),
      Q => \in4x_G2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_G2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_G2(62),
      Q => \in4x_G2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_G2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_G2(63),
      Q => \in4x_G2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_G2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_G2(64),
      Q => \in4x_G2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_G2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_G2(65),
      Q => \in4x_G2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_G2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_G2(62),
      Q => \in4x_G2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_G2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_G2(63),
      Q => \in4x_G2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_G2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_G2(68),
      Q => \in4x_G2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_G2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_G2(61),
      Q => \in4x_G2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_G2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_G2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_G2(62),
      Q => \in4x_G2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_G2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_G2(63),
      Q => \in4x_G2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_G2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_G2(72),
      Q => \in4x_G2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_G2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_G2(73),
      Q => \in4x_G2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_G2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_G2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_G2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => MISO2_G,
      Q => \in4x_G2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_H1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \in4x_A1[70]_i_3_n_0\,
      I1 => MISO1_H,
      O => in4x_H1(2)
    );
\in4x_H1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_main_state[6]_i_4_n_0\,
      I1 => MISO1_H,
      O => in4x_H1(3)
    );
\in4x_H1[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => main_state(3),
      I1 => \in4x_A1[68]_i_3_n_0\,
      I2 => MISO1_H,
      O => in4x_H1(12)
    );
\in4x_H1[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => main_state(1),
      I4 => MISO1_H,
      O => in4x_H1(60)
    );
\in4x_H1[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => MISO1_H,
      O => in4x_H1(64)
    );
\in4x_H1[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => MISO1_H,
      O => in4x_H1(65)
    );
\in4x_H1[68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => MISO1_H,
      O => in4x_H1(68)
    );
\in4x_H1[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => main_state(1),
      I3 => MISO1_H,
      O => in4x_H1(61)
    );
\in4x_H1[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => main_state(1),
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_H,
      O => in4x_H1(62)
    );
\in4x_H1[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I1 => main_state(1),
      I2 => MISO1_H,
      O => in4x_H1(63)
    );
\in4x_H1[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => main_state(2),
      I2 => MISO1_H,
      O => in4x_H1(72)
    );
\in4x_H1[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO1_H,
      O => in4x_H1(73)
    );
\in4x_H1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_H1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_H1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_H1(12),
      Q => \in4x_H1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_H1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_H1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_H1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_H1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_H1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_H1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_H1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_H1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_H1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_H1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_H1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_H1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_H1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_H1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_H1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_H1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_H1(12),
      Q => \in4x_H1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_H1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_H1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_H1(2),
      Q => \in4x_H1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_H1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_H1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_H1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_H1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_H1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_H1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_H1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_H1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_H1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_H1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_H1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_H1(3),
      Q => \in4x_H1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_H1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_H1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_H1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_H1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_H1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_H1(12),
      Q => \in4x_H1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_H1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_H1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_H1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_H1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_H1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_H1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_H1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_H1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_H1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_H1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_H1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_H1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_H1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_H1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_H1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_H1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_H1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_H1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_H1(60),
      Q => \in4x_H1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_H1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_H1(61),
      Q => \in4x_H1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_H1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_H1(62),
      Q => \in4x_H1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_H1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_H1(63),
      Q => \in4x_H1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_H1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_H1(64),
      Q => \in4x_H1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_H1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_H1(65),
      Q => \in4x_H1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_H1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_H1(62),
      Q => \in4x_H1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_H1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_H1(63),
      Q => \in4x_H1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_H1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_H1(68),
      Q => \in4x_H1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_H1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_H1(61),
      Q => \in4x_H1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_H1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_H1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_H1(62),
      Q => \in4x_H1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_H1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_H1(63),
      Q => \in4x_H1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_H1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_H1(72),
      Q => \in4x_H1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_H1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_H1(73),
      Q => \in4x_H1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_H1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_H1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_H1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => MISO1_H,
      Q => \in4x_H1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_H2[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \in4x_A1[70]_i_3_n_0\,
      I1 => MISO2_H,
      O => in4x_H2(2)
    );
\in4x_H2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_main_state[6]_i_4_n_0\,
      I1 => MISO2_H,
      O => in4x_H2(3)
    );
\in4x_H2[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => main_state(3),
      I1 => \in4x_A1[68]_i_3_n_0\,
      I2 => MISO2_H,
      O => in4x_H2(12)
    );
\in4x_H2[60]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => main_state(3),
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => main_state(1),
      I4 => MISO2_H,
      O => in4x_H2(60)
    );
\in4x_H2[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => MISO2_H,
      O => in4x_H2(64)
    );
\in4x_H2[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => MISO2_H,
      O => in4x_H2(65)
    );
\in4x_H2[68]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => MISO2_H,
      O => in4x_H2(68)
    );
\in4x_H2[69]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => main_state(2),
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => MISO2_H,
      O => in4x_H2(61)
    );
\in4x_H2[70]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => main_state(1),
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => MISO2_H,
      O => in4x_H2(62)
    );
\in4x_H2[71]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => main_state(1),
      I2 => MISO2_H,
      O => in4x_H2(63)
    );
\in4x_H2[72]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => main_state(0),
      I1 => main_state(2),
      I2 => MISO2_H,
      O => in4x_H2(72)
    );
\in4x_H2[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => main_state(2),
      I1 => main_state(0),
      I2 => MISO2_H,
      O => in4x_H2(73)
    );
\in4x_H2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_H2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_H2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_H2(12),
      Q => \in4x_H2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_H2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_H2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_H2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_H2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_H2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_H2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_H2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_H2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_H2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_H2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_H2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_H2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_H2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_H2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_H2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_H2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_H2(12),
      Q => \in4x_H2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_H2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_H2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_H2(2),
      Q => \in4x_H2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_H2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_H2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_H2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_H2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_H2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_H2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_H2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_H2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_H2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_H2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_H2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_H2(3),
      Q => \in4x_H2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_H2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_H2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_H2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_H2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_H2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_H2(12),
      Q => \in4x_H2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_H2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_H2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_H2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_H2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_H2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_H2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_H2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_H2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_H2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_H2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_H2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_H2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_H2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_H2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_H2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_H2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_H2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_H2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_H2(60),
      Q => \in4x_H2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_H2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_H2(61),
      Q => \in4x_H2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_H2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_H2(62),
      Q => \in4x_H2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_H2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_H2(63),
      Q => \in4x_H2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_H2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_H2(64),
      Q => \in4x_H2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_H2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_H2(65),
      Q => \in4x_H2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_H2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_H2(62),
      Q => \in4x_H2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_H2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_H2(63),
      Q => \in4x_H2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_H2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_H2(68),
      Q => \in4x_H2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_H2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_H2(61),
      Q => \in4x_H2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_H2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_H2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_H2(62),
      Q => \in4x_H2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_H2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_H2(63),
      Q => \in4x_H2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_H2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_H2(72),
      Q => \in4x_H2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_H2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_H2(73),
      Q => \in4x_H2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_H2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_H2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_H2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => MISO2_H,
      Q => \in4x_H2_reg_n_0_[9]\,
      R => '0'
    );
init_mode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00000404"
    )
        port map (
      I0 => main_state(4),
      I1 => CS_b_i_4_n_0,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => flag_lastchannel,
      I4 => main_state(5),
      I5 => init_mode_reg_n_0,
      O => init_mode_i_1_n_0
    );
init_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => init_mode_i_1_n_0,
      Q => init_mode_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
\maxis_data_reg[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => M_AXIS_ARESETN,
      O => clear
    );
\maxis_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(0),
      Q => M_AXIS_tdata(0),
      R => clear
    );
\maxis_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(10),
      Q => M_AXIS_tdata(10),
      R => clear
    );
\maxis_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(11),
      Q => M_AXIS_tdata(11),
      R => clear
    );
\maxis_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(12),
      Q => M_AXIS_tdata(12),
      R => clear
    );
\maxis_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(13),
      Q => M_AXIS_tdata(13),
      R => clear
    );
\maxis_data_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(14),
      Q => M_AXIS_tdata(14),
      R => clear
    );
\maxis_data_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(15),
      Q => M_AXIS_tdata(15),
      R => clear
    );
\maxis_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(16),
      Q => M_AXIS_tdata(16),
      R => clear
    );
\maxis_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(17),
      Q => M_AXIS_tdata(17),
      R => clear
    );
\maxis_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(18),
      Q => M_AXIS_tdata(18),
      R => clear
    );
\maxis_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(19),
      Q => M_AXIS_tdata(19),
      R => clear
    );
\maxis_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(1),
      Q => M_AXIS_tdata(1),
      R => clear
    );
\maxis_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(20),
      Q => M_AXIS_tdata(20),
      R => clear
    );
\maxis_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(21),
      Q => M_AXIS_tdata(21),
      R => clear
    );
\maxis_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(22),
      Q => M_AXIS_tdata(22),
      R => clear
    );
\maxis_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(23),
      Q => M_AXIS_tdata(23),
      R => clear
    );
\maxis_data_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(24),
      Q => M_AXIS_tdata(24),
      R => clear
    );
\maxis_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(25),
      Q => M_AXIS_tdata(25),
      R => clear
    );
\maxis_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(26),
      Q => M_AXIS_tdata(26),
      R => clear
    );
\maxis_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(27),
      Q => M_AXIS_tdata(27),
      R => clear
    );
\maxis_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(28),
      Q => M_AXIS_tdata(28),
      R => clear
    );
\maxis_data_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(29),
      Q => M_AXIS_tdata(29),
      R => clear
    );
\maxis_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(2),
      Q => M_AXIS_tdata(2),
      R => clear
    );
\maxis_data_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(30),
      Q => M_AXIS_tdata(30),
      R => clear
    );
\maxis_data_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(31),
      Q => M_AXIS_tdata(31),
      R => clear
    );
\maxis_data_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(32),
      Q => M_AXIS_tdata(32),
      R => clear
    );
\maxis_data_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(33),
      Q => M_AXIS_tdata(33),
      R => clear
    );
\maxis_data_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(34),
      Q => M_AXIS_tdata(34),
      R => clear
    );
\maxis_data_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(35),
      Q => M_AXIS_tdata(35),
      R => clear
    );
\maxis_data_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(36),
      Q => M_AXIS_tdata(36),
      R => clear
    );
\maxis_data_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(37),
      Q => M_AXIS_tdata(37),
      R => clear
    );
\maxis_data_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(38),
      Q => M_AXIS_tdata(38),
      R => clear
    );
\maxis_data_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(39),
      Q => M_AXIS_tdata(39),
      R => clear
    );
\maxis_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(3),
      Q => M_AXIS_tdata(3),
      R => clear
    );
\maxis_data_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(40),
      Q => M_AXIS_tdata(40),
      R => clear
    );
\maxis_data_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(41),
      Q => M_AXIS_tdata(41),
      R => clear
    );
\maxis_data_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(42),
      Q => M_AXIS_tdata(42),
      R => clear
    );
\maxis_data_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(43),
      Q => M_AXIS_tdata(43),
      R => clear
    );
\maxis_data_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(44),
      Q => M_AXIS_tdata(44),
      R => clear
    );
\maxis_data_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(45),
      Q => M_AXIS_tdata(45),
      R => clear
    );
\maxis_data_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(46),
      Q => M_AXIS_tdata(46),
      R => clear
    );
\maxis_data_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(47),
      Q => M_AXIS_tdata(47),
      R => clear
    );
\maxis_data_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(48),
      Q => M_AXIS_tdata(48),
      R => clear
    );
\maxis_data_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(49),
      Q => M_AXIS_tdata(49),
      R => clear
    );
\maxis_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(4),
      Q => M_AXIS_tdata(4),
      R => clear
    );
\maxis_data_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(50),
      Q => M_AXIS_tdata(50),
      R => clear
    );
\maxis_data_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(51),
      Q => M_AXIS_tdata(51),
      R => clear
    );
\maxis_data_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(52),
      Q => M_AXIS_tdata(52),
      R => clear
    );
\maxis_data_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(53),
      Q => M_AXIS_tdata(53),
      R => clear
    );
\maxis_data_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(54),
      Q => M_AXIS_tdata(54),
      R => clear
    );
\maxis_data_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(55),
      Q => M_AXIS_tdata(55),
      R => clear
    );
\maxis_data_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(56),
      Q => M_AXIS_tdata(56),
      R => clear
    );
\maxis_data_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(57),
      Q => M_AXIS_tdata(57),
      R => clear
    );
\maxis_data_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(58),
      Q => M_AXIS_tdata(58),
      R => clear
    );
\maxis_data_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(59),
      Q => M_AXIS_tdata(59),
      R => clear
    );
\maxis_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(5),
      Q => M_AXIS_tdata(5),
      R => clear
    );
\maxis_data_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(60),
      Q => M_AXIS_tdata(60),
      R => clear
    );
\maxis_data_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(61),
      Q => M_AXIS_tdata(61),
      R => clear
    );
\maxis_data_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(62),
      Q => M_AXIS_tdata(62),
      R => clear
    );
\maxis_data_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(63),
      Q => M_AXIS_tdata(63),
      R => clear
    );
\maxis_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(6),
      Q => M_AXIS_tdata(6),
      R => clear
    );
\maxis_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(7),
      Q => M_AXIS_tdata(7),
      R => clear
    );
\maxis_data_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(8),
      Q => M_AXIS_tdata(8),
      R => clear
    );
\maxis_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(9),
      Q => M_AXIS_tdata(9),
      R => clear
    );
maxis_valid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => valid_fifo_out,
      Q => M_AXIS_tvalid,
      R => clear
    );
rd_en0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => M_AXIS_tready,
      I1 => empty,
      I2 => \^fifo_rstn\,
      O => \rd_en0__0\
    );
reg_risingEdge_impCheck_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => reg_risingEdge_impCheck,
      R => \^s00_axi_aresetn_0\
    );
\result_A1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => main_state(5),
      I2 => main_state(4),
      I3 => \result_A1[15]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \result_A1[15]_i_1_n_0\
    );
\result_A1[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => main_state(0),
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => \result_A1[15]_i_3_n_0\
    );
\result_A1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(0),
      Q => \result_A1_reg_n_0_[0]\,
      R => '0'
    );
\result_A1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(10),
      Q => \result_A1_reg_n_0_[10]\,
      R => '0'
    );
\result_A1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(11),
      Q => \result_A1_reg_n_0_[11]\,
      R => '0'
    );
\result_A1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(12),
      Q => \result_A1_reg_n_0_[12]\,
      R => '0'
    );
\result_A1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(13),
      Q => \result_A1_reg_n_0_[13]\,
      R => '0'
    );
\result_A1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(14),
      Q => \result_A1_reg_n_0_[14]\,
      R => '0'
    );
\result_A1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(15),
      Q => \result_A1_reg_n_0_[15]\,
      R => '0'
    );
\result_A1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(1),
      Q => \result_A1_reg_n_0_[1]\,
      R => '0'
    );
\result_A1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(2),
      Q => \result_A1_reg_n_0_[2]\,
      R => '0'
    );
\result_A1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(3),
      Q => \result_A1_reg_n_0_[3]\,
      R => '0'
    );
\result_A1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(4),
      Q => \result_A1_reg_n_0_[4]\,
      R => '0'
    );
\result_A1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(5),
      Q => \result_A1_reg_n_0_[5]\,
      R => '0'
    );
\result_A1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(6),
      Q => \result_A1_reg_n_0_[6]\,
      R => '0'
    );
\result_A1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(7),
      Q => \result_A1_reg_n_0_[7]\,
      R => '0'
    );
\result_A1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(8),
      Q => \result_A1_reg_n_0_[8]\,
      R => '0'
    );
\result_A1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(9),
      Q => \result_A1_reg_n_0_[9]\,
      R => '0'
    );
\result_A2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(0),
      Q => result_A2(0),
      R => '0'
    );
\result_A2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(10),
      Q => result_A2(10),
      R => '0'
    );
\result_A2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(11),
      Q => result_A2(11),
      R => '0'
    );
\result_A2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(12),
      Q => result_A2(12),
      R => '0'
    );
\result_A2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(13),
      Q => result_A2(13),
      R => '0'
    );
\result_A2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(14),
      Q => result_A2(14),
      R => '0'
    );
\result_A2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(15),
      Q => result_A2(15),
      R => '0'
    );
\result_A2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(1),
      Q => result_A2(1),
      R => '0'
    );
\result_A2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(2),
      Q => result_A2(2),
      R => '0'
    );
\result_A2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(3),
      Q => result_A2(3),
      R => '0'
    );
\result_A2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(4),
      Q => result_A2(4),
      R => '0'
    );
\result_A2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(5),
      Q => result_A2(5),
      R => '0'
    );
\result_A2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(6),
      Q => result_A2(6),
      R => '0'
    );
\result_A2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(7),
      Q => result_A2(7),
      R => '0'
    );
\result_A2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(8),
      Q => result_A2(8),
      R => '0'
    );
\result_A2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(9),
      Q => result_A2(9),
      R => '0'
    );
\result_B1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(0),
      Q => result_B1(0),
      R => '0'
    );
\result_B1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(10),
      Q => result_B1(10),
      R => '0'
    );
\result_B1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(11),
      Q => result_B1(11),
      R => '0'
    );
\result_B1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(12),
      Q => result_B1(12),
      R => '0'
    );
\result_B1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(13),
      Q => result_B1(13),
      R => '0'
    );
\result_B1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(14),
      Q => result_B1(14),
      R => '0'
    );
\result_B1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(15),
      Q => result_B1(15),
      R => '0'
    );
\result_B1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(1),
      Q => result_B1(1),
      R => '0'
    );
\result_B1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(2),
      Q => result_B1(2),
      R => '0'
    );
\result_B1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(3),
      Q => result_B1(3),
      R => '0'
    );
\result_B1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(4),
      Q => result_B1(4),
      R => '0'
    );
\result_B1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(5),
      Q => result_B1(5),
      R => '0'
    );
\result_B1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(6),
      Q => result_B1(6),
      R => '0'
    );
\result_B1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(7),
      Q => result_B1(7),
      R => '0'
    );
\result_B1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(8),
      Q => result_B1(8),
      R => '0'
    );
\result_B1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(9),
      Q => result_B1(9),
      R => '0'
    );
\result_B2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(0),
      Q => result_B2(0),
      R => '0'
    );
\result_B2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(10),
      Q => result_B2(10),
      R => '0'
    );
\result_B2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(11),
      Q => result_B2(11),
      R => '0'
    );
\result_B2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(12),
      Q => result_B2(12),
      R => '0'
    );
\result_B2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(13),
      Q => result_B2(13),
      R => '0'
    );
\result_B2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(14),
      Q => result_B2(14),
      R => '0'
    );
\result_B2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(15),
      Q => result_B2(15),
      R => '0'
    );
\result_B2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(1),
      Q => result_B2(1),
      R => '0'
    );
\result_B2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(2),
      Q => result_B2(2),
      R => '0'
    );
\result_B2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(3),
      Q => result_B2(3),
      R => '0'
    );
\result_B2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(4),
      Q => result_B2(4),
      R => '0'
    );
\result_B2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(5),
      Q => result_B2(5),
      R => '0'
    );
\result_B2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(6),
      Q => result_B2(6),
      R => '0'
    );
\result_B2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(7),
      Q => result_B2(7),
      R => '0'
    );
\result_B2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(8),
      Q => result_B2(8),
      R => '0'
    );
\result_B2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(9),
      Q => result_B2(9),
      R => '0'
    );
\result_C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(0),
      Q => result_C1(0),
      R => '0'
    );
\result_C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(10),
      Q => result_C1(10),
      R => '0'
    );
\result_C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(11),
      Q => result_C1(11),
      R => '0'
    );
\result_C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(12),
      Q => result_C1(12),
      R => '0'
    );
\result_C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(13),
      Q => result_C1(13),
      R => '0'
    );
\result_C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(14),
      Q => result_C1(14),
      R => '0'
    );
\result_C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(15),
      Q => result_C1(15),
      R => '0'
    );
\result_C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(1),
      Q => result_C1(1),
      R => '0'
    );
\result_C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(2),
      Q => result_C1(2),
      R => '0'
    );
\result_C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(3),
      Q => result_C1(3),
      R => '0'
    );
\result_C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(4),
      Q => result_C1(4),
      R => '0'
    );
\result_C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(5),
      Q => result_C1(5),
      R => '0'
    );
\result_C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(6),
      Q => result_C1(6),
      R => '0'
    );
\result_C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(7),
      Q => result_C1(7),
      R => '0'
    );
\result_C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(8),
      Q => result_C1(8),
      R => '0'
    );
\result_C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(9),
      Q => result_C1(9),
      R => '0'
    );
\result_C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(0),
      Q => result_C2(0),
      R => '0'
    );
\result_C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(10),
      Q => result_C2(10),
      R => '0'
    );
\result_C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(11),
      Q => result_C2(11),
      R => '0'
    );
\result_C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(12),
      Q => result_C2(12),
      R => '0'
    );
\result_C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(13),
      Q => result_C2(13),
      R => '0'
    );
\result_C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(14),
      Q => result_C2(14),
      R => '0'
    );
\result_C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(15),
      Q => result_C2(15),
      R => '0'
    );
\result_C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(1),
      Q => result_C2(1),
      R => '0'
    );
\result_C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(2),
      Q => result_C2(2),
      R => '0'
    );
\result_C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(3),
      Q => result_C2(3),
      R => '0'
    );
\result_C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(4),
      Q => result_C2(4),
      R => '0'
    );
\result_C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(5),
      Q => result_C2(5),
      R => '0'
    );
\result_C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(6),
      Q => result_C2(6),
      R => '0'
    );
\result_C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(7),
      Q => result_C2(7),
      R => '0'
    );
\result_C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(8),
      Q => result_C2(8),
      R => '0'
    );
\result_C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(9),
      Q => result_C2(9),
      R => '0'
    );
\result_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(0),
      Q => result_D1(0),
      R => '0'
    );
\result_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(10),
      Q => result_D1(10),
      R => '0'
    );
\result_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(11),
      Q => result_D1(11),
      R => '0'
    );
\result_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(12),
      Q => result_D1(12),
      R => '0'
    );
\result_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(13),
      Q => result_D1(13),
      R => '0'
    );
\result_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(14),
      Q => result_D1(14),
      R => '0'
    );
\result_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(15),
      Q => result_D1(15),
      R => '0'
    );
\result_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(1),
      Q => result_D1(1),
      R => '0'
    );
\result_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(2),
      Q => result_D1(2),
      R => '0'
    );
\result_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(3),
      Q => result_D1(3),
      R => '0'
    );
\result_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(4),
      Q => result_D1(4),
      R => '0'
    );
\result_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(5),
      Q => result_D1(5),
      R => '0'
    );
\result_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(6),
      Q => result_D1(6),
      R => '0'
    );
\result_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(7),
      Q => result_D1(7),
      R => '0'
    );
\result_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(8),
      Q => result_D1(8),
      R => '0'
    );
\result_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(9),
      Q => result_D1(9),
      R => '0'
    );
\result_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(0),
      Q => result_D2(0),
      R => '0'
    );
\result_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(10),
      Q => result_D2(10),
      R => '0'
    );
\result_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(11),
      Q => result_D2(11),
      R => '0'
    );
\result_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(12),
      Q => result_D2(12),
      R => '0'
    );
\result_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(13),
      Q => result_D2(13),
      R => '0'
    );
\result_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(14),
      Q => result_D2(14),
      R => '0'
    );
\result_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(15),
      Q => result_D2(15),
      R => '0'
    );
\result_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(1),
      Q => result_D2(1),
      R => '0'
    );
\result_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(2),
      Q => result_D2(2),
      R => '0'
    );
\result_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(3),
      Q => result_D2(3),
      R => '0'
    );
\result_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(4),
      Q => result_D2(4),
      R => '0'
    );
\result_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(5),
      Q => result_D2(5),
      R => '0'
    );
\result_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(6),
      Q => result_D2(6),
      R => '0'
    );
\result_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(7),
      Q => result_D2(7),
      R => '0'
    );
\result_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(8),
      Q => result_D2(8),
      R => '0'
    );
\result_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(9),
      Q => result_D2(9),
      R => '0'
    );
\result_DDR_A1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(0),
      Q => result_DDR_A1(0),
      R => '0'
    );
\result_DDR_A1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(10),
      Q => result_DDR_A1(10),
      R => '0'
    );
\result_DDR_A1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(11),
      Q => result_DDR_A1(11),
      R => '0'
    );
\result_DDR_A1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(12),
      Q => result_DDR_A1(12),
      R => '0'
    );
\result_DDR_A1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(13),
      Q => result_DDR_A1(13),
      R => '0'
    );
\result_DDR_A1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(14),
      Q => result_DDR_A1(14),
      R => '0'
    );
\result_DDR_A1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(15),
      Q => result_DDR_A1(15),
      R => '0'
    );
\result_DDR_A1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(1),
      Q => result_DDR_A1(1),
      R => '0'
    );
\result_DDR_A1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(2),
      Q => result_DDR_A1(2),
      R => '0'
    );
\result_DDR_A1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(3),
      Q => result_DDR_A1(3),
      R => '0'
    );
\result_DDR_A1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(4),
      Q => result_DDR_A1(4),
      R => '0'
    );
\result_DDR_A1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(5),
      Q => result_DDR_A1(5),
      R => '0'
    );
\result_DDR_A1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(6),
      Q => result_DDR_A1(6),
      R => '0'
    );
\result_DDR_A1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(7),
      Q => result_DDR_A1(7),
      R => '0'
    );
\result_DDR_A1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(8),
      Q => result_DDR_A1(8),
      R => '0'
    );
\result_DDR_A1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(9),
      Q => result_DDR_A1(9),
      R => '0'
    );
\result_DDR_A2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(0),
      Q => result_DDR_A2(0),
      R => '0'
    );
\result_DDR_A2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(10),
      Q => result_DDR_A2(10),
      R => '0'
    );
\result_DDR_A2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(11),
      Q => result_DDR_A2(11),
      R => '0'
    );
\result_DDR_A2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(12),
      Q => result_DDR_A2(12),
      R => '0'
    );
\result_DDR_A2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(13),
      Q => result_DDR_A2(13),
      R => '0'
    );
\result_DDR_A2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(14),
      Q => result_DDR_A2(14),
      R => '0'
    );
\result_DDR_A2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(15),
      Q => result_DDR_A2(15),
      R => '0'
    );
\result_DDR_A2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(1),
      Q => result_DDR_A2(1),
      R => '0'
    );
\result_DDR_A2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(2),
      Q => result_DDR_A2(2),
      R => '0'
    );
\result_DDR_A2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(3),
      Q => result_DDR_A2(3),
      R => '0'
    );
\result_DDR_A2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(4),
      Q => result_DDR_A2(4),
      R => '0'
    );
\result_DDR_A2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(5),
      Q => result_DDR_A2(5),
      R => '0'
    );
\result_DDR_A2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(6),
      Q => result_DDR_A2(6),
      R => '0'
    );
\result_DDR_A2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(7),
      Q => result_DDR_A2(7),
      R => '0'
    );
\result_DDR_A2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(8),
      Q => result_DDR_A2(8),
      R => '0'
    );
\result_DDR_A2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(9),
      Q => result_DDR_A2(9),
      R => '0'
    );
\result_DDR_B1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(0),
      Q => result_DDR_B1(0),
      R => '0'
    );
\result_DDR_B1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(10),
      Q => result_DDR_B1(10),
      R => '0'
    );
\result_DDR_B1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(11),
      Q => result_DDR_B1(11),
      R => '0'
    );
\result_DDR_B1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(12),
      Q => result_DDR_B1(12),
      R => '0'
    );
\result_DDR_B1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(13),
      Q => result_DDR_B1(13),
      R => '0'
    );
\result_DDR_B1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(14),
      Q => result_DDR_B1(14),
      R => '0'
    );
\result_DDR_B1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(15),
      Q => result_DDR_B1(15),
      R => '0'
    );
\result_DDR_B1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(1),
      Q => result_DDR_B1(1),
      R => '0'
    );
\result_DDR_B1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(2),
      Q => result_DDR_B1(2),
      R => '0'
    );
\result_DDR_B1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(3),
      Q => result_DDR_B1(3),
      R => '0'
    );
\result_DDR_B1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(4),
      Q => result_DDR_B1(4),
      R => '0'
    );
\result_DDR_B1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(5),
      Q => result_DDR_B1(5),
      R => '0'
    );
\result_DDR_B1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(6),
      Q => result_DDR_B1(6),
      R => '0'
    );
\result_DDR_B1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(7),
      Q => result_DDR_B1(7),
      R => '0'
    );
\result_DDR_B1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(8),
      Q => result_DDR_B1(8),
      R => '0'
    );
\result_DDR_B1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(9),
      Q => result_DDR_B1(9),
      R => '0'
    );
\result_DDR_B2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(0),
      Q => result_DDR_B2(0),
      R => '0'
    );
\result_DDR_B2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(10),
      Q => result_DDR_B2(10),
      R => '0'
    );
\result_DDR_B2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(11),
      Q => result_DDR_B2(11),
      R => '0'
    );
\result_DDR_B2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(12),
      Q => result_DDR_B2(12),
      R => '0'
    );
\result_DDR_B2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(13),
      Q => result_DDR_B2(13),
      R => '0'
    );
\result_DDR_B2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(14),
      Q => result_DDR_B2(14),
      R => '0'
    );
\result_DDR_B2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(15),
      Q => result_DDR_B2(15),
      R => '0'
    );
\result_DDR_B2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(1),
      Q => result_DDR_B2(1),
      R => '0'
    );
\result_DDR_B2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(2),
      Q => result_DDR_B2(2),
      R => '0'
    );
\result_DDR_B2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(3),
      Q => result_DDR_B2(3),
      R => '0'
    );
\result_DDR_B2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(4),
      Q => result_DDR_B2(4),
      R => '0'
    );
\result_DDR_B2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(5),
      Q => result_DDR_B2(5),
      R => '0'
    );
\result_DDR_B2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(6),
      Q => result_DDR_B2(6),
      R => '0'
    );
\result_DDR_B2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(7),
      Q => result_DDR_B2(7),
      R => '0'
    );
\result_DDR_B2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(8),
      Q => result_DDR_B2(8),
      R => '0'
    );
\result_DDR_B2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(9),
      Q => result_DDR_B2(9),
      R => '0'
    );
\result_DDR_C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(0),
      Q => result_DDR_C1(0),
      R => '0'
    );
\result_DDR_C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(10),
      Q => result_DDR_C1(10),
      R => '0'
    );
\result_DDR_C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(11),
      Q => result_DDR_C1(11),
      R => '0'
    );
\result_DDR_C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(12),
      Q => result_DDR_C1(12),
      R => '0'
    );
\result_DDR_C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(13),
      Q => result_DDR_C1(13),
      R => '0'
    );
\result_DDR_C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(14),
      Q => result_DDR_C1(14),
      R => '0'
    );
\result_DDR_C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(15),
      Q => result_DDR_C1(15),
      R => '0'
    );
\result_DDR_C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(1),
      Q => result_DDR_C1(1),
      R => '0'
    );
\result_DDR_C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(2),
      Q => result_DDR_C1(2),
      R => '0'
    );
\result_DDR_C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(3),
      Q => result_DDR_C1(3),
      R => '0'
    );
\result_DDR_C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(4),
      Q => result_DDR_C1(4),
      R => '0'
    );
\result_DDR_C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(5),
      Q => result_DDR_C1(5),
      R => '0'
    );
\result_DDR_C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(6),
      Q => result_DDR_C1(6),
      R => '0'
    );
\result_DDR_C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(7),
      Q => result_DDR_C1(7),
      R => '0'
    );
\result_DDR_C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(8),
      Q => result_DDR_C1(8),
      R => '0'
    );
\result_DDR_C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(9),
      Q => result_DDR_C1(9),
      R => '0'
    );
\result_DDR_C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(0),
      Q => result_DDR_C2(0),
      R => '0'
    );
\result_DDR_C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(10),
      Q => result_DDR_C2(10),
      R => '0'
    );
\result_DDR_C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(11),
      Q => result_DDR_C2(11),
      R => '0'
    );
\result_DDR_C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(12),
      Q => result_DDR_C2(12),
      R => '0'
    );
\result_DDR_C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(13),
      Q => result_DDR_C2(13),
      R => '0'
    );
\result_DDR_C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(14),
      Q => result_DDR_C2(14),
      R => '0'
    );
\result_DDR_C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(15),
      Q => result_DDR_C2(15),
      R => '0'
    );
\result_DDR_C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(1),
      Q => result_DDR_C2(1),
      R => '0'
    );
\result_DDR_C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(2),
      Q => result_DDR_C2(2),
      R => '0'
    );
\result_DDR_C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(3),
      Q => result_DDR_C2(3),
      R => '0'
    );
\result_DDR_C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(4),
      Q => result_DDR_C2(4),
      R => '0'
    );
\result_DDR_C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(5),
      Q => result_DDR_C2(5),
      R => '0'
    );
\result_DDR_C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(6),
      Q => result_DDR_C2(6),
      R => '0'
    );
\result_DDR_C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(7),
      Q => result_DDR_C2(7),
      R => '0'
    );
\result_DDR_C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(8),
      Q => result_DDR_C2(8),
      R => '0'
    );
\result_DDR_C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(9),
      Q => result_DDR_C2(9),
      R => '0'
    );
\result_DDR_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(0),
      Q => result_DDR_D1(0),
      R => '0'
    );
\result_DDR_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(10),
      Q => result_DDR_D1(10),
      R => '0'
    );
\result_DDR_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(11),
      Q => result_DDR_D1(11),
      R => '0'
    );
\result_DDR_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(12),
      Q => result_DDR_D1(12),
      R => '0'
    );
\result_DDR_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(13),
      Q => result_DDR_D1(13),
      R => '0'
    );
\result_DDR_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(14),
      Q => result_DDR_D1(14),
      R => '0'
    );
\result_DDR_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(15),
      Q => result_DDR_D1(15),
      R => '0'
    );
\result_DDR_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(1),
      Q => result_DDR_D1(1),
      R => '0'
    );
\result_DDR_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(2),
      Q => result_DDR_D1(2),
      R => '0'
    );
\result_DDR_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(3),
      Q => result_DDR_D1(3),
      R => '0'
    );
\result_DDR_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(4),
      Q => result_DDR_D1(4),
      R => '0'
    );
\result_DDR_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(5),
      Q => result_DDR_D1(5),
      R => '0'
    );
\result_DDR_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(6),
      Q => result_DDR_D1(6),
      R => '0'
    );
\result_DDR_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(7),
      Q => result_DDR_D1(7),
      R => '0'
    );
\result_DDR_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(8),
      Q => result_DDR_D1(8),
      R => '0'
    );
\result_DDR_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(9),
      Q => result_DDR_D1(9),
      R => '0'
    );
\result_DDR_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(0),
      Q => result_DDR_D2(0),
      R => '0'
    );
\result_DDR_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(10),
      Q => result_DDR_D2(10),
      R => '0'
    );
\result_DDR_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(11),
      Q => result_DDR_D2(11),
      R => '0'
    );
\result_DDR_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(12),
      Q => result_DDR_D2(12),
      R => '0'
    );
\result_DDR_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(13),
      Q => result_DDR_D2(13),
      R => '0'
    );
\result_DDR_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(14),
      Q => result_DDR_D2(14),
      R => '0'
    );
\result_DDR_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(15),
      Q => result_DDR_D2(15),
      R => '0'
    );
\result_DDR_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(1),
      Q => result_DDR_D2(1),
      R => '0'
    );
\result_DDR_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(2),
      Q => result_DDR_D2(2),
      R => '0'
    );
\result_DDR_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(3),
      Q => result_DDR_D2(3),
      R => '0'
    );
\result_DDR_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(4),
      Q => result_DDR_D2(4),
      R => '0'
    );
\result_DDR_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(5),
      Q => result_DDR_D2(5),
      R => '0'
    );
\result_DDR_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(6),
      Q => result_DDR_D2(6),
      R => '0'
    );
\result_DDR_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(7),
      Q => result_DDR_D2(7),
      R => '0'
    );
\result_DDR_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(8),
      Q => result_DDR_D2(8),
      R => '0'
    );
\result_DDR_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(9),
      Q => result_DDR_D2(9),
      R => '0'
    );
\result_DDR_E1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(0),
      Q => result_DDR_E1(0),
      R => '0'
    );
\result_DDR_E1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(10),
      Q => result_DDR_E1(10),
      R => '0'
    );
\result_DDR_E1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(11),
      Q => result_DDR_E1(11),
      R => '0'
    );
\result_DDR_E1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(12),
      Q => result_DDR_E1(12),
      R => '0'
    );
\result_DDR_E1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(13),
      Q => result_DDR_E1(13),
      R => '0'
    );
\result_DDR_E1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(14),
      Q => result_DDR_E1(14),
      R => '0'
    );
\result_DDR_E1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(15),
      Q => result_DDR_E1(15),
      R => '0'
    );
\result_DDR_E1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(1),
      Q => result_DDR_E1(1),
      R => '0'
    );
\result_DDR_E1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(2),
      Q => result_DDR_E1(2),
      R => '0'
    );
\result_DDR_E1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(3),
      Q => result_DDR_E1(3),
      R => '0'
    );
\result_DDR_E1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(4),
      Q => result_DDR_E1(4),
      R => '0'
    );
\result_DDR_E1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(5),
      Q => result_DDR_E1(5),
      R => '0'
    );
\result_DDR_E1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(6),
      Q => result_DDR_E1(6),
      R => '0'
    );
\result_DDR_E1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(7),
      Q => result_DDR_E1(7),
      R => '0'
    );
\result_DDR_E1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(8),
      Q => result_DDR_E1(8),
      R => '0'
    );
\result_DDR_E1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(9),
      Q => result_DDR_E1(9),
      R => '0'
    );
\result_DDR_E2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(0),
      Q => result_DDR_E2(0),
      R => '0'
    );
\result_DDR_E2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(10),
      Q => result_DDR_E2(10),
      R => '0'
    );
\result_DDR_E2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(11),
      Q => result_DDR_E2(11),
      R => '0'
    );
\result_DDR_E2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(12),
      Q => result_DDR_E2(12),
      R => '0'
    );
\result_DDR_E2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(13),
      Q => result_DDR_E2(13),
      R => '0'
    );
\result_DDR_E2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(14),
      Q => result_DDR_E2(14),
      R => '0'
    );
\result_DDR_E2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(15),
      Q => result_DDR_E2(15),
      R => '0'
    );
\result_DDR_E2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(1),
      Q => result_DDR_E2(1),
      R => '0'
    );
\result_DDR_E2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(2),
      Q => result_DDR_E2(2),
      R => '0'
    );
\result_DDR_E2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(3),
      Q => result_DDR_E2(3),
      R => '0'
    );
\result_DDR_E2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(4),
      Q => result_DDR_E2(4),
      R => '0'
    );
\result_DDR_E2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(5),
      Q => result_DDR_E2(5),
      R => '0'
    );
\result_DDR_E2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(6),
      Q => result_DDR_E2(6),
      R => '0'
    );
\result_DDR_E2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(7),
      Q => result_DDR_E2(7),
      R => '0'
    );
\result_DDR_E2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(8),
      Q => result_DDR_E2(8),
      R => '0'
    );
\result_DDR_E2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(9),
      Q => result_DDR_E2(9),
      R => '0'
    );
\result_DDR_F1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(0),
      Q => result_DDR_F1(0),
      R => '0'
    );
\result_DDR_F1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(10),
      Q => result_DDR_F1(10),
      R => '0'
    );
\result_DDR_F1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(11),
      Q => result_DDR_F1(11),
      R => '0'
    );
\result_DDR_F1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(12),
      Q => result_DDR_F1(12),
      R => '0'
    );
\result_DDR_F1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(13),
      Q => result_DDR_F1(13),
      R => '0'
    );
\result_DDR_F1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(14),
      Q => result_DDR_F1(14),
      R => '0'
    );
\result_DDR_F1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(15),
      Q => result_DDR_F1(15),
      R => '0'
    );
\result_DDR_F1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(1),
      Q => result_DDR_F1(1),
      R => '0'
    );
\result_DDR_F1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(2),
      Q => result_DDR_F1(2),
      R => '0'
    );
\result_DDR_F1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(3),
      Q => result_DDR_F1(3),
      R => '0'
    );
\result_DDR_F1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(4),
      Q => result_DDR_F1(4),
      R => '0'
    );
\result_DDR_F1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(5),
      Q => result_DDR_F1(5),
      R => '0'
    );
\result_DDR_F1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(6),
      Q => result_DDR_F1(6),
      R => '0'
    );
\result_DDR_F1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(7),
      Q => result_DDR_F1(7),
      R => '0'
    );
\result_DDR_F1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(8),
      Q => result_DDR_F1(8),
      R => '0'
    );
\result_DDR_F1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(9),
      Q => result_DDR_F1(9),
      R => '0'
    );
\result_DDR_F2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(0),
      Q => result_DDR_F2(0),
      R => '0'
    );
\result_DDR_F2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(10),
      Q => result_DDR_F2(10),
      R => '0'
    );
\result_DDR_F2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(11),
      Q => result_DDR_F2(11),
      R => '0'
    );
\result_DDR_F2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(12),
      Q => result_DDR_F2(12),
      R => '0'
    );
\result_DDR_F2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(13),
      Q => result_DDR_F2(13),
      R => '0'
    );
\result_DDR_F2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(14),
      Q => result_DDR_F2(14),
      R => '0'
    );
\result_DDR_F2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(15),
      Q => result_DDR_F2(15),
      R => '0'
    );
\result_DDR_F2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(1),
      Q => result_DDR_F2(1),
      R => '0'
    );
\result_DDR_F2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(2),
      Q => result_DDR_F2(2),
      R => '0'
    );
\result_DDR_F2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(3),
      Q => result_DDR_F2(3),
      R => '0'
    );
\result_DDR_F2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(4),
      Q => result_DDR_F2(4),
      R => '0'
    );
\result_DDR_F2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(5),
      Q => result_DDR_F2(5),
      R => '0'
    );
\result_DDR_F2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(6),
      Q => result_DDR_F2(6),
      R => '0'
    );
\result_DDR_F2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(7),
      Q => result_DDR_F2(7),
      R => '0'
    );
\result_DDR_F2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(8),
      Q => result_DDR_F2(8),
      R => '0'
    );
\result_DDR_F2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(9),
      Q => result_DDR_F2(9),
      R => '0'
    );
\result_DDR_G1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(0),
      Q => result_DDR_G1(0),
      R => '0'
    );
\result_DDR_G1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(10),
      Q => result_DDR_G1(10),
      R => '0'
    );
\result_DDR_G1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(11),
      Q => result_DDR_G1(11),
      R => '0'
    );
\result_DDR_G1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(12),
      Q => result_DDR_G1(12),
      R => '0'
    );
\result_DDR_G1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(13),
      Q => result_DDR_G1(13),
      R => '0'
    );
\result_DDR_G1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(14),
      Q => result_DDR_G1(14),
      R => '0'
    );
\result_DDR_G1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(15),
      Q => result_DDR_G1(15),
      R => '0'
    );
\result_DDR_G1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(1),
      Q => result_DDR_G1(1),
      R => '0'
    );
\result_DDR_G1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(2),
      Q => result_DDR_G1(2),
      R => '0'
    );
\result_DDR_G1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(3),
      Q => result_DDR_G1(3),
      R => '0'
    );
\result_DDR_G1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(4),
      Q => result_DDR_G1(4),
      R => '0'
    );
\result_DDR_G1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(5),
      Q => result_DDR_G1(5),
      R => '0'
    );
\result_DDR_G1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(6),
      Q => result_DDR_G1(6),
      R => '0'
    );
\result_DDR_G1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(7),
      Q => result_DDR_G1(7),
      R => '0'
    );
\result_DDR_G1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(8),
      Q => result_DDR_G1(8),
      R => '0'
    );
\result_DDR_G1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(9),
      Q => result_DDR_G1(9),
      R => '0'
    );
\result_DDR_G2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(0),
      Q => result_DDR_G2(0),
      R => '0'
    );
\result_DDR_G2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(10),
      Q => result_DDR_G2(10),
      R => '0'
    );
\result_DDR_G2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(11),
      Q => result_DDR_G2(11),
      R => '0'
    );
\result_DDR_G2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(12),
      Q => result_DDR_G2(12),
      R => '0'
    );
\result_DDR_G2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(13),
      Q => result_DDR_G2(13),
      R => '0'
    );
\result_DDR_G2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(14),
      Q => result_DDR_G2(14),
      R => '0'
    );
\result_DDR_G2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(15),
      Q => result_DDR_G2(15),
      R => '0'
    );
\result_DDR_G2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(1),
      Q => result_DDR_G2(1),
      R => '0'
    );
\result_DDR_G2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(2),
      Q => result_DDR_G2(2),
      R => '0'
    );
\result_DDR_G2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(3),
      Q => result_DDR_G2(3),
      R => '0'
    );
\result_DDR_G2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(4),
      Q => result_DDR_G2(4),
      R => '0'
    );
\result_DDR_G2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(5),
      Q => result_DDR_G2(5),
      R => '0'
    );
\result_DDR_G2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(6),
      Q => result_DDR_G2(6),
      R => '0'
    );
\result_DDR_G2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(7),
      Q => result_DDR_G2(7),
      R => '0'
    );
\result_DDR_G2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(8),
      Q => result_DDR_G2(8),
      R => '0'
    );
\result_DDR_G2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(9),
      Q => result_DDR_G2(9),
      R => '0'
    );
\result_DDR_H1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(0),
      Q => result_DDR_H1(0),
      R => '0'
    );
\result_DDR_H1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(10),
      Q => result_DDR_H1(10),
      R => '0'
    );
\result_DDR_H1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(11),
      Q => result_DDR_H1(11),
      R => '0'
    );
\result_DDR_H1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(12),
      Q => result_DDR_H1(12),
      R => '0'
    );
\result_DDR_H1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(13),
      Q => result_DDR_H1(13),
      R => '0'
    );
\result_DDR_H1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(14),
      Q => result_DDR_H1(14),
      R => '0'
    );
\result_DDR_H1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(15),
      Q => result_DDR_H1(15),
      R => '0'
    );
\result_DDR_H1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(1),
      Q => result_DDR_H1(1),
      R => '0'
    );
\result_DDR_H1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(2),
      Q => result_DDR_H1(2),
      R => '0'
    );
\result_DDR_H1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(3),
      Q => result_DDR_H1(3),
      R => '0'
    );
\result_DDR_H1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(4),
      Q => result_DDR_H1(4),
      R => '0'
    );
\result_DDR_H1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(5),
      Q => result_DDR_H1(5),
      R => '0'
    );
\result_DDR_H1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(6),
      Q => result_DDR_H1(6),
      R => '0'
    );
\result_DDR_H1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(7),
      Q => result_DDR_H1(7),
      R => '0'
    );
\result_DDR_H1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(8),
      Q => result_DDR_H1(8),
      R => '0'
    );
\result_DDR_H1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(9),
      Q => result_DDR_H1(9),
      R => '0'
    );
\result_DDR_H2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(0),
      Q => result_DDR_H2(0),
      R => '0'
    );
\result_DDR_H2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(10),
      Q => result_DDR_H2(10),
      R => '0'
    );
\result_DDR_H2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(11),
      Q => result_DDR_H2(11),
      R => '0'
    );
\result_DDR_H2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(12),
      Q => result_DDR_H2(12),
      R => '0'
    );
\result_DDR_H2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(13),
      Q => result_DDR_H2(13),
      R => '0'
    );
\result_DDR_H2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(14),
      Q => result_DDR_H2(14),
      R => '0'
    );
\result_DDR_H2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(15),
      Q => result_DDR_H2(15),
      R => '0'
    );
\result_DDR_H2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(1),
      Q => result_DDR_H2(1),
      R => '0'
    );
\result_DDR_H2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(2),
      Q => result_DDR_H2(2),
      R => '0'
    );
\result_DDR_H2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(3),
      Q => result_DDR_H2(3),
      R => '0'
    );
\result_DDR_H2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(4),
      Q => result_DDR_H2(4),
      R => '0'
    );
\result_DDR_H2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(5),
      Q => result_DDR_H2(5),
      R => '0'
    );
\result_DDR_H2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(6),
      Q => result_DDR_H2(6),
      R => '0'
    );
\result_DDR_H2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(7),
      Q => result_DDR_H2(7),
      R => '0'
    );
\result_DDR_H2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(8),
      Q => result_DDR_H2(8),
      R => '0'
    );
\result_DDR_H2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(9),
      Q => result_DDR_H2(9),
      R => '0'
    );
\result_E1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(0),
      Q => result_E1(0),
      R => '0'
    );
\result_E1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(10),
      Q => result_E1(10),
      R => '0'
    );
\result_E1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(11),
      Q => result_E1(11),
      R => '0'
    );
\result_E1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(12),
      Q => result_E1(12),
      R => '0'
    );
\result_E1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(13),
      Q => result_E1(13),
      R => '0'
    );
\result_E1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(14),
      Q => result_E1(14),
      R => '0'
    );
\result_E1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(15),
      Q => result_E1(15),
      R => '0'
    );
\result_E1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(1),
      Q => result_E1(1),
      R => '0'
    );
\result_E1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(2),
      Q => result_E1(2),
      R => '0'
    );
\result_E1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(3),
      Q => result_E1(3),
      R => '0'
    );
\result_E1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(4),
      Q => result_E1(4),
      R => '0'
    );
\result_E1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(5),
      Q => result_E1(5),
      R => '0'
    );
\result_E1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(6),
      Q => result_E1(6),
      R => '0'
    );
\result_E1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(7),
      Q => result_E1(7),
      R => '0'
    );
\result_E1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(8),
      Q => result_E1(8),
      R => '0'
    );
\result_E1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(9),
      Q => result_E1(9),
      R => '0'
    );
\result_E2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(0),
      Q => result_E2(0),
      R => '0'
    );
\result_E2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(10),
      Q => result_E2(10),
      R => '0'
    );
\result_E2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(11),
      Q => result_E2(11),
      R => '0'
    );
\result_E2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(12),
      Q => result_E2(12),
      R => '0'
    );
\result_E2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(13),
      Q => result_E2(13),
      R => '0'
    );
\result_E2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(14),
      Q => result_E2(14),
      R => '0'
    );
\result_E2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(15),
      Q => result_E2(15),
      R => '0'
    );
\result_E2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(1),
      Q => result_E2(1),
      R => '0'
    );
\result_E2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(2),
      Q => result_E2(2),
      R => '0'
    );
\result_E2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(3),
      Q => result_E2(3),
      R => '0'
    );
\result_E2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(4),
      Q => result_E2(4),
      R => '0'
    );
\result_E2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(5),
      Q => result_E2(5),
      R => '0'
    );
\result_E2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(6),
      Q => result_E2(6),
      R => '0'
    );
\result_E2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(7),
      Q => result_E2(7),
      R => '0'
    );
\result_E2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(8),
      Q => result_E2(8),
      R => '0'
    );
\result_E2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(9),
      Q => result_E2(9),
      R => '0'
    );
\result_F1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(0),
      Q => result_F1(0),
      R => '0'
    );
\result_F1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(10),
      Q => result_F1(10),
      R => '0'
    );
\result_F1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(11),
      Q => result_F1(11),
      R => '0'
    );
\result_F1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(12),
      Q => result_F1(12),
      R => '0'
    );
\result_F1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(13),
      Q => result_F1(13),
      R => '0'
    );
\result_F1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(14),
      Q => result_F1(14),
      R => '0'
    );
\result_F1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(15),
      Q => result_F1(15),
      R => '0'
    );
\result_F1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(1),
      Q => result_F1(1),
      R => '0'
    );
\result_F1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(2),
      Q => result_F1(2),
      R => '0'
    );
\result_F1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(3),
      Q => result_F1(3),
      R => '0'
    );
\result_F1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(4),
      Q => result_F1(4),
      R => '0'
    );
\result_F1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(5),
      Q => result_F1(5),
      R => '0'
    );
\result_F1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(6),
      Q => result_F1(6),
      R => '0'
    );
\result_F1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(7),
      Q => result_F1(7),
      R => '0'
    );
\result_F1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(8),
      Q => result_F1(8),
      R => '0'
    );
\result_F1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(9),
      Q => result_F1(9),
      R => '0'
    );
\result_F2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(0),
      Q => result_F2(0),
      R => '0'
    );
\result_F2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(10),
      Q => result_F2(10),
      R => '0'
    );
\result_F2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(11),
      Q => result_F2(11),
      R => '0'
    );
\result_F2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(12),
      Q => result_F2(12),
      R => '0'
    );
\result_F2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(13),
      Q => result_F2(13),
      R => '0'
    );
\result_F2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(14),
      Q => result_F2(14),
      R => '0'
    );
\result_F2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(15),
      Q => result_F2(15),
      R => '0'
    );
\result_F2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(1),
      Q => result_F2(1),
      R => '0'
    );
\result_F2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(2),
      Q => result_F2(2),
      R => '0'
    );
\result_F2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(3),
      Q => result_F2(3),
      R => '0'
    );
\result_F2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(4),
      Q => result_F2(4),
      R => '0'
    );
\result_F2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(5),
      Q => result_F2(5),
      R => '0'
    );
\result_F2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(6),
      Q => result_F2(6),
      R => '0'
    );
\result_F2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(7),
      Q => result_F2(7),
      R => '0'
    );
\result_F2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(8),
      Q => result_F2(8),
      R => '0'
    );
\result_F2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(9),
      Q => result_F2(9),
      R => '0'
    );
\result_G1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(0),
      Q => result_G1(0),
      R => '0'
    );
\result_G1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(10),
      Q => result_G1(10),
      R => '0'
    );
\result_G1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(11),
      Q => result_G1(11),
      R => '0'
    );
\result_G1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(12),
      Q => result_G1(12),
      R => '0'
    );
\result_G1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(13),
      Q => result_G1(13),
      R => '0'
    );
\result_G1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(14),
      Q => result_G1(14),
      R => '0'
    );
\result_G1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(15),
      Q => result_G1(15),
      R => '0'
    );
\result_G1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(1),
      Q => result_G1(1),
      R => '0'
    );
\result_G1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(2),
      Q => result_G1(2),
      R => '0'
    );
\result_G1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(3),
      Q => result_G1(3),
      R => '0'
    );
\result_G1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(4),
      Q => result_G1(4),
      R => '0'
    );
\result_G1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(5),
      Q => result_G1(5),
      R => '0'
    );
\result_G1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(6),
      Q => result_G1(6),
      R => '0'
    );
\result_G1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(7),
      Q => result_G1(7),
      R => '0'
    );
\result_G1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(8),
      Q => result_G1(8),
      R => '0'
    );
\result_G1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(9),
      Q => result_G1(9),
      R => '0'
    );
\result_G2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(0),
      Q => result_G2(0),
      R => '0'
    );
\result_G2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(10),
      Q => result_G2(10),
      R => '0'
    );
\result_G2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(11),
      Q => result_G2(11),
      R => '0'
    );
\result_G2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(12),
      Q => result_G2(12),
      R => '0'
    );
\result_G2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(13),
      Q => result_G2(13),
      R => '0'
    );
\result_G2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(14),
      Q => result_G2(14),
      R => '0'
    );
\result_G2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(15),
      Q => result_G2(15),
      R => '0'
    );
\result_G2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(1),
      Q => result_G2(1),
      R => '0'
    );
\result_G2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(2),
      Q => result_G2(2),
      R => '0'
    );
\result_G2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(3),
      Q => result_G2(3),
      R => '0'
    );
\result_G2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(4),
      Q => result_G2(4),
      R => '0'
    );
\result_G2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(5),
      Q => result_G2(5),
      R => '0'
    );
\result_G2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(6),
      Q => result_G2(6),
      R => '0'
    );
\result_G2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(7),
      Q => result_G2(7),
      R => '0'
    );
\result_G2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(8),
      Q => result_G2(8),
      R => '0'
    );
\result_G2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(9),
      Q => result_G2(9),
      R => '0'
    );
\result_H1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(0),
      Q => result_H1(0),
      R => '0'
    );
\result_H1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(10),
      Q => result_H1(10),
      R => '0'
    );
\result_H1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(11),
      Q => result_H1(11),
      R => '0'
    );
\result_H1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(12),
      Q => result_H1(12),
      R => '0'
    );
\result_H1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(13),
      Q => result_H1(13),
      R => '0'
    );
\result_H1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(14),
      Q => result_H1(14),
      R => '0'
    );
\result_H1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(15),
      Q => result_H1(15),
      R => '0'
    );
\result_H1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(1),
      Q => result_H1(1),
      R => '0'
    );
\result_H1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(2),
      Q => result_H1(2),
      R => '0'
    );
\result_H1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(3),
      Q => result_H1(3),
      R => '0'
    );
\result_H1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(4),
      Q => result_H1(4),
      R => '0'
    );
\result_H1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(5),
      Q => result_H1(5),
      R => '0'
    );
\result_H1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(6),
      Q => result_H1(6),
      R => '0'
    );
\result_H1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(7),
      Q => result_H1(7),
      R => '0'
    );
\result_H1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(8),
      Q => result_H1(8),
      R => '0'
    );
\result_H1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(9),
      Q => result_H1(9),
      R => '0'
    );
\result_H2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(0),
      Q => result_H2(0),
      R => '0'
    );
\result_H2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(10),
      Q => result_H2(10),
      R => '0'
    );
\result_H2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(11),
      Q => result_H2(11),
      R => '0'
    );
\result_H2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(12),
      Q => result_H2(12),
      R => '0'
    );
\result_H2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(13),
      Q => result_H2(13),
      R => '0'
    );
\result_H2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(14),
      Q => result_H2(14),
      R => '0'
    );
\result_H2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(15),
      Q => result_H2(15),
      R => '0'
    );
\result_H2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(1),
      Q => result_H2(1),
      R => '0'
    );
\result_H2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(2),
      Q => result_H2(2),
      R => '0'
    );
\result_H2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(3),
      Q => result_H2(3),
      R => '0'
    );
\result_H2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(4),
      Q => result_H2(4),
      R => '0'
    );
\result_H2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(5),
      Q => result_H2(5),
      R => '0'
    );
\result_H2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(6),
      Q => result_H2(6),
      R => '0'
    );
\result_H2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(7),
      Q => result_H2(7),
      R => '0'
    );
\result_H2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(8),
      Q => result_H2(8),
      R => '0'
    );
\result_H2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(9),
      Q => result_H2(9),
      R => '0'
    );
\rhd_data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[0]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[0]_i_3_n_0\,
      I5 => main_state(6),
      O => rhd_data_out(0)
    );
\rhd_data_out[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(0),
      I1 => result_DDR_E2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_E2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_E1(0),
      O => \rhd_data_out[0]_i_10_n_0\
    );
\rhd_data_out[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(0),
      I1 => result_DDR_F2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_F2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_F1(0),
      O => \rhd_data_out[0]_i_11_n_0\
    );
\rhd_data_out[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(0),
      I1 => result_DDR_C2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_C2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_C1(0),
      O => \rhd_data_out[0]_i_12_n_0\
    );
\rhd_data_out[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(0),
      I1 => result_DDR_D2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_D2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_D1(0),
      O => \rhd_data_out[0]_i_13_n_0\
    );
\rhd_data_out[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(0),
      I1 => result_DDR_A2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_A2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_A1(0),
      O => \rhd_data_out[0]_i_14_n_0\
    );
\rhd_data_out[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(0),
      I1 => result_DDR_B2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_B2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_B1(0),
      O => \rhd_data_out[0]_i_15_n_0\
    );
\rhd_data_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[0]_i_6_n_0\,
      I1 => \rhd_data_out_reg[0]_i_7_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[0]_i_8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[0]_i_9_n_0\,
      O => \rhd_data_out[0]_i_3_n_0\
    );
\rhd_data_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(0),
      I1 => result_DDR_G2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_G2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_G1(0),
      O => \rhd_data_out[0]_i_4_n_0\
    );
\rhd_data_out[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_H2(0),
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => result_H2(0),
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => result_DDR_H1(0),
      O => \rhd_data_out[0]_i_5_n_0\
    );
\rhd_data_out[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[0]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \rhd_data_out[13]_i_16_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => \rhd_data_out[0]_i_9_n_0\
    );
\rhd_data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[10]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[10]_i_3_n_0\,
      I5 => main_state(6),
      O => rhd_data_out(10)
    );
\rhd_data_out[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(10),
      I1 => result_DDR_E2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_E2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_E1(10),
      O => \rhd_data_out[10]_i_10_n_0\
    );
\rhd_data_out[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(10),
      I1 => result_DDR_F2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_F2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_F1(10),
      O => \rhd_data_out[10]_i_11_n_0\
    );
\rhd_data_out[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(10),
      I1 => result_DDR_C2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_C2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_C1(10),
      O => \rhd_data_out[10]_i_12_n_0\
    );
\rhd_data_out[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(10),
      I1 => result_DDR_D2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_D2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_D1(10),
      O => \rhd_data_out[10]_i_13_n_0\
    );
\rhd_data_out[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(10),
      I1 => result_DDR_A2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_A2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_A1(10),
      O => \rhd_data_out[10]_i_14_n_0\
    );
\rhd_data_out[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(10),
      I1 => result_DDR_B2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_B2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_B1(10),
      O => \rhd_data_out[10]_i_15_n_0\
    );
\rhd_data_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[10]_i_6_n_0\,
      I1 => \rhd_data_out_reg[10]_i_7_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[10]_i_8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[10]_i_9_n_0\,
      O => \rhd_data_out[10]_i_3_n_0\
    );
\rhd_data_out[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(10),
      I1 => result_DDR_G2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_G2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_G1(10),
      O => \rhd_data_out[10]_i_4_n_0\
    );
\rhd_data_out[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_H2(10),
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => result_H2(10),
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => result_DDR_H1(10),
      O => \rhd_data_out[10]_i_5_n_0\
    );
\rhd_data_out[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[10]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \rhd_data_out[11]_i_16_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => \rhd_data_out[10]_i_9_n_0\
    );
\rhd_data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[11]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[11]_i_3_n_0\,
      I5 => main_state(6),
      O => rhd_data_out(11)
    );
\rhd_data_out[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(11),
      I1 => result_DDR_E2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_E2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_E1(11),
      O => \rhd_data_out[11]_i_10_n_0\
    );
\rhd_data_out[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(11),
      I1 => result_DDR_F2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_F2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_F1(11),
      O => \rhd_data_out[11]_i_11_n_0\
    );
\rhd_data_out[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(11),
      I1 => result_DDR_C2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_C2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_C1(11),
      O => \rhd_data_out[11]_i_12_n_0\
    );
\rhd_data_out[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(11),
      I1 => result_DDR_D2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_D2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_D1(11),
      O => \rhd_data_out[11]_i_13_n_0\
    );
\rhd_data_out[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(11),
      I1 => result_DDR_A2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_A2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_A1(11),
      O => \rhd_data_out[11]_i_14_n_0\
    );
\rhd_data_out[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(11),
      I1 => result_DDR_B2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_B2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_B1(11),
      O => \rhd_data_out[11]_i_15_n_0\
    );
\rhd_data_out[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \rhd_data_out[13]_i_17_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[1]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \rhd_data_out[13]_i_18_n_0\,
      O => \rhd_data_out[11]_i_16_n_0\
    );
\rhd_data_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[11]_i_6_n_0\,
      I1 => \rhd_data_out_reg[11]_i_7_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[11]_i_8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[11]_i_9_n_0\,
      O => \rhd_data_out[11]_i_3_n_0\
    );
\rhd_data_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(11),
      I1 => result_DDR_G2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_G2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_G1(11),
      O => \rhd_data_out[11]_i_4_n_0\
    );
\rhd_data_out[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_H2(11),
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => result_H2(11),
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => result_DDR_H1(11),
      O => \rhd_data_out[11]_i_5_n_0\
    );
\rhd_data_out[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[11]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \rhd_data_out[11]_i_16_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => \rhd_data_out[11]_i_9_n_0\
    );
\rhd_data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[12]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[12]_i_3_n_0\,
      I5 => main_state(6),
      O => rhd_data_out(12)
    );
\rhd_data_out[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(12),
      I1 => result_DDR_E2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_E2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_E1(12),
      O => \rhd_data_out[12]_i_10_n_0\
    );
\rhd_data_out[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(12),
      I1 => result_DDR_F2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_F2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_F1(12),
      O => \rhd_data_out[12]_i_11_n_0\
    );
\rhd_data_out[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(12),
      I1 => result_DDR_C2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_C2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_C1(12),
      O => \rhd_data_out[12]_i_12_n_0\
    );
\rhd_data_out[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(12),
      I1 => result_DDR_D2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_D2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_D1(12),
      O => \rhd_data_out[12]_i_13_n_0\
    );
\rhd_data_out[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(12),
      I1 => result_DDR_A2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_A2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_A1(12),
      O => \rhd_data_out[12]_i_14_n_0\
    );
\rhd_data_out[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(12),
      I1 => result_DDR_B2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_B2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_B1(12),
      O => \rhd_data_out[12]_i_15_n_0\
    );
\rhd_data_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[12]_i_6_n_0\,
      I1 => \rhd_data_out_reg[12]_i_7_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[12]_i_8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[12]_i_9_n_0\,
      O => \rhd_data_out[12]_i_3_n_0\
    );
\rhd_data_out[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(12),
      I1 => result_DDR_G2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_G2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_G1(12),
      O => \rhd_data_out[12]_i_4_n_0\
    );
\rhd_data_out[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_H2(12),
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => result_H2(12),
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => result_DDR_H1(12),
      O => \rhd_data_out[12]_i_5_n_0\
    );
\rhd_data_out[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[12]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \rhd_data_out[13]_i_16_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => \rhd_data_out[12]_i_9_n_0\
    );
\rhd_data_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[13]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[13]_i_3_n_0\,
      I5 => main_state(6),
      O => rhd_data_out(13)
    );
\rhd_data_out[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(13),
      I1 => result_DDR_E2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_E2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_E1(13),
      O => \rhd_data_out[13]_i_10_n_0\
    );
\rhd_data_out[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(13),
      I1 => result_DDR_F2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_F2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_F1(13),
      O => \rhd_data_out[13]_i_11_n_0\
    );
\rhd_data_out[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(13),
      I1 => result_DDR_C2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_C2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_C1(13),
      O => \rhd_data_out[13]_i_12_n_0\
    );
\rhd_data_out[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(13),
      I1 => result_DDR_D2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_D2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_D1(13),
      O => \rhd_data_out[13]_i_13_n_0\
    );
\rhd_data_out[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(13),
      I1 => result_DDR_A2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_A2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_A1(13),
      O => \rhd_data_out[13]_i_14_n_0\
    );
\rhd_data_out[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(13),
      I1 => result_DDR_B2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_B2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_B1(13),
      O => \rhd_data_out[13]_i_15_n_0\
    );
\rhd_data_out[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \rhd_data_out[13]_i_17_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \channel_reg_n_0_[0]\,
      I3 => \channel_reg_n_0_[1]\,
      I4 => \channel_reg_n_0_[2]\,
      I5 => \rhd_data_out[13]_i_18_n_0\,
      O => \rhd_data_out[13]_i_16_n_0\
    );
\rhd_data_out[13]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \channel_reg_n_0_[5]\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[3]\,
      O => \rhd_data_out[13]_i_17_n_0\
    );
\rhd_data_out[13]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[5]\,
      O => \rhd_data_out[13]_i_18_n_0\
    );
\rhd_data_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[13]_i_6_n_0\,
      I1 => \rhd_data_out_reg[13]_i_7_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[13]_i_8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[13]_i_9_n_0\,
      O => \rhd_data_out[13]_i_3_n_0\
    );
\rhd_data_out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(13),
      I1 => result_DDR_G2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_G2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_G1(13),
      O => \rhd_data_out[13]_i_4_n_0\
    );
\rhd_data_out[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_H2(13),
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => result_H2(13),
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => result_DDR_H1(13),
      O => \rhd_data_out[13]_i_5_n_0\
    );
\rhd_data_out[13]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[13]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \rhd_data_out[13]_i_16_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \rhd_data_out[13]_i_9_n_0\
    );
\rhd_data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[14]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[14]_i_3_n_0\,
      I5 => main_state(6),
      O => rhd_data_out(14)
    );
\rhd_data_out[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(14),
      I1 => result_DDR_E2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_E2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_E1(14),
      O => \rhd_data_out[14]_i_10_n_0\
    );
\rhd_data_out[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(14),
      I1 => result_DDR_F2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_F2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_F1(14),
      O => \rhd_data_out[14]_i_11_n_0\
    );
\rhd_data_out[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(14),
      I1 => result_DDR_C2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_C2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_C1(14),
      O => \rhd_data_out[14]_i_12_n_0\
    );
\rhd_data_out[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(14),
      I1 => result_DDR_D2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_D2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_D1(14),
      O => \rhd_data_out[14]_i_13_n_0\
    );
\rhd_data_out[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(14),
      I1 => result_DDR_A2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_A2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_A1(14),
      O => \rhd_data_out[14]_i_14_n_0\
    );
\rhd_data_out[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(14),
      I1 => result_DDR_B2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_B2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_B1(14),
      O => \rhd_data_out[14]_i_15_n_0\
    );
\rhd_data_out[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[14]_i_6_n_0\,
      I1 => \rhd_data_out_reg[14]_i_7_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[14]_i_8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[14]_i_9_n_0\,
      O => \rhd_data_out[14]_i_3_n_0\
    );
\rhd_data_out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(14),
      I1 => result_DDR_G2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_G2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_G1(14),
      O => \rhd_data_out[14]_i_4_n_0\
    );
\rhd_data_out[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_H2(14),
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => result_H2(14),
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => result_DDR_H1(14),
      O => \rhd_data_out[14]_i_5_n_0\
    );
\rhd_data_out[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[14]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \rhd_data_out[15]_i_16_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \rhd_data_out[14]_i_9_n_0\
    );
\rhd_data_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[15]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[15]_i_3_n_0\,
      I5 => main_state(6),
      O => rhd_data_out(15)
    );
\rhd_data_out[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(15),
      I1 => result_DDR_E2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_E2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_E1(15),
      O => \rhd_data_out[15]_i_10_n_0\
    );
\rhd_data_out[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(15),
      I1 => result_DDR_F2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_F2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_F1(15),
      O => \rhd_data_out[15]_i_11_n_0\
    );
\rhd_data_out[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(15),
      I1 => result_DDR_C2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_C2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_C1(15),
      O => \rhd_data_out[15]_i_12_n_0\
    );
\rhd_data_out[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(15),
      I1 => result_DDR_D2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_D2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_D1(15),
      O => \rhd_data_out[15]_i_13_n_0\
    );
\rhd_data_out[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(15),
      I1 => result_DDR_A2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_A2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_A1(15),
      O => \rhd_data_out[15]_i_14_n_0\
    );
\rhd_data_out[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(15),
      I1 => result_DDR_B2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_B2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_B1(15),
      O => \rhd_data_out[15]_i_15_n_0\
    );
\rhd_data_out[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \channel_reg_n_0_[3]\,
      I1 => \channel_reg_n_0_[0]\,
      I2 => \channel_reg_n_0_[1]\,
      I3 => \channel_reg_n_0_[2]\,
      I4 => \channel_reg_n_0_[5]\,
      I5 => \channel_reg_n_0_[4]\,
      O => \rhd_data_out[15]_i_16_n_0\
    );
\rhd_data_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[15]_i_6_n_0\,
      I1 => \rhd_data_out_reg[15]_i_7_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[15]_i_8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[15]_i_9_n_0\,
      O => \rhd_data_out[15]_i_3_n_0\
    );
\rhd_data_out[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(15),
      I1 => result_DDR_G2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I3 => result_G2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_G1(15),
      O => \rhd_data_out[15]_i_4_n_0\
    );
\rhd_data_out[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_H2(15),
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => result_H2(15),
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => result_DDR_H1(15),
      O => \rhd_data_out[15]_i_5_n_0\
    );
\rhd_data_out[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[15]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \rhd_data_out[15]_i_16_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \rhd_data_out[15]_i_9_n_0\
    );
\rhd_data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[1]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[1]_i_3_n_0\,
      I5 => main_state(6),
      O => rhd_data_out(1)
    );
\rhd_data_out[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(1),
      I1 => result_DDR_E2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_E2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_E1(1),
      O => \rhd_data_out[1]_i_10_n_0\
    );
\rhd_data_out[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(1),
      I1 => result_DDR_F2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_F2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_F1(1),
      O => \rhd_data_out[1]_i_11_n_0\
    );
\rhd_data_out[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(1),
      I1 => result_DDR_C2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_C2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_C1(1),
      O => \rhd_data_out[1]_i_12_n_0\
    );
\rhd_data_out[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(1),
      I1 => result_DDR_D2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_D2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_D1(1),
      O => \rhd_data_out[1]_i_13_n_0\
    );
\rhd_data_out[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(1),
      I1 => result_DDR_A2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_A2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_A1(1),
      O => \rhd_data_out[1]_i_14_n_0\
    );
\rhd_data_out[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(1),
      I1 => result_DDR_B2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_B2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_B1(1),
      O => \rhd_data_out[1]_i_15_n_0\
    );
\rhd_data_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[1]_i_6_n_0\,
      I1 => \rhd_data_out_reg[1]_i_7_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[1]_i_8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[1]_i_9_n_0\,
      O => \rhd_data_out[1]_i_3_n_0\
    );
\rhd_data_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(1),
      I1 => result_DDR_G2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_G2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_G1(1),
      O => \rhd_data_out[1]_i_4_n_0\
    );
\rhd_data_out[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_H2(1),
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => result_H2(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => result_DDR_H1(1),
      O => \rhd_data_out[1]_i_5_n_0\
    );
\rhd_data_out[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[1]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \rhd_data_out[13]_i_16_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => \rhd_data_out[1]_i_9_n_0\
    );
\rhd_data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[2]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[2]_i_3_n_0\,
      I5 => main_state(6),
      O => rhd_data_out(2)
    );
\rhd_data_out[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(2),
      I1 => result_DDR_E2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_E2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_E1(2),
      O => \rhd_data_out[2]_i_10_n_0\
    );
\rhd_data_out[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(2),
      I1 => result_DDR_F2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_F2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_F1(2),
      O => \rhd_data_out[2]_i_11_n_0\
    );
\rhd_data_out[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(2),
      I1 => result_DDR_C2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_C2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_C1(2),
      O => \rhd_data_out[2]_i_12_n_0\
    );
\rhd_data_out[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(2),
      I1 => result_DDR_D2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_D2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_D1(2),
      O => \rhd_data_out[2]_i_13_n_0\
    );
\rhd_data_out[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(2),
      I1 => result_DDR_A2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_A2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_A1(2),
      O => \rhd_data_out[2]_i_14_n_0\
    );
\rhd_data_out[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(2),
      I1 => result_DDR_B2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_B2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_B1(2),
      O => \rhd_data_out[2]_i_15_n_0\
    );
\rhd_data_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[2]_i_6_n_0\,
      I1 => \rhd_data_out_reg[2]_i_7_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[2]_i_8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[2]_i_9_n_0\,
      O => \rhd_data_out[2]_i_3_n_0\
    );
\rhd_data_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(2),
      I1 => result_DDR_G2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_G2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_G1(2),
      O => \rhd_data_out[2]_i_4_n_0\
    );
\rhd_data_out[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_H2(2),
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => result_H2(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => result_DDR_H1(2),
      O => \rhd_data_out[2]_i_5_n_0\
    );
\rhd_data_out[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[2]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \rhd_data_out[15]_i_16_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \rhd_data_out[2]_i_9_n_0\
    );
\rhd_data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[3]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[3]_i_3_n_0\,
      I5 => main_state(6),
      O => rhd_data_out(3)
    );
\rhd_data_out[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(3),
      I1 => result_DDR_E2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_E2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_E1(3),
      O => \rhd_data_out[3]_i_10_n_0\
    );
\rhd_data_out[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(3),
      I1 => result_DDR_F2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_F2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_F1(3),
      O => \rhd_data_out[3]_i_11_n_0\
    );
\rhd_data_out[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(3),
      I1 => result_DDR_C2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_C2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_C1(3),
      O => \rhd_data_out[3]_i_12_n_0\
    );
\rhd_data_out[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(3),
      I1 => result_DDR_D2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_D2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_D1(3),
      O => \rhd_data_out[3]_i_13_n_0\
    );
\rhd_data_out[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(3),
      I1 => result_DDR_A2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_A2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_A1(3),
      O => \rhd_data_out[3]_i_14_n_0\
    );
\rhd_data_out[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(3),
      I1 => result_DDR_B2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_B2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_B1(3),
      O => \rhd_data_out[3]_i_15_n_0\
    );
\rhd_data_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[3]_i_6_n_0\,
      I1 => \rhd_data_out_reg[3]_i_7_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[3]_i_8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[3]_i_9_n_0\,
      O => \rhd_data_out[3]_i_3_n_0\
    );
\rhd_data_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(3),
      I1 => result_DDR_G2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I3 => result_G2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_G1(3),
      O => \rhd_data_out[3]_i_4_n_0\
    );
\rhd_data_out[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_H2(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => result_H2(3),
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => result_DDR_H1(3),
      O => \rhd_data_out[3]_i_5_n_0\
    );
\rhd_data_out[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[3]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \rhd_data_out[15]_i_16_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => \rhd_data_out[3]_i_9_n_0\
    );
\rhd_data_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[4]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[4]_i_3_n_0\,
      I5 => main_state(6),
      O => rhd_data_out(4)
    );
\rhd_data_out[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(4),
      I1 => result_DDR_E2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => result_E2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_E1(4),
      O => \rhd_data_out[4]_i_10_n_0\
    );
\rhd_data_out[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(4),
      I1 => result_DDR_F2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => result_F2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_F1(4),
      O => \rhd_data_out[4]_i_11_n_0\
    );
\rhd_data_out[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(4),
      I1 => result_DDR_C2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => result_C2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_C1(4),
      O => \rhd_data_out[4]_i_12_n_0\
    );
\rhd_data_out[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(4),
      I1 => result_DDR_D2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => result_D2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_D1(4),
      O => \rhd_data_out[4]_i_13_n_0\
    );
\rhd_data_out[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(4),
      I1 => result_DDR_A2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => result_A2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_A1(4),
      O => \rhd_data_out[4]_i_14_n_0\
    );
\rhd_data_out[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(4),
      I1 => result_DDR_B2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => result_B2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_B1(4),
      O => \rhd_data_out[4]_i_15_n_0\
    );
\rhd_data_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[4]_i_6_n_0\,
      I1 => \rhd_data_out_reg[4]_i_7_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[4]_i_8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[4]_i_9_n_0\,
      O => \rhd_data_out[4]_i_3_n_0\
    );
\rhd_data_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(4),
      I1 => result_DDR_G2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => result_G2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_G1(4),
      O => \rhd_data_out[4]_i_4_n_0\
    );
\rhd_data_out[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_H2(4),
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => result_H2(4),
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => result_DDR_H1(4),
      O => \rhd_data_out[4]_i_5_n_0\
    );
\rhd_data_out[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I1 => \result_A1_reg_n_0_[4]\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => \rhd_data_out[4]_i_9_n_0\
    );
\rhd_data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[5]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[5]_i_3_n_0\,
      I5 => main_state(6),
      O => rhd_data_out(5)
    );
\rhd_data_out[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(5),
      I1 => result_DDR_E2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => result_E2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_E1(5),
      O => \rhd_data_out[5]_i_10_n_0\
    );
\rhd_data_out[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(5),
      I1 => result_DDR_F2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => result_F2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_F1(5),
      O => \rhd_data_out[5]_i_11_n_0\
    );
\rhd_data_out[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(5),
      I1 => result_DDR_C2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => result_C2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_C1(5),
      O => \rhd_data_out[5]_i_12_n_0\
    );
\rhd_data_out[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(5),
      I1 => result_DDR_D2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => result_D2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_D1(5),
      O => \rhd_data_out[5]_i_13_n_0\
    );
\rhd_data_out[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(5),
      I1 => result_DDR_A2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => result_A2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_A1(5),
      O => \rhd_data_out[5]_i_14_n_0\
    );
\rhd_data_out[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(5),
      I1 => result_DDR_B2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_B2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_B1(5),
      O => \rhd_data_out[5]_i_15_n_0\
    );
\rhd_data_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[5]_i_6_n_0\,
      I1 => \rhd_data_out_reg[5]_i_7_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[5]_i_8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[5]_i_9_n_0\,
      O => \rhd_data_out[5]_i_3_n_0\
    );
\rhd_data_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(5),
      I1 => result_DDR_G2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_G2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_G1(5),
      O => \rhd_data_out[5]_i_4_n_0\
    );
\rhd_data_out[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_H2(5),
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => result_H2(5),
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => result_DDR_H1(5),
      O => \rhd_data_out[5]_i_5_n_0\
    );
\rhd_data_out[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I1 => \result_A1_reg_n_0_[5]\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => \rhd_data_out[5]_i_9_n_0\
    );
\rhd_data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[6]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[6]_i_3_n_0\,
      I5 => main_state(6),
      O => rhd_data_out(6)
    );
\rhd_data_out[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(6),
      I1 => result_DDR_E2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_E2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_E1(6),
      O => \rhd_data_out[6]_i_10_n_0\
    );
\rhd_data_out[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(6),
      I1 => result_DDR_F2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_F2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_F1(6),
      O => \rhd_data_out[6]_i_11_n_0\
    );
\rhd_data_out[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(6),
      I1 => result_DDR_C2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_C2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_C1(6),
      O => \rhd_data_out[6]_i_12_n_0\
    );
\rhd_data_out[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(6),
      I1 => result_DDR_D2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_D2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_D1(6),
      O => \rhd_data_out[6]_i_13_n_0\
    );
\rhd_data_out[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(6),
      I1 => result_DDR_A2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_A2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_A1(6),
      O => \rhd_data_out[6]_i_14_n_0\
    );
\rhd_data_out[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(6),
      I1 => result_DDR_B2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_B2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_B1(6),
      O => \rhd_data_out[6]_i_15_n_0\
    );
\rhd_data_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[6]_i_6_n_0\,
      I1 => \rhd_data_out_reg[6]_i_7_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[6]_i_8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[6]_i_9_n_0\,
      O => \rhd_data_out[6]_i_3_n_0\
    );
\rhd_data_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(6),
      I1 => result_DDR_G2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_G2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_G1(6),
      O => \rhd_data_out[6]_i_4_n_0\
    );
\rhd_data_out[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_H2(6),
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => result_H2(6),
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => result_DDR_H1(6),
      O => \rhd_data_out[6]_i_5_n_0\
    );
\rhd_data_out[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[6]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \rhd_data_out[11]_i_16_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => \rhd_data_out[6]_i_9_n_0\
    );
\rhd_data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[7]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[7]_i_3_n_0\,
      I5 => main_state(6),
      O => rhd_data_out(7)
    );
\rhd_data_out[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(7),
      I1 => result_DDR_E2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_E2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_E1(7),
      O => \rhd_data_out[7]_i_10_n_0\
    );
\rhd_data_out[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(7),
      I1 => result_DDR_F2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_F2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_F1(7),
      O => \rhd_data_out[7]_i_11_n_0\
    );
\rhd_data_out[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(7),
      I1 => result_DDR_C2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_C2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_C1(7),
      O => \rhd_data_out[7]_i_12_n_0\
    );
\rhd_data_out[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(7),
      I1 => result_DDR_D2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_D2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_D1(7),
      O => \rhd_data_out[7]_i_13_n_0\
    );
\rhd_data_out[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(7),
      I1 => result_DDR_A2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_A2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_A1(7),
      O => \rhd_data_out[7]_i_14_n_0\
    );
\rhd_data_out[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(7),
      I1 => result_DDR_B2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_B2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_B1(7),
      O => \rhd_data_out[7]_i_15_n_0\
    );
\rhd_data_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[7]_i_6_n_0\,
      I1 => \rhd_data_out_reg[7]_i_7_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[7]_i_8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[7]_i_9_n_0\,
      O => \rhd_data_out[7]_i_3_n_0\
    );
\rhd_data_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(7),
      I1 => result_DDR_G2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_G2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I5 => result_DDR_G1(7),
      O => \rhd_data_out[7]_i_4_n_0\
    );
\rhd_data_out[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_H2(7),
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => result_H2(7),
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => result_DDR_H1(7),
      O => \rhd_data_out[7]_i_5_n_0\
    );
\rhd_data_out[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[7]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \rhd_data_out[11]_i_16_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => \rhd_data_out[7]_i_9_n_0\
    );
\rhd_data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[8]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[8]_i_3_n_0\,
      I5 => main_state(6),
      O => rhd_data_out(8)
    );
\rhd_data_out[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(8),
      I1 => result_DDR_E2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_E2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_E1(8),
      O => \rhd_data_out[8]_i_10_n_0\
    );
\rhd_data_out[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(8),
      I1 => result_DDR_F2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_F2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_F1(8),
      O => \rhd_data_out[8]_i_11_n_0\
    );
\rhd_data_out[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(8),
      I1 => result_DDR_C2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_C2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_C1(8),
      O => \rhd_data_out[8]_i_12_n_0\
    );
\rhd_data_out[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(8),
      I1 => result_DDR_D2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_D2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_D1(8),
      O => \rhd_data_out[8]_i_13_n_0\
    );
\rhd_data_out[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(8),
      I1 => result_DDR_A2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_A2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_A1(8),
      O => \rhd_data_out[8]_i_14_n_0\
    );
\rhd_data_out[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(8),
      I1 => result_DDR_B2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_B2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_B1(8),
      O => \rhd_data_out[8]_i_15_n_0\
    );
\rhd_data_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[8]_i_6_n_0\,
      I1 => \rhd_data_out_reg[8]_i_7_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[8]_i_8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[8]_i_9_n_0\,
      O => \rhd_data_out[8]_i_3_n_0\
    );
\rhd_data_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(8),
      I1 => result_DDR_G2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_G2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_G1(8),
      O => \rhd_data_out[8]_i_4_n_0\
    );
\rhd_data_out[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_H2(8),
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => result_H2(8),
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => result_DDR_H1(8),
      O => \rhd_data_out[8]_i_5_n_0\
    );
\rhd_data_out[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I1 => \result_A1_reg_n_0_[8]\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => \rhd_data_out[8]_i_9_n_0\
    );
\rhd_data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004FF0400"
    )
        port map (
      I0 => main_state(4),
      I1 => \rhd_data_out_reg[9]_i_2_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[9]_i_3_n_0\,
      I5 => main_state(6),
      O => rhd_data_out(9)
    );
\rhd_data_out[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(9),
      I1 => result_DDR_E2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_E2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_E1(9),
      O => \rhd_data_out[9]_i_10_n_0\
    );
\rhd_data_out[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(9),
      I1 => result_DDR_F2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_F2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_F1(9),
      O => \rhd_data_out[9]_i_11_n_0\
    );
\rhd_data_out[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(9),
      I1 => result_DDR_C2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_C2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_C1(9),
      O => \rhd_data_out[9]_i_12_n_0\
    );
\rhd_data_out[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(9),
      I1 => result_DDR_D2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_D2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_D1(9),
      O => \rhd_data_out[9]_i_13_n_0\
    );
\rhd_data_out[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(9),
      I1 => result_DDR_A2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_A2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_A1(9),
      O => \rhd_data_out[9]_i_14_n_0\
    );
\rhd_data_out[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(9),
      I1 => result_DDR_B2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_B2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_B1(9),
      O => \rhd_data_out[9]_i_15_n_0\
    );
\rhd_data_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[9]_i_6_n_0\,
      I1 => \rhd_data_out_reg[9]_i_7_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[9]_i_8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \rhd_data_out[9]_i_9_n_0\,
      O => \rhd_data_out[9]_i_3_n_0\
    );
\rhd_data_out[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(9),
      I1 => result_DDR_G2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I3 => result_G2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I5 => result_DDR_G1(9),
      O => \rhd_data_out[9]_i_4_n_0\
    );
\rhd_data_out[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_H2(9),
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => result_H2(9),
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => result_DDR_H1(9),
      O => \rhd_data_out[9]_i_5_n_0\
    );
\rhd_data_out[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I1 => \result_A1_reg_n_0_[9]\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => \rhd_data_out[9]_i_9_n_0\
    );
\rhd_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(0),
      Q => \rhd_data_out_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_4_n_0\,
      I1 => \rhd_data_out[0]_i_5_n_0\,
      O => \rhd_data_out_reg[0]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_10_n_0\,
      I1 => \rhd_data_out[0]_i_11_n_0\,
      O => \rhd_data_out_reg[0]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_12_n_0\,
      I1 => \rhd_data_out[0]_i_13_n_0\,
      O => \rhd_data_out_reg[0]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_14_n_0\,
      I1 => \rhd_data_out[0]_i_15_n_0\,
      O => \rhd_data_out_reg[0]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(10),
      Q => \rhd_data_out_reg_n_0_[10]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_4_n_0\,
      I1 => \rhd_data_out[10]_i_5_n_0\,
      O => \rhd_data_out_reg[10]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_10_n_0\,
      I1 => \rhd_data_out[10]_i_11_n_0\,
      O => \rhd_data_out_reg[10]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_12_n_0\,
      I1 => \rhd_data_out[10]_i_13_n_0\,
      O => \rhd_data_out_reg[10]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_14_n_0\,
      I1 => \rhd_data_out[10]_i_15_n_0\,
      O => \rhd_data_out_reg[10]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(11),
      Q => \rhd_data_out_reg_n_0_[11]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_4_n_0\,
      I1 => \rhd_data_out[11]_i_5_n_0\,
      O => \rhd_data_out_reg[11]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_10_n_0\,
      I1 => \rhd_data_out[11]_i_11_n_0\,
      O => \rhd_data_out_reg[11]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_12_n_0\,
      I1 => \rhd_data_out[11]_i_13_n_0\,
      O => \rhd_data_out_reg[11]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_14_n_0\,
      I1 => \rhd_data_out[11]_i_15_n_0\,
      O => \rhd_data_out_reg[11]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(12),
      Q => \rhd_data_out_reg_n_0_[12]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_4_n_0\,
      I1 => \rhd_data_out[12]_i_5_n_0\,
      O => \rhd_data_out_reg[12]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[12]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_10_n_0\,
      I1 => \rhd_data_out[12]_i_11_n_0\,
      O => \rhd_data_out_reg[12]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_12_n_0\,
      I1 => \rhd_data_out[12]_i_13_n_0\,
      O => \rhd_data_out_reg[12]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[12]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_14_n_0\,
      I1 => \rhd_data_out[12]_i_15_n_0\,
      O => \rhd_data_out_reg[12]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(13),
      Q => \rhd_data_out_reg_n_0_[13]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_4_n_0\,
      I1 => \rhd_data_out[13]_i_5_n_0\,
      O => \rhd_data_out_reg[13]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[13]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_10_n_0\,
      I1 => \rhd_data_out[13]_i_11_n_0\,
      O => \rhd_data_out_reg[13]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_12_n_0\,
      I1 => \rhd_data_out[13]_i_13_n_0\,
      O => \rhd_data_out_reg[13]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[13]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_14_n_0\,
      I1 => \rhd_data_out[13]_i_15_n_0\,
      O => \rhd_data_out_reg[13]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(14),
      Q => \rhd_data_out_reg_n_0_[14]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_4_n_0\,
      I1 => \rhd_data_out[14]_i_5_n_0\,
      O => \rhd_data_out_reg[14]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[14]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_10_n_0\,
      I1 => \rhd_data_out[14]_i_11_n_0\,
      O => \rhd_data_out_reg[14]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_12_n_0\,
      I1 => \rhd_data_out[14]_i_13_n_0\,
      O => \rhd_data_out_reg[14]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[14]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_14_n_0\,
      I1 => \rhd_data_out[14]_i_15_n_0\,
      O => \rhd_data_out_reg[14]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(15),
      Q => \rhd_data_out_reg_n_0_[15]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_4_n_0\,
      I1 => \rhd_data_out[15]_i_5_n_0\,
      O => \rhd_data_out_reg[15]_i_2_n_0\,
      S => main_state(2)
    );
\rhd_data_out_reg[15]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_10_n_0\,
      I1 => \rhd_data_out[15]_i_11_n_0\,
      O => \rhd_data_out_reg[15]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_12_n_0\,
      I1 => \rhd_data_out[15]_i_13_n_0\,
      O => \rhd_data_out_reg[15]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[15]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_14_n_0\,
      I1 => \rhd_data_out[15]_i_15_n_0\,
      O => \rhd_data_out_reg[15]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(1),
      Q => \rhd_data_out_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_4_n_0\,
      I1 => \rhd_data_out[1]_i_5_n_0\,
      O => \rhd_data_out_reg[1]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_10_n_0\,
      I1 => \rhd_data_out[1]_i_11_n_0\,
      O => \rhd_data_out_reg[1]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_12_n_0\,
      I1 => \rhd_data_out[1]_i_13_n_0\,
      O => \rhd_data_out_reg[1]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_14_n_0\,
      I1 => \rhd_data_out[1]_i_15_n_0\,
      O => \rhd_data_out_reg[1]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(2),
      Q => \rhd_data_out_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_4_n_0\,
      I1 => \rhd_data_out[2]_i_5_n_0\,
      O => \rhd_data_out_reg[2]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_10_n_0\,
      I1 => \rhd_data_out[2]_i_11_n_0\,
      O => \rhd_data_out_reg[2]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_12_n_0\,
      I1 => \rhd_data_out[2]_i_13_n_0\,
      O => \rhd_data_out_reg[2]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_14_n_0\,
      I1 => \rhd_data_out[2]_i_15_n_0\,
      O => \rhd_data_out_reg[2]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(3),
      Q => \rhd_data_out_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_4_n_0\,
      I1 => \rhd_data_out[3]_i_5_n_0\,
      O => \rhd_data_out_reg[3]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_10_n_0\,
      I1 => \rhd_data_out[3]_i_11_n_0\,
      O => \rhd_data_out_reg[3]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_12_n_0\,
      I1 => \rhd_data_out[3]_i_13_n_0\,
      O => \rhd_data_out_reg[3]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_14_n_0\,
      I1 => \rhd_data_out[3]_i_15_n_0\,
      O => \rhd_data_out_reg[3]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(4),
      Q => \rhd_data_out_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_4_n_0\,
      I1 => \rhd_data_out[4]_i_5_n_0\,
      O => \rhd_data_out_reg[4]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_10_n_0\,
      I1 => \rhd_data_out[4]_i_11_n_0\,
      O => \rhd_data_out_reg[4]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_12_n_0\,
      I1 => \rhd_data_out[4]_i_13_n_0\,
      O => \rhd_data_out_reg[4]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_14_n_0\,
      I1 => \rhd_data_out[4]_i_15_n_0\,
      O => \rhd_data_out_reg[4]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(5),
      Q => \rhd_data_out_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_4_n_0\,
      I1 => \rhd_data_out[5]_i_5_n_0\,
      O => \rhd_data_out_reg[5]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_10_n_0\,
      I1 => \rhd_data_out[5]_i_11_n_0\,
      O => \rhd_data_out_reg[5]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_12_n_0\,
      I1 => \rhd_data_out[5]_i_13_n_0\,
      O => \rhd_data_out_reg[5]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_14_n_0\,
      I1 => \rhd_data_out[5]_i_15_n_0\,
      O => \rhd_data_out_reg[5]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(6),
      Q => \rhd_data_out_reg_n_0_[6]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_4_n_0\,
      I1 => \rhd_data_out[6]_i_5_n_0\,
      O => \rhd_data_out_reg[6]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_10_n_0\,
      I1 => \rhd_data_out[6]_i_11_n_0\,
      O => \rhd_data_out_reg[6]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_12_n_0\,
      I1 => \rhd_data_out[6]_i_13_n_0\,
      O => \rhd_data_out_reg[6]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_14_n_0\,
      I1 => \rhd_data_out[6]_i_15_n_0\,
      O => \rhd_data_out_reg[6]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(7),
      Q => \rhd_data_out_reg_n_0_[7]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_4_n_0\,
      I1 => \rhd_data_out[7]_i_5_n_0\,
      O => \rhd_data_out_reg[7]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_10_n_0\,
      I1 => \rhd_data_out[7]_i_11_n_0\,
      O => \rhd_data_out_reg[7]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_12_n_0\,
      I1 => \rhd_data_out[7]_i_13_n_0\,
      O => \rhd_data_out_reg[7]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_14_n_0\,
      I1 => \rhd_data_out[7]_i_15_n_0\,
      O => \rhd_data_out_reg[7]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(8),
      Q => \rhd_data_out_reg_n_0_[8]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_4_n_0\,
      I1 => \rhd_data_out[8]_i_5_n_0\,
      O => \rhd_data_out_reg[8]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_10_n_0\,
      I1 => \rhd_data_out[8]_i_11_n_0\,
      O => \rhd_data_out_reg[8]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_12_n_0\,
      I1 => \rhd_data_out[8]_i_13_n_0\,
      O => \rhd_data_out_reg[8]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_14_n_0\,
      I1 => \rhd_data_out[8]_i_15_n_0\,
      O => \rhd_data_out_reg[8]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(9),
      Q => \rhd_data_out_reg_n_0_[9]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_4_n_0\,
      I1 => \rhd_data_out[9]_i_5_n_0\,
      O => \rhd_data_out_reg[9]_i_2_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_10_n_0\,
      I1 => \rhd_data_out[9]_i_11_n_0\,
      O => \rhd_data_out_reg[9]_i_6_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_12_n_0\,
      I1 => \rhd_data_out[9]_i_13_n_0\,
      O => \rhd_data_out_reg[9]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
\rhd_data_out_reg[9]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_14_n_0\,
      I1 => \rhd_data_out[9]_i_15_n_0\,
      O => \rhd_data_out_reg[9]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__2_n_0\
    );
rhd_valid_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFFEA"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_4_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I4 => rhd_valid_out_i_4_n_0,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => rhd_valid_out_i_2_n_0
    );
rhd_valid_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001555"
    )
        port map (
      I0 => main_state(4),
      I1 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => rhd_valid_out_i_3_n_0
    );
rhd_valid_out_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[3]\,
      I2 => \channel_reg_n_0_[5]\,
      I3 => \channel_reg_n_0_[1]\,
      I4 => \channel_reg_n_0_[0]\,
      I5 => \channel_reg_n_0_[2]\,
      O => rhd_valid_out_i_4_n_0
    );
rhd_valid_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_valid_out,
      Q => rhd_valid_out_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
rhd_valid_out_reg_i_1: unisim.vcomponents.MUXF7
     port map (
      I0 => rhd_valid_out_i_2_n_0,
      I1 => rhd_valid_out_i_3_n_0,
      O => rhd_valid_out,
      S => main_state(5)
    );
\timestamp[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => main_state(0),
      I1 => \timestamp__0\(0),
      I2 => flag_lastBatch,
      O => timestamp(0)
    );
\timestamp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => main_state(0),
      I1 => flag_lastBatch,
      I2 => \timestamp[10]_i_2_n_0\,
      I3 => \timestamp__0\(10),
      O => timestamp(10)
    );
\timestamp[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \timestamp__0\(9),
      I1 => \timestamp__0\(7),
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => \timestamp__0\(6),
      I4 => \timestamp__0\(8),
      O => \timestamp[10]_i_2_n_0\
    );
\timestamp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => main_state(0),
      I1 => flag_lastBatch,
      I2 => \timestamp[13]_i_2_n_0\,
      I3 => \timestamp__0\(11),
      O => timestamp(11)
    );
\timestamp[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => main_state(0),
      I1 => flag_lastBatch,
      I2 => \timestamp[13]_i_2_n_0\,
      I3 => \timestamp__0\(11),
      I4 => \timestamp__0\(12),
      O => timestamp(12)
    );
\timestamp[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => main_state(0),
      I1 => flag_lastBatch,
      I2 => \timestamp__0\(11),
      I3 => \timestamp[13]_i_2_n_0\,
      I4 => \timestamp__0\(12),
      I5 => \timestamp__0\(13),
      O => timestamp(13)
    );
\timestamp[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \timestamp__0\(10),
      I1 => \timestamp__0\(8),
      I2 => \timestamp__0\(6),
      I3 => \timestamp[8]_i_2_n_0\,
      I4 => \timestamp__0\(7),
      I5 => \timestamp__0\(9),
      O => \timestamp[13]_i_2_n_0\
    );
\timestamp[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => main_state(0),
      I1 => flag_lastBatch,
      I2 => \timestamp[15]_i_4_n_0\,
      I3 => \timestamp__0\(14),
      O => timestamp(14)
    );
\timestamp[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055040004"
    )
        port map (
      I0 => main_state(6),
      I1 => CS_b_i_4_n_0,
      I2 => main_state(4),
      I3 => \timestamp[15]_i_3_n_0\,
      I4 => CS_b_i_2_n_0,
      I5 => main_state(5),
      O => \timestamp[15]_i_1_n_0\
    );
\timestamp[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => main_state(0),
      I1 => flag_lastBatch,
      I2 => \timestamp[15]_i_4_n_0\,
      I3 => \timestamp__0\(14),
      I4 => \timestamp__0\(15),
      O => timestamp(15)
    );
\timestamp[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \channel_reg_n_0_[5]\,
      I1 => \channel_reg_n_0_[4]\,
      I2 => \channel_reg_n_0_[2]\,
      I3 => \channel_reg_n_0_[3]\,
      I4 => \channel_reg_n_0_[1]\,
      I5 => \channel_reg_n_0_[0]\,
      O => \timestamp[15]_i_3_n_0\
    );
\timestamp[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timestamp__0\(13),
      I1 => \timestamp__0\(11),
      I2 => \timestamp[13]_i_2_n_0\,
      I3 => \timestamp__0\(12),
      O => \timestamp[15]_i_4_n_0\
    );
\timestamp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => main_state(0),
      I1 => flag_lastBatch,
      I2 => \timestamp__0\(0),
      I3 => \timestamp__0\(1),
      O => timestamp(1)
    );
\timestamp[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => main_state(0),
      I1 => flag_lastBatch,
      I2 => \timestamp__0\(0),
      I3 => \timestamp__0\(1),
      I4 => \timestamp__0\(2),
      O => timestamp(2)
    );
\timestamp[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => main_state(0),
      I1 => flag_lastBatch,
      I2 => \timestamp__0\(1),
      I3 => \timestamp__0\(0),
      I4 => \timestamp__0\(2),
      I5 => \timestamp__0\(3),
      O => timestamp(3)
    );
\timestamp[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => main_state(0),
      I1 => flag_lastBatch,
      I2 => \timestamp[4]_i_2_n_0\,
      I3 => \timestamp__0\(4),
      O => timestamp(4)
    );
\timestamp[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timestamp__0\(3),
      I1 => \timestamp__0\(1),
      I2 => \timestamp__0\(0),
      I3 => \timestamp__0\(2),
      O => \timestamp[4]_i_2_n_0\
    );
\timestamp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => main_state(0),
      I1 => flag_lastBatch,
      I2 => \timestamp[5]_i_2_n_0\,
      I3 => \timestamp__0\(5),
      O => timestamp(5)
    );
\timestamp[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \timestamp__0\(4),
      I1 => \timestamp__0\(2),
      I2 => \timestamp__0\(0),
      I3 => \timestamp__0\(1),
      I4 => \timestamp__0\(3),
      O => \timestamp[5]_i_2_n_0\
    );
\timestamp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => main_state(0),
      I1 => flag_lastBatch,
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => \timestamp__0\(6),
      O => timestamp(6)
    );
\timestamp[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => main_state(0),
      I1 => flag_lastBatch,
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => \timestamp__0\(6),
      I4 => \timestamp__0\(7),
      O => timestamp(7)
    );
\timestamp[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => main_state(0),
      I1 => flag_lastBatch,
      I2 => \timestamp__0\(6),
      I3 => \timestamp[8]_i_2_n_0\,
      I4 => \timestamp__0\(7),
      I5 => \timestamp__0\(8),
      O => timestamp(8)
    );
\timestamp[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \timestamp__0\(5),
      I1 => \timestamp__0\(3),
      I2 => \timestamp__0\(1),
      I3 => \timestamp__0\(0),
      I4 => \timestamp__0\(2),
      I5 => \timestamp__0\(4),
      O => \timestamp[8]_i_2_n_0\
    );
\timestamp[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => main_state(0),
      I1 => flag_lastBatch,
      I2 => \timestamp[9]_i_2_n_0\,
      I3 => \timestamp__0\(9),
      O => timestamp(9)
    );
\timestamp[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timestamp__0\(8),
      I1 => \timestamp__0\(6),
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => \timestamp__0\(7),
      O => \timestamp[9]_i_2_n_0\
    );
\timestamp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(0),
      Q => \timestamp__0\(0),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(10),
      Q => \timestamp__0\(10),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(11),
      Q => \timestamp__0\(11),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(12),
      Q => \timestamp__0\(12),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(13),
      Q => \timestamp__0\(13),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(14),
      Q => \timestamp__0\(14),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(15),
      Q => \timestamp__0\(15),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(1),
      Q => \timestamp__0\(1),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(2),
      Q => \timestamp__0\(2),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(3),
      Q => \timestamp__0\(3),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(4),
      Q => \timestamp__0\(4),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(5),
      Q => \timestamp__0\(5),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(6),
      Q => \timestamp__0\(6),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(7),
      Q => \timestamp__0\(7),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(8),
      Q => \timestamp__0\(8),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(9),
      Q => \timestamp__0\(9),
      R => \^s00_axi_aresetn_0\
    );
\tlast_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[0]\,
      I1 => tlast_flag_bit,
      O => \tlast_cnt[0]_i_1_n_0\
    );
\tlast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[1]\,
      I1 => \tlast_cnt_reg_n_0_[0]\,
      I2 => tlast_flag_bit,
      O => \tlast_cnt[1]_i_1_n_0\
    );
\tlast_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[2]\,
      I1 => \tlast_cnt_reg_n_0_[1]\,
      I2 => \tlast_cnt_reg_n_0_[0]\,
      I3 => tlast_flag_bit,
      O => \tlast_cnt[2]_i_1_n_0\
    );
\tlast_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => tlast_flag_bit,
      I1 => valid_fifo_out,
      I2 => flag_lastchannel_250M,
      O => \tlast_cnt[3]_i_1_n_0\
    );
\tlast_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[2]\,
      I1 => \tlast_cnt_reg_n_0_[0]\,
      I2 => \tlast_cnt_reg_n_0_[1]\,
      I3 => tlast_flag_bit,
      O => \tlast_cnt[3]_i_2_n_0\
    );
\tlast_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[3]_i_1_n_0\,
      D => \tlast_cnt[0]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[0]\,
      R => clear
    );
\tlast_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[3]_i_1_n_0\,
      D => \tlast_cnt[1]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[1]\,
      R => clear
    );
\tlast_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[3]_i_1_n_0\,
      D => \tlast_cnt[2]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[2]\,
      R => clear
    );
\tlast_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[3]_i_1_n_0\,
      D => \tlast_cnt[3]_i_2_n_0\,
      Q => tlast_flag_bit,
      R => clear
    );
xpm_cdc_1bit_inst_1: entity work.\rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\
     port map (
      dest_clk => M_AXIS_ACLK,
      dest_out(0) => \^fifo_rstn\,
      src_clk => s00_axi_aclk,
      src_in(0) => SPI_running_reg_n_0
    );
xpm_cdc_1bit_inst_2: entity work.\rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\
     port map (
      dest_clk => M_AXIS_ACLK,
      dest_out(0) => flag_lastBatch_250M,
      src_clk => s00_axi_aclk,
      src_in(0) => flag_lastBatch
    );
xpm_cdc_1bit_inst_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => xpm_cdc_1bit_inst_2_i_2_n_0,
      I1 => xpm_cdc_1bit_inst_2_i_3_n_0,
      I2 => xpm_cdc_1bit_inst_2_i_4_n_0,
      I3 => xpm_cdc_1bit_inst_2_i_5_n_0,
      I4 => xpm_cdc_1bit_inst_2_i_6_n_0,
      I5 => xpm_cdc_1bit_inst_2_i_7_n_0,
      O => flag_lastBatch
    );
xpm_cdc_1bit_inst_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(12),
      I1 => xpm_cdc_1bit_inst_2_i_1_0(12),
      I2 => xpm_cdc_1bit_inst_2_i_1_0(14),
      I3 => \timestamp__0\(14),
      I4 => xpm_cdc_1bit_inst_2_i_1_0(13),
      I5 => \timestamp__0\(13),
      O => xpm_cdc_1bit_inst_2_i_2_n_0
    );
xpm_cdc_1bit_inst_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(3),
      I1 => xpm_cdc_1bit_inst_2_i_1_0(3),
      I2 => xpm_cdc_1bit_inst_2_i_1_0(5),
      I3 => \timestamp__0\(5),
      I4 => xpm_cdc_1bit_inst_2_i_1_0(4),
      I5 => \timestamp__0\(4),
      O => xpm_cdc_1bit_inst_2_i_3_n_0
    );
xpm_cdc_1bit_inst_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(0),
      I1 => xpm_cdc_1bit_inst_2_i_1_0(0),
      I2 => xpm_cdc_1bit_inst_2_i_1_0(2),
      I3 => \timestamp__0\(2),
      I4 => xpm_cdc_1bit_inst_2_i_1_0(1),
      I5 => \timestamp__0\(1),
      O => xpm_cdc_1bit_inst_2_i_4_n_0
    );
xpm_cdc_1bit_inst_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(9),
      I1 => xpm_cdc_1bit_inst_2_i_1_0(9),
      I2 => xpm_cdc_1bit_inst_2_i_1_0(11),
      I3 => \timestamp__0\(11),
      I4 => xpm_cdc_1bit_inst_2_i_1_0(10),
      I5 => \timestamp__0\(10),
      O => xpm_cdc_1bit_inst_2_i_5_n_0
    );
xpm_cdc_1bit_inst_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(6),
      I1 => xpm_cdc_1bit_inst_2_i_1_0(6),
      I2 => xpm_cdc_1bit_inst_2_i_1_0(8),
      I3 => \timestamp__0\(8),
      I4 => xpm_cdc_1bit_inst_2_i_1_0(7),
      I5 => \timestamp__0\(7),
      O => xpm_cdc_1bit_inst_2_i_6_n_0
    );
xpm_cdc_1bit_inst_2_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xpm_cdc_1bit_inst_2_i_1_0(15),
      I1 => \timestamp__0\(15),
      O => xpm_cdc_1bit_inst_2_i_7_n_0
    );
xpm_cdc_5bit_inst_3: entity work.rhd_axi_tb_rhd_axi_0_0_xpm_cdc_1bit
     port map (
      dest_clk => M_AXIS_ACLK,
      dest_out(0) => flag_lastchannel_250M,
      src_clk => s00_axi_aclk,
      src_in(0) => flag_lastchannel
    );
xpm_cdc_5bit_inst_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \channel_reg_n_0_[4]\,
      I1 => \channel_reg_n_0_[2]\,
      I2 => \channel_reg_n_0_[3]\,
      I3 => \channel_reg_n_0_[0]\,
      I4 => \channel_reg_n_0_[1]\,
      I5 => \channel_reg_n_0_[5]\,
      O => flag_lastchannel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_rhd_S00_AXI is
  port (
    FIFO_rstn : out STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    MOSI2 : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    MISO2_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_rhd_S00_AXI : entity is "rhd_S00_AXI";
end rhd_axi_tb_rhd_axi_0_0_rhd_S00_AXI;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_rhd_S00_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rhd_n_1 : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal slv_reg0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0__0\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2__0\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal slv_reg3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \slv_reg3__0\ : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal slv_reg_rden : STD_LOGIC;
  signal slv_reg_wren : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \slv_reg3[31]_i_2\ : label is "soft_lutpair244";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^s_axi_awready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => rhd_n_1
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => axi_araddr(2),
      R => rhd_n_1
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => axi_araddr(3),
      R => rhd_n_1
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => rhd_n_1
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => p_0_in(0),
      R => rhd_n_1
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => p_0_in(1),
      R => rhd_n_1
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^s_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => rhd_n_1
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_awready\,
      I3 => \^s_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => rhd_n_1
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => slv_reg0(0),
      I2 => slv_reg3(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(10),
      I1 => \slv_reg0__0\(10),
      I2 => \slv_reg3__0\(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(11),
      I1 => \slv_reg0__0\(11),
      I2 => \slv_reg3__0\(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(12),
      I1 => \slv_reg0__0\(12),
      I2 => \slv_reg3__0\(12),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(13),
      I1 => \slv_reg0__0\(13),
      I2 => \slv_reg3__0\(13),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(14),
      I1 => \slv_reg0__0\(14),
      I2 => \slv_reg3__0\(14),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(15),
      I1 => \slv_reg0__0\(15),
      I2 => \slv_reg3__0\(15),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(16),
      I1 => \slv_reg0__0\(16),
      I2 => \slv_reg3__0\(16),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(17),
      I1 => \slv_reg0__0\(17),
      I2 => \slv_reg3__0\(17),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(18),
      I1 => \slv_reg0__0\(18),
      I2 => \slv_reg3__0\(18),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(19),
      I1 => \slv_reg0__0\(19),
      I2 => \slv_reg3__0\(19),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(1),
      I1 => slv_reg0(1),
      I2 => slv_reg3(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(20),
      I1 => \slv_reg0__0\(20),
      I2 => \slv_reg3__0\(20),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(21),
      I1 => \slv_reg0__0\(21),
      I2 => \slv_reg3__0\(21),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(22),
      I1 => \slv_reg0__0\(22),
      I2 => \slv_reg3__0\(22),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(23),
      I1 => \slv_reg0__0\(23),
      I2 => \slv_reg3__0\(23),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(24),
      I1 => \slv_reg0__0\(24),
      I2 => \slv_reg3__0\(24),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(25),
      I1 => \slv_reg0__0\(25),
      I2 => \slv_reg3__0\(25),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(26),
      I1 => \slv_reg0__0\(26),
      I2 => \slv_reg3__0\(26),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(27),
      I1 => \slv_reg0__0\(27),
      I2 => \slv_reg3__0\(27),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(28),
      I1 => \slv_reg0__0\(28),
      I2 => \slv_reg3__0\(28),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(29),
      I1 => \slv_reg0__0\(29),
      I2 => \slv_reg3__0\(29),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(29),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(2),
      I1 => slv_reg0(2),
      I2 => slv_reg3(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(30),
      I1 => \slv_reg0__0\(30),
      I2 => \slv_reg3__0\(30),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^s_axi_arready\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(31),
      I1 => \slv_reg0__0\(31),
      I2 => \slv_reg3__0\(31),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(31),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(3),
      I1 => slv_reg0(3),
      I2 => slv_reg3(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(4),
      I1 => \slv_reg0__0\(4),
      I2 => slv_reg3(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(5),
      I1 => \slv_reg0__0\(5),
      I2 => slv_reg3(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(6),
      I1 => \slv_reg0__0\(6),
      I2 => slv_reg3(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(7),
      I1 => \slv_reg0__0\(7),
      I2 => slv_reg3(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(8),
      I1 => \slv_reg0__0\(8),
      I2 => slv_reg3(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(9),
      I1 => \slv_reg0__0\(9),
      I2 => slv_reg3(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => rhd_n_1
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => rhd_n_1
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => rhd_n_1
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => rhd_n_1
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => rhd_n_1
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => rhd_n_1
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => rhd_n_1
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => rhd_n_1
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => rhd_n_1
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => rhd_n_1
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => rhd_n_1
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => rhd_n_1
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => rhd_n_1
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => rhd_n_1
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => rhd_n_1
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => rhd_n_1
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => rhd_n_1
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => rhd_n_1
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => rhd_n_1
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => rhd_n_1
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => rhd_n_1
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => rhd_n_1
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => rhd_n_1
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => rhd_n_1
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => rhd_n_1
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => rhd_n_1
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => rhd_n_1
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => rhd_n_1
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => rhd_n_1
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => rhd_n_1
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => rhd_n_1
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => rhd_n_1
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => rhd_n_1
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s_axi_wready\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => rhd_n_1
    );
rhd: entity work.rhd_axi_tb_rhd_axi_0_0_rhd
     port map (
      CS_b => CS_b,
      FIFO_rstn => FIFO_rstn,
      MISO1_A => MISO1_A,
      MISO1_B => MISO1_B,
      MISO1_C => MISO1_C,
      MISO1_D => MISO1_D,
      MISO1_E => MISO1_E,
      MISO1_F => MISO1_F,
      MISO1_G => MISO1_G,
      MISO1_H => MISO1_H,
      MISO2_A => MISO2_A,
      MISO2_B => MISO2_B,
      MISO2_C => MISO2_C,
      MISO2_D => MISO2_D,
      MISO2_E => MISO2_E,
      MISO2_F => MISO2_F,
      MISO2_G => MISO2_G,
      MISO2_H => MISO2_H,
      MOSI2 => MOSI2,
      M_AXIS_ACLK => M_AXIS_ACLK,
      M_AXIS_ARESETN => M_AXIS_ARESETN,
      M_AXIS_tdata(63 downto 0) => M_AXIS_tdata(63 downto 0),
      M_AXIS_tlast => M_AXIS_tlast,
      M_AXIS_tready => M_AXIS_tready,
      M_AXIS_tvalid => M_AXIS_tvalid,
      Q(3 downto 0) => slv_reg0(3 downto 0),
      SCLK => SCLK,
      \ZCheck_cmd_1_reg[4]_0\(9 downto 0) => slv_reg3(9 downto 0),
      \result_DDR_H2_reg[15]_0\(31 downto 0) => slv_reg1(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => rhd_n_1,
      xpm_cdc_1bit_inst_2_i_1_0(15 downto 0) => slv_reg2(15 downto 0)
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => rhd_n_1
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg0__0\(10),
      R => rhd_n_1
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg0__0\(11),
      R => rhd_n_1
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0__0\(12),
      R => rhd_n_1
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0__0\(13),
      R => rhd_n_1
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0__0\(14),
      R => rhd_n_1
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0__0\(15),
      R => rhd_n_1
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0__0\(16),
      R => rhd_n_1
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0__0\(17),
      R => rhd_n_1
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg0__0\(18),
      R => rhd_n_1
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg0__0\(19),
      R => rhd_n_1
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => rhd_n_1
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg0__0\(20),
      R => rhd_n_1
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg0__0\(21),
      R => rhd_n_1
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg0__0\(22),
      R => rhd_n_1
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg0__0\(23),
      R => rhd_n_1
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg0__0\(24),
      R => rhd_n_1
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg0__0\(25),
      R => rhd_n_1
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg0__0\(26),
      R => rhd_n_1
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg0__0\(27),
      R => rhd_n_1
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg0__0\(28),
      R => rhd_n_1
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg0__0\(29),
      R => rhd_n_1
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => rhd_n_1
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg0__0\(30),
      R => rhd_n_1
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg0__0\(31),
      R => rhd_n_1
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => rhd_n_1
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg0__0\(4),
      R => rhd_n_1
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg0__0\(5),
      R => rhd_n_1
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg0__0\(6),
      R => rhd_n_1
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg0__0\(7),
      R => rhd_n_1
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg0__0\(8),
      R => rhd_n_1
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg0__0\(9),
      R => rhd_n_1
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => rhd_n_1
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => rhd_n_1
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => rhd_n_1
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => rhd_n_1
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => rhd_n_1
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => rhd_n_1
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => rhd_n_1
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => rhd_n_1
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => rhd_n_1
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => rhd_n_1
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => rhd_n_1
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => rhd_n_1
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => rhd_n_1
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => rhd_n_1
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => rhd_n_1
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => rhd_n_1
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => rhd_n_1
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => rhd_n_1
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => rhd_n_1
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => rhd_n_1
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => rhd_n_1
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => rhd_n_1
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => rhd_n_1
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => rhd_n_1
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => rhd_n_1
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => rhd_n_1
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => rhd_n_1
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => rhd_n_1
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => rhd_n_1
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => rhd_n_1
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => rhd_n_1
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => rhd_n_1
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => rhd_n_1
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => rhd_n_1
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => rhd_n_1
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => rhd_n_1
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => rhd_n_1
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => rhd_n_1
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => rhd_n_1
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg2__0\(16),
      R => rhd_n_1
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg2__0\(17),
      R => rhd_n_1
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg2__0\(18),
      R => rhd_n_1
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg2__0\(19),
      R => rhd_n_1
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => rhd_n_1
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg2__0\(20),
      R => rhd_n_1
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg2__0\(21),
      R => rhd_n_1
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg2__0\(22),
      R => rhd_n_1
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg2__0\(23),
      R => rhd_n_1
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg2__0\(24),
      R => rhd_n_1
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg2__0\(25),
      R => rhd_n_1
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg2__0\(26),
      R => rhd_n_1
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg2__0\(27),
      R => rhd_n_1
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg2__0\(28),
      R => rhd_n_1
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg2__0\(29),
      R => rhd_n_1
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => rhd_n_1
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg2__0\(30),
      R => rhd_n_1
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg2__0\(31),
      R => rhd_n_1
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => rhd_n_1
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => rhd_n_1
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => rhd_n_1
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => rhd_n_1
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => rhd_n_1
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => rhd_n_1
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => rhd_n_1
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(9)
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(23)
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(31)
    );
\slv_reg3[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => \^s_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => slv_reg_wren
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => p_1_in(7)
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => rhd_n_1
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(10),
      Q => \slv_reg3__0\(10),
      R => rhd_n_1
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(11),
      Q => \slv_reg3__0\(11),
      R => rhd_n_1
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(12),
      Q => \slv_reg3__0\(12),
      R => rhd_n_1
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(13),
      Q => \slv_reg3__0\(13),
      R => rhd_n_1
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(14),
      Q => \slv_reg3__0\(14),
      R => rhd_n_1
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(15),
      Q => \slv_reg3__0\(15),
      R => rhd_n_1
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => \slv_reg3__0\(16),
      R => rhd_n_1
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => \slv_reg3__0\(17),
      R => rhd_n_1
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => \slv_reg3__0\(18),
      R => rhd_n_1
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => \slv_reg3__0\(19),
      R => rhd_n_1
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => rhd_n_1
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => \slv_reg3__0\(20),
      R => rhd_n_1
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => \slv_reg3__0\(21),
      R => rhd_n_1
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => \slv_reg3__0\(22),
      R => rhd_n_1
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => \slv_reg3__0\(23),
      R => rhd_n_1
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => \slv_reg3__0\(24),
      R => rhd_n_1
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => \slv_reg3__0\(25),
      R => rhd_n_1
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => \slv_reg3__0\(26),
      R => rhd_n_1
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => \slv_reg3__0\(27),
      R => rhd_n_1
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => \slv_reg3__0\(28),
      R => rhd_n_1
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => \slv_reg3__0\(29),
      R => rhd_n_1
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => rhd_n_1
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => \slv_reg3__0\(30),
      R => rhd_n_1
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => \slv_reg3__0\(31),
      R => rhd_n_1
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => rhd_n_1
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => rhd_n_1
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => rhd_n_1
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => rhd_n_1
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => rhd_n_1
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => rhd_n_1
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => rhd_n_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0_rhd_axi is
  port (
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    MOSI1 : out STD_LOGIC;
    MOSI2 : out STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    irq1 : in STD_LOGIC;
    FIFO_rstn : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC
  );
  attribute C_S00_AXI_ADDR_WIDTH : integer;
  attribute C_S00_AXI_ADDR_WIDTH of rhd_axi_tb_rhd_axi_0_0_rhd_axi : entity is 5;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of rhd_axi_tb_rhd_axi_0_0_rhd_axi : entity is 32;
  attribute MAX_PACKET_NBIT : integer;
  attribute MAX_PACKET_NBIT of rhd_axi_tb_rhd_axi_0_0_rhd_axi : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of rhd_axi_tb_rhd_axi_0_0_rhd_axi : entity is "rhd_axi";
  attribute WIDTH_OUT : integer;
  attribute WIDTH_OUT of rhd_axi_tb_rhd_axi_0_0_rhd_axi : entity is 128;
end rhd_axi_tb_rhd_axi_0_0_rhd_axi;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0_rhd_axi is
  signal \<const0>\ : STD_LOGIC;
  signal \^mosi2\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of M_AXIS_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_INFO of M_AXIS_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of M_AXIS_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of M_AXIS_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
begin
  MOSI1 <= \^mosi2\;
  MOSI2 <= \^mosi2\;
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
rhd_S00_AXI: entity work.rhd_axi_tb_rhd_axi_0_0_rhd_S00_AXI
     port map (
      CS_b => CS_b,
      FIFO_rstn => FIFO_rstn,
      MISO1_A => MISO1_A,
      MISO1_B => MISO1_B,
      MISO1_C => MISO1_C,
      MISO1_D => MISO1_D,
      MISO1_E => MISO1_E,
      MISO1_F => MISO1_F,
      MISO1_G => MISO1_G,
      MISO1_H => MISO1_H,
      MISO2_A => MISO2_A,
      MISO2_B => MISO2_B,
      MISO2_C => MISO2_C,
      MISO2_D => MISO2_D,
      MISO2_E => MISO2_E,
      MISO2_F => MISO2_F,
      MISO2_G => MISO2_G,
      MISO2_H => MISO2_H,
      MOSI2 => \^mosi2\,
      M_AXIS_ACLK => M_AXIS_ACLK,
      M_AXIS_ARESETN => M_AXIS_ARESETN,
      M_AXIS_tdata(63 downto 0) => M_AXIS_tdata(63 downto 0),
      M_AXIS_tlast => M_AXIS_tlast,
      M_AXIS_tready => M_AXIS_tready,
      M_AXIS_tvalid => M_AXIS_tvalid,
      SCLK => SCLK,
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rhd_axi_tb_rhd_axi_0_0 is
  port (
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    MOSI1 : out STD_LOGIC;
    MOSI2 : out STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    irq1 : in STD_LOGIC;
    FIFO_rstn : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rhd_axi_tb_rhd_axi_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rhd_axi_tb_rhd_axi_0_0 : entity is "rhd_axi_tb_rhd_axi_0_0,rhd_axi,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of rhd_axi_tb_rhd_axi_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of rhd_axi_tb_rhd_axi_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of rhd_axi_tb_rhd_axi_0_0 : entity is "rhd_axi,Vivado 2023.1";
end rhd_axi_tb_rhd_axi_0_0;

architecture STRUCTURE of rhd_axi_tb_rhd_axi_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_s00_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s00_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S00_AXI_ADDR_WIDTH : integer;
  attribute C_S00_AXI_ADDR_WIDTH of inst : label is 5;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of inst : label is 32;
  attribute MAX_PACKET_NBIT : integer;
  attribute MAX_PACKET_NBIT of inst : label is 16;
  attribute WIDTH_OUT : integer;
  attribute WIDTH_OUT of inst : label is 128;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of FIFO_rstn : signal is "xilinx.com:signal:reset:1.0 FIFO_rstn RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of FIFO_rstn : signal is "XIL_INTERFACENAME FIFO_rstn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_ACLK : signal is "xilinx.com:signal:clock:1.0 M_AXIS_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of M_AXIS_ACLK : signal is "XIL_INTERFACENAME M_AXIS_ACLK, ASSOCIATED_BUSIF M_AXIS, ASSOCIATED_RESET M_AXIS_ARESETN, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rhd_axi_tb_aclk_out, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_ARESETN : signal is "xilinx.com:signal:reset:1.0 M_AXIS_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of M_AXIS_ARESETN : signal is "XIL_INTERFACENAME M_AXIS_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_PARAMETER of M_AXIS_tlast : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN rhd_axi_tb_aclk_out, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of M_AXIS_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s00_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME s00_axi_aclk, ASSOCIATED_BUSIF s00_axi, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rhd_axi_tb_aclk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s00_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME s00_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s00_axi BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s00_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME s00_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rhd_axi_tb_aclk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s00_axi WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi WVALID";
  attribute X_INTERFACE_INFO of M_AXIS_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s00_axi BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s00_axi RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s00_axi RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s00_axi WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s00_axi WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.rhd_axi_tb_rhd_axi_0_0_rhd_axi
     port map (
      CS_b => CS_b,
      FIFO_rstn => FIFO_rstn,
      MISO1_A => MISO1_A,
      MISO1_B => MISO1_B,
      MISO1_C => MISO1_C,
      MISO1_D => MISO1_D,
      MISO1_E => MISO1_E,
      MISO1_F => MISO1_F,
      MISO1_G => MISO1_G,
      MISO1_H => MISO1_H,
      MISO2_A => MISO2_A,
      MISO2_B => MISO2_B,
      MISO2_C => MISO2_C,
      MISO2_D => MISO2_D,
      MISO2_E => MISO2_E,
      MISO2_F => MISO2_F,
      MISO2_G => MISO2_G,
      MISO2_H => MISO2_H,
      MOSI1 => MOSI1,
      MOSI2 => MOSI2,
      M_AXIS_ACLK => M_AXIS_ACLK,
      M_AXIS_ARESETN => M_AXIS_ARESETN,
      M_AXIS_tdata(63 downto 0) => M_AXIS_tdata(63 downto 0),
      M_AXIS_tlast => M_AXIS_tlast,
      M_AXIS_tready => M_AXIS_tready,
      M_AXIS_tvalid => M_AXIS_tvalid,
      SCLK => SCLK,
      irq1 => '0',
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(4) => '0',
      s00_axi_araddr(3 downto 2) => s00_axi_araddr(3 downto 2),
      s00_axi_araddr(1 downto 0) => B"00",
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arprot(2 downto 0) => B"000",
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(4) => '0',
      s00_axi_awaddr(3 downto 2) => s00_axi_awaddr(3 downto 2),
      s00_axi_awaddr(1 downto 0) => B"00",
      s00_axi_awprot(2 downto 0) => B"000",
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bresp(1 downto 0) => NLW_inst_s00_axi_bresp_UNCONNECTED(1 downto 0),
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rresp(1 downto 0) => NLW_inst_s00_axi_rresp_UNCONNECTED(1 downto 0),
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
