<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1728149325" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/system_wrapper.dcp">
  <File Type="PA-TCL" Name="Lab2_Block_Design_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="Lab2_Block_Design_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="Lab2_Block_Design_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="Lab2_Block_Design_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="Lab2_Block_Design_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="Lab2_Block_Design_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="Lab2_Block_Design_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="Lab2_Block_Design_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="Lab2_Block_Design_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab2/Lab2.srcs/sources_1/bd/Lab2_Block_Design/Lab2_Block_Design.bd"/>
        <Attr Name="ImportTime" Val="1728148961"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/Lab2_Block_Design/hdl/Lab2_Block_Design_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab2/Lab2.gen/sources_1/bd/Lab2_Block_Design/hdl/Lab2_Block_Design_wrapper.v"/>
        <Attr Name="ImportTime" Val="1728148127"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../FPGA/ZedBoardLabs/Lab1/system/system.bd">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Lab2_Block_Design_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/Lab3.cntrs/zedboard.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/system_wrapper.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab2/Lab2.srcs/utils_1/imports/synth_1/system_wrapper.dcp"/>
        <Attr Name="ImportTime" Val="1728148124"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2023">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="Lab2_Block_Design_processing_system7_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="Lab2_Block_Design_auto_pc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="Lab2_Block_Design_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Lab2_Block_Design_led_ip_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Lab2_Block_Design_auto_pc_3"/>
  <BlockFileSet Type="BlockSrcs" Name="Lab2_Block_Design_axi_bram_ctrl_0_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Lab2_Block_Design_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Lab2_Block_Design_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="Lab2_Block_Design_axi_bram_ctrl_0_0"/>
</GenRun>
