// Seed: 1646819129
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input supply0 id_2,
    output uwire id_3,
    input tri0 id_4,
    output wire id_5,
    output tri0 id_6,
    input wire id_7,
    input wand id_8,
    output tri id_9
    , id_12,
    output supply0 id_10
);
  id_13(
      .id_0(id_10), .id_1(id_1), .id_2(1)
  );
  wire id_14;
  assign id_14 = id_14;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output wand id_2,
    input supply1 id_3,
    output supply0 id_4,
    output wor id_5,
    output wor id_6
);
  assign id_4 = ~(id_1);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_2,
      id_3,
      id_0,
      id_5,
      id_1,
      id_1,
      id_5,
      id_0
  );
  assign id_2 = id_1;
  assign id_5 = 1;
  assign {1, id_3} = 1'd0;
endmodule
