#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b49c04ad00 .scope module, "simple_circuit2_tb" "simple_circuit2_tb" 2 1;
 .timescale 0 0;
v000001b49bec5a30_0 .var "A", 0 0;
v000001b49bea2970_0 .var "B", 0 0;
v000001b49bea2a10_0 .var "C", 0 0;
v000001b49bea2ab0_0 .net "D", 0 0, L_000001b49bea3210;  1 drivers
S_000001b49bec5760 .scope module, "M1" "simple_circuit2" 2 4, 3 1 0, S_000001b49c04ad00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "D";
L_000001b49bed6790 .functor AND 1, v000001b49bea2970_0, v000001b49bea2a10_0, C4<1>, C4<1>;
L_000001b49bea3210 .functor OR 1, v000001b49bec5a30_0, L_000001b49bed6790, C4<0>, C4<0>;
v000001b49c048730_0 .net "A", 0 0, v000001b49bec5a30_0;  1 drivers
v000001b49c04ae90_0 .net "B", 0 0, v000001b49bea2970_0;  1 drivers
v000001b49c04af30_0 .net "C", 0 0, v000001b49bea2a10_0;  1 drivers
v000001b49bec58f0_0 .net "D", 0 0, L_000001b49bea3210;  alias, 1 drivers
v000001b49bec5990_0 .net "w1", 0 0, L_000001b49bed6790;  1 drivers
    .scope S_000001b49c04ad00;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b49bec5a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b49bea2970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b49bea2a10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b49bec5a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b49bea2970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b49bea2a10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b49bec5a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b49bea2970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b49bea2a10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b49bec5a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b49bea2970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b49bea2a10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b49bec5a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b49bea2970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b49bea2a10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b49bec5a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b49bea2970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b49bea2a10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b49bec5a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b49bea2970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b49bea2a10_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b49bec5a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b49bea2970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b49bea2a10_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001b49c04ad00;
T_1 ;
    %vpi_call 2 39 "$monitor", $time, "A = %b, B = %b, C = %b, D = %b", v000001b49bec5a30_0, v000001b49bea2970_0, v000001b49bea2a10_0, v000001b49bea2ab0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001b49c04ad00;
T_2 ;
    %vpi_call 2 42 "$dumpfile", "s2.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b49c04ad00 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "scirtb2.v";
    "scir2.v";
