{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@89:99@HdlIdDef", "\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMA_LENGTH_ALIGN{1'b1}};\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\nassign request_x_length = up_dma_x_length;\nassign request_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_regmap_request.v@87:97", "reg [1:0] up_transfer_id_eot = 2'b0;\nreg [3:0] up_transfer_done_bitmap = 4'b0;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMA_LENGTH_ALIGN{1'b1}};\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@92:102", "reg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMA_LENGTH_ALIGN{1'b1}};\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\nassign request_x_length = up_dma_x_length;\nassign request_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\nassign request_last = up_dma_last;\n\nalways @(posedge clk) begin\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@88:98", "reg [3:0] up_transfer_done_bitmap = 4'b0;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMA_LENGTH_ALIGN{1'b1}};\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\nassign request_x_length = up_dma_x_length;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@91:101", "reg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMA_LENGTH_ALIGN{1'b1}};\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\nassign request_x_length = up_dma_x_length;\nassign request_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\nassign request_last = up_dma_last;\n\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@93:103", "reg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\n\nassign request_dest_address = up_dma_dest_address;\nassign request_src_address = up_dma_src_address;\nassign request_x_length = up_dma_x_length;\nassign request_sync_transfer_start = SYNC_TRANSFER_START ? 1'b1 : 1'b0;\nassign request_last = up_dma_last;\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@86:96", "reg [1:0] up_transfer_id = 2'b0;\nreg [1:0] up_transfer_id_eot = 2'b0;\nreg [3:0] up_transfer_done_bitmap = 4'b0;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMA_LENGTH_ALIGN{1'b1}};\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\nreg up_dma_last = 1'b1;\n\nassign request_dest_address = up_dma_dest_address;\n"]], "Diff Content": {"Delete": [], "Add": [[94, "reg up_dma_enable_tlen_reporting = 1'b0;\n"], [94, "wire up_tlf_s_ready;\n"], [94, "reg up_tlf_s_valid = 1'b0;\n"], [94, "wire [MEASURED_LENGTH_WIDTH+2-1:0] up_tlf_data;\n"], [94, "wire up_tlf_valid;\n"], [94, "wire up_tlf_rd;\n"], [94, "reg up_partial_length_valid = 1'b0;\n"], [94, "reg [MEASURED_LENGTH_WIDTH-1:0] up_measured_transfer_length = 'h0;\n"], [94, "reg up_clear_tl = 1'b0;\n"], [94, "reg [1:0] up_transfer_id_eot_d = 'h0;\n"], [94, "wire up_bl_partial;\n"]]}}