# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Sources/sources_1/new/ACCES_LAYER.vhd" \
"../../../../Sources/sources_1/new/APPLICATION_LAYER.vhd" \
"../../../../Sources/sources_1/new/DATALINK_LAYER.vhd" \
"../../../../Sources/sources_1/new/DATAREGISTER.vhd" \
"../../../../Sources/sources_1/new/DEBOUNCER.vhd" \
"../../../../Sources/sources_1/new/EDGEDETECT_STATE.vhd" \
"../../../../Sources/sources_1/new/PNGENERATOR.vhd" \
"../../../../Sources/sources_1/new/SEG7DEC.vhd" \
"../../../../Sources/sources_1/new/SEQUENCECONTROLLER.vhd" \
"../../../../Sources/sources_1/new/TRANSMITTER.vhd" \
"../../../../Sources/sources_1/new/UPDOWNCOUNTER.vhd" \
"../../../../Sources/sim_1/new/TB_TRANSMITTER.vhd" \

# Do not sort compile order
nosort
