#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Oct 23 16:55:58 2025
# Process ID         : 10344
# Current directory  : S:/prj/Vivado/hw/scripts
# Command line       : vivado.exe -mode batch -source trd_prj.tcl -tclargs arg1 arg2
# Log file           : S:/prj/Vivado/hw/scripts/vivado.log
# Journal file       : S:/prj/Vivado/hw/scripts\vivado.jou
# Running On         : DESKTOP-S4UD1KI
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i9-10900K CPU @ 3.70GHz
# CPU Frequency      : 3696 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 20
# Host memory        : 51356 MB
# Swap memory        : 3221 MB
# Total Virtual      : 54577 MB
# Available Virtual  : 39248 MB
#-----------------------------------------------------------
source trd_prj.tcl
# set dict_prj  {}
# dict set dict_prj dict_sys prj_name                  {KV260}
# dict set dict_prj dict_sys prj_part                  {xck26-sfvc784-2LV-c}
# dict set dict_prj dict_sys prj_board                 {KV260}
# dict set dict_prj dict_sys bd_name                   top
# dict set dict_prj dict_sys bd_ooc                    None
# dict set dict_prj dict_param  DPU_CLK_MHz            {275}
# dict set dict_prj dict_param  REG_CLK_MHz            {100}
# dict set dict_prj dict_param  DPU_NUM                {1}
# dict set dict_prj dict_param  DPU_ARCH               {4096}
# dict set dict_prj dict_param  DPU_RAM_USAGE          {low}
# dict set dict_prj dict_param  DPU_CHN_AUG_ENA        {1}
# dict set dict_prj dict_param  DPU_SAVE_ARGMAX_ENA    {1}
# dict set dict_prj dict_param  DPU_CONV_RELU_TYPE     {3}
# dict set dict_prj dict_param  DPU_ALU_PARALLEL_USER  {4}
# dict set dict_prj dict_param  DPU_ALU_LEAKYRELU      {0}
# dict set dict_prj dict_param  DPU_SFM_NUM            {0}
# dict set dict_prj dict_param  DPU_SAXICLK_INDPD      {1}
# dict set dict_prj dict_param  DPU_CLK_GATING_ENA     {1}
# dict set dict_prj dict_param  DPU_DSP48_MAX_CASC_LEN {4}
# dict set dict_prj dict_param  DPU_DSP48_USAGE        {high}
# dict set dict_prj dict_param  DPU_URAM_PER_DPU       {50}
# dict set dict_prj dict_sys work_dir                  [file dirname [file normalize [info script]]]
# dict set dict_prj dict_sys tcl_base_dir              [dict get $dict_prj dict_sys work_dir]/base
# source -notrace                                      [dict get $dict_prj dict_sys tcl_base_dir]/trd_bd.tcl
# lib_flow
[ENV] +------------------------+--------------------------+
[ENV] | NAME                   | VALUE                    |
[ENV] +------------------------+--------------------------+
[ENV] | ver_vivado             | 2024.2                   |
[ENV] | ver_date               | 2025.10.23               |
[ENV] | ver_bit                | 3                        |
[ENV] +------------------------+--------------------------+
[ENV] | pwd_dir                | S:/prj/Vivado/hw/scripts |
[ENV] | prj_name               | KV260                    |
[ENV] | prj_part               | xck26-sfvc784-2LV-c      |
[ENV] +------------------------+--------------------------+
[ENV] | bd_ooc                 | None                     |
[ENV] | bd_path                | ./../srcs/top/top.bd     |
[ENV] | ip_ps_base             | ./base                   |
[ENV] +------------------------+--------------------------+
[ENV] | DPU_CLK_MHz            | 275                      |
[ENV] | REG_CLK_MHz            | 100                      |
[ENV] | DPU_NUM                | 1                        |
[ENV] | DPU_ARCH               | 4096                     |
[ENV] | DPU_RAM_USAGE          | low                      |
[ENV] | DPU_CHN_AUG_ENA        | 1                        |
[ENV] | DPU_SAVE_ARGMAX_ENA    | 1                        |
[ENV] | DPU_CONV_RELU_TYPE     | 3                        |
[ENV] | DPU_ALU_PARALLEL_USER  | 4                        |
[ENV] | DPU_ALU_LEAKYRELU      | 0                        |
[ENV] | DPU_SFM_NUM            | 0                        |
[ENV] | DPU_SAXICLK_INDPD      | 1                        |
[ENV] | DPU_CLK_GATING_ENA     | 1                        |
[ENV] | DPU_DSP48_MAX_CASC_LEN | 4                        |
[ENV] | DPU_DSP48_USAGE        | high                     |
[ENV] | DPU_URAM_PER_DPU       | 50                       |
[ENV] | DPU_IP_FOLDER          | dpu                      |
[ENV] | HP_CLK_MHz             | 334                      |
[ENV] | DPU_HP_CC_EN           | 0                        |
[ENV] | DPU_HP_DATA_BW         | 128                      |
[ENV] | DPU_CONV_WP            | 1                        |
[ENV] | CN_STGY                | flat                     |
[ENV] | DPU_TIMESTAMP_ENA      | 1                        |
[ENV] | PIN_CLK_REG            | zynq_ultra_ps_e/pl_clk0  |
[ENV] +------------------------+--------------------------+
[PRJ] The old project has been deleted!
[PRJ] Creating project KV260...
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 620.730 ; gain = 191.684
[PRJ] Successfully created project KV260!
[BLK] Creating block design top...
[BLK] Successfully created block design top!
[BLK] Loading ip repository...
[BLK] Successfully loaded ip repositories in ./../../../..dpu_ip!
[ADD] Adding files...
[ADD] +-------------------------+
[ADD] | constrs_1               |
[ADD] +-------------------------+
[ADD] | ./../constrs/pin.xdc    |
[ADD] | ./../constrs/misc.xdc   |
[ADD] | ./../constrs/timing.xdc |
[ADD] | ./../constrs/debug.xdc  |
[ADD] +-------------------------+
[ADD] Successfully added all files into constrs_1 fileset!
[BLK] Creating hierarchies...
[BLK] Created hierarchy hier_dpu!
[BLK] Created hierarchy hier_dpu/hier_dpu_clk!
[BLK] Created hierarchy hier_dpu/hier_dpu_ghp!
[BLK] Created hierarchy hier_dpu/hier_dpu_irq!
[BLK] Successfully created all hierarchies!
[BLK] Creating ips...
[BLK] Loaded base tcl ./base
[BLK] +-----------------------------------------+---------+
[BLK] | PROPERTY                                | VALUE   |
[BLK] +-----------------------------------------+---------+
[BLK] | PSU__FPGA_PL0_ENABLE                    | 1       |
[BLK] | PSU__CRL_APB__PL0_REF_CTRL__SRCSEL      | IOPLL   |
[BLK] | PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ     | 100     |
[BLK] | PSU__FPGA_PL1_ENABLE                    | 1       |
[BLK] | PSU__CRL_APB__PL1_REF_CTRL__SRCSEL      | RPLL    |
[BLK] | PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ     | 334     |
[BLK] | PSU__FPGA_PL2_ENABLE                    | 0       |
[BLK] | PSU__FPGA_PL3_ENABLE                    | 0       |
[BLK] | PSU__USE__FABRIC__RST                   | 1       |
[BLK] | PSU__NUM_FABRIC_RESETS                  | 1       |
[BLK] | PSU__USE__M_AXI_GP2                     | 1       |
[BLK] | PSU__MAXIGP2__DATA_WIDTH                | 32      |
[BLK] | PSU__USE__S_AXI_GP2                     | 1       |
[BLK] | PSU__SAXIGP2__DATA_WIDTH                | 128     |
[BLK] | PSU__USE__S_AXI_GP3                     | 1       |
[BLK] | PSU__SAXIGP3__DATA_WIDTH                | 128     |
[BLK] | PSU__USE__S_AXI_GP6                     | 1       |
[BLK] | PSU__SAXIGP6__DATA_WIDTH                | 32      |
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
[BLK] +-----------------------------------------+---------+
[BLK] | PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ | 99.990005 |
[BLK] | PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ | 333.300018 |
[BLK] | PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ | 100     |
[BLK] | PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ | 100     |
[BLK] +-----------------------------------------+---------+
[BLK] Successfully Created ip zynq_ultra_ps_e!
[BLK] +-----------------------+-------+
[BLK] | PROPERTY              | VALUE |
[BLK] +-----------------------+-------+
[BLK] | VER_DPU_NUM           | 1     |
[BLK] | ARCH                  | 4096  |
[BLK] | ARCH_IMG_BKGRP        | 2     |
[BLK] | LOAD_AUGM             | 1     |
[BLK] | CONV_RELU_ADDON       | 3     |
[BLK] | ALU_PARALLEL_USER     | 4     |
[BLK] | ALU_LEAKYRELU         | 0     |
[BLK] | CONV_WR_PARALLEL      | 1     |
[BLK] | SFM_ENA               | 0     |
[BLK] | SAVE_ARGMAX_ENA       | 1     |
[BLK] | S_AXI_CLK_INDEPENDENT | 1     |
[BLK] | CLK_GATING_ENA        | 1     |
[BLK] | CONV_DSP_CASC_MAX     | 4     |
[BLK] | CONV_DSP_ACCU_ENA     | 1     |
[BLK] | URAM_N_USER           | 50    |
[BLK] | TIMESTAMP_ENA         | 1     |
[BLK] +-----------------------+-------+
[BLK] Successfully Created ip hier_dpu/DPUCZDX8G!
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1857.133 ; gain = 1028.840
[BLK] +----------------------------+----------------+
[BLK] | PROPERTY                   | VALUE          |
[BLK] +----------------------------+----------------+
[BLK] | RESET_TYPE                 | ACTIVE_LOW     |
[BLK] | USE_LOCKED                 | true           |
[BLK] | USE_RESET                  | true           |
[BLK] | CLK_OUT1_PORT              | clk_dsp        |
[BLK] | CLKOUT1_REQUESTED_OUT_FREQ | 550            |
[BLK] | PRIMITIVE                  | Auto           |
[BLK] | CLKOUT1_DRIVES             | Buffer_with_CE |
[BLK] | CLKOUT1_MATCHED_ROUTING    | true           |
[BLK] | CLKOUT2_USED               | true           |
[BLK] | CLK_OUT2_PORT              | clk_dpu        |
[BLK] | CLKOUT2_REQUESTED_OUT_FREQ | 275            |
[BLK] | CLKOUT2_MATCHED_ROUTING    | true           |
[BLK] +----------------------------+----------------+
[BLK] Successfully Created ip hier_dpu/hier_dpu_clk/dpu_clk_wiz!
[BLK] +----------+-------+
[BLK] | PROPERTY | VALUE |
[BLK] +----------+-------+
[BLK] +----------+-------+
[BLK] Successfully Created ip hier_dpu/hier_dpu_clk/rst_gen_clk!
[BLK] +----------+-------+
[BLK] | PROPERTY | VALUE |
[BLK] +----------+-------+
[BLK] +----------+-------+
[BLK] Successfully Created ip hier_dpu/hier_dpu_clk/rst_gen_clk_dsp!
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconcat:1.0 for the IP type xilinx.com:ip:xlconcat:2.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconcat:2.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
[BLK] +-----------+-------+
[BLK] | PROPERTY  | VALUE |
[BLK] +-----------+-------+
[BLK] | NUM_PORTS | 1     |
[BLK] +-----------+-------+
[BLK] Successfully Created ip hier_dpu/hier_dpu_irq/dpu_concat_irq_inner!
INFO: [BD 5-1043] It is recommended to use inline hdl version xilinx.com:inline_hdl:ilconcat:1.0 for the IP type xilinx.com:ip:xlconcat:2.1 for improved performance and reduced disk space. IPs with VLNV xilinx.com:ip:xlconcat:2.1 may be deprecated in future releases. More information on inline hdl IP is available in UG994 
[BLK] +-----------+-------+
[BLK] | PROPERTY  | VALUE |
[BLK] +-----------+-------+
[BLK] | NUM_PORTS | 1     |
[BLK] +-----------+-------+
[BLK] Successfully Created ip dpu_concat_irq!
[BLK] +----------+-------+
[BLK] | PROPERTY | VALUE |
[BLK] +----------+-------+
[BLK] +----------+-------+
[BLK] Successfully Created ip rst_gen_reg!
[BLK] Successfully Created all ips!
[PIN] Creating pins...
[PIN] +----------+----------------------------------------+
[PIN] | CLASS    | PATH                                   |
[PIN] +----------+----------------------------------------+
[PIN] | INTF_PIN | hier_dpu/S_AXI                         |
[PIN] | PIN      | hier_dpu/S_AXI_CLK                     |
[PIN] | PIN      | hier_dpu/S_AXI_RSTn                    |
[PIN] | PIN      | hier_dpu/hier_dpu_clk/CLK              |
[PIN] | PIN      | hier_dpu/hier_dpu_clk/RSTn             |
[PIN] | PIN      | hier_dpu/hier_dpu_clk/DSP_CLK          |
[PIN] | PIN      | hier_dpu/hier_dpu_clk/RSTn_DSP         |
[PIN] | PIN      | hier_dpu/hier_dpu_clk/DPU_CLK          |
[PIN] | PIN      | hier_dpu/hier_dpu_clk/LOCKED           |
[PIN] | PIN      | hier_dpu/hier_dpu_clk/RSTn_INTC        |
[PIN] | PIN      | hier_dpu/hier_dpu_clk/RSTn_PERI        |
[PIN] | INTF_PIN | hier_dpu/hier_dpu_ghp/DPU0_M_AXI_DATA0 |
[PIN] | INTF_PIN | hier_dpu/hier_dpu_ghp/DPU0_M_AXI_DATA1 |
[PIN] | INTF_PIN | hier_dpu/hier_dpu_ghp/DPU0_M_AXI_INSTR |
[PIN] | PIN      | hier_dpu/hier_dpu_ghp/CLK              |
[PIN] | PIN      | hier_dpu/hier_dpu_ghp/RSTn_INTC        |
[PIN] | PIN      | hier_dpu/hier_dpu_ghp/RSTn_PERI        |
[PIN] | PIN      | hier_dpu/hier_dpu_ghp/GHP_CLK_I        |
[PIN] | PIN      | hier_dpu/hier_dpu_ghp/GHP_RSTn         |
[PIN] | PIN      | hier_dpu/hier_dpu_ghp/GHP_CLK_O        |
[PIN] | INTF_PIN | hier_dpu/hier_dpu_ghp/M_AXI_HP0_FPD    |
[PIN] | INTF_PIN | hier_dpu/hier_dpu_ghp/M_AXI_HP1_FPD    |
[PIN] | INTF_PIN | hier_dpu/hier_dpu_ghp/M_AXI_LPD        |
[PIN] | PIN      | hier_dpu/hier_dpu_irq/INTR             |
[PIN] +----------+----------------------------------------+
[PIN] Successfully Created all pins!
[PIN] Connecting nets for cn_dpu...
[PIN] +--------------------------------------+---------------------------------+
[PIN] | DST_INTF_PIN                         | SRC_INTF_PIN                    |
[PIN] +--------------------------------------+---------------------------------+
[PIN] | hier_dpu/DPUCZDX8G/S_AXI             | hier_dpu/S_AXI                  |
[PIN] +--------------------------------------+---------------------------------+
[PIN] +--------------------------------------+---------------------------------+
[PIN] | DST_PIN                              | SRC_PIN                         |
[PIN] +--------------------------------------+---------------------------------+
[PIN] | hier_dpu/DPUCZDX8G/s_axi_aclk        | hier_dpu/S_AXI_CLK              |
[PIN] | hier_dpu/DPUCZDX8G/s_axi_aresetn     | hier_dpu/S_AXI_RSTn             |
[PIN] | hier_dpu/DPUCZDX8G/dpu_2x_clk        | hier_dpu/hier_dpu_clk/DSP_CLK   |
[PIN] | hier_dpu/DPUCZDX8G/m_axi_dpu_aclk    | hier_dpu/hier_dpu_clk/DPU_CLK   |
[PIN] | hier_dpu/DPUCZDX8G/dpu_2x_resetn     | hier_dpu/hier_dpu_clk/RSTn_DSP  |
[PIN] | hier_dpu/DPUCZDX8G/m_axi_dpu_aresetn | hier_dpu/hier_dpu_clk/RSTn_PERI |
[PIN] +--------------------------------------+---------------------------------+
[PIN] Successfully connected all nets for cn_dpu!
[PIN] Connecting nets for cn_pd_clk_in...
[PIN] +----------------------------------------------+----------------------------------+
[PIN] | DST_PIN                                      | SRC_PIN                          |
[PIN] +----------------------------------------------+----------------------------------+
[PIN] | hier_dpu/hier_dpu_clk/dpu_clk_wiz/clk_in1    | hier_dpu/hier_dpu_clk/CLK        |
[PIN] | hier_dpu/hier_dpu_clk/dpu_clk_wiz/resetn     | hier_dpu/hier_dpu_clk/RSTn       |
[PIN] | hier_dpu/hier_dpu_clk/dpu_clk_wiz/clk_dsp_ce | hier_dpu/DPUCZDX8G/dpu_2x_clk_ce |
[PIN] +----------------------------------------------+----------------------------------+
[PIN] Successfully connected all nets for cn_pd_clk_in!
[PIN] Connecting nets for cn_pd_clk_res...
[PIN] +---------------------------------+----------------------------------------------------------+
[PIN] | DST_PIN                         | SRC_PIN                                                  |
[PIN] +---------------------------------+----------------------------------------------------------+
[PIN] | hier_dpu/hier_dpu_clk/DSP_CLK   | hier_dpu/hier_dpu_clk/dpu_clk_wiz/clk_dsp                |
[PIN] | hier_dpu/hier_dpu_clk/DPU_CLK   | hier_dpu/hier_dpu_clk/dpu_clk_wiz/clk_dpu                |
[PIN] | hier_dpu/hier_dpu_clk/LOCKED    | hier_dpu/hier_dpu_clk/dpu_clk_wiz/locked                 |
[PIN] | hier_dpu/hier_dpu_clk/RSTn_DSP  | hier_dpu/hier_dpu_clk/rst_gen_clk_dsp/peripheral_aresetn |
[PIN] | hier_dpu/hier_dpu_clk/RSTn_INTC | hier_dpu/hier_dpu_clk/rst_gen_clk/interconnect_aresetn   |
[PIN] | hier_dpu/hier_dpu_clk/RSTn_PERI | hier_dpu/hier_dpu_clk/rst_gen_clk/peripheral_aresetn     |
[PIN] +---------------------------------+----------------------------------------------------------+
[PIN] Successfully connected all nets for cn_pd_clk_res!
[PIN] Connecting nets for cn_pd_clk_rst...
[PIN] +--------------------------------------------------------+-------------------------------------------+
[PIN] | DST_PIN                                                | SRC_PIN                                   |
[PIN] +--------------------------------------------------------+-------------------------------------------+
[PIN] | hier_dpu/hier_dpu_clk/rst_gen_clk/slowest_sync_clk     | hier_dpu/hier_dpu_clk/dpu_clk_wiz/clk_dpu |
[PIN] | hier_dpu/hier_dpu_clk/rst_gen_clk/ext_reset_in         | hier_dpu/hier_dpu_clk/RSTn                |
[PIN] | hier_dpu/hier_dpu_clk/rst_gen_clk/dcm_locked           | hier_dpu/hier_dpu_clk/dpu_clk_wiz/locked  |
[PIN] | hier_dpu/hier_dpu_clk/rst_gen_clk_dsp/slowest_sync_clk | hier_dpu/hier_dpu_clk/dpu_clk_wiz/clk_dsp |
[PIN] | hier_dpu/hier_dpu_clk/rst_gen_clk_dsp/ext_reset_in     | hier_dpu/hier_dpu_clk/RSTn                |
[PIN] | hier_dpu/hier_dpu_clk/rst_gen_clk_dsp/dcm_locked       | hier_dpu/hier_dpu_clk/dpu_clk_wiz/locked  |
[PIN] +--------------------------------------------------------+-------------------------------------------+
[PIN] Successfully connected all nets for cn_pd_clk_rst!
[PIN] Connecting nets for cn_dpu_ghp_in...
[PIN] +----------------------------------------+-------------------------------------+
[PIN] | DST_INTF_PIN                           | SRC_INTF_PIN                        |
[PIN] +----------------------------------------+-------------------------------------+
[PIN] | hier_dpu/hier_dpu_ghp/DPU0_M_AXI_INSTR | hier_dpu/DPUCZDX8G/DPU0_M_AXI_INSTR |
[PIN] | hier_dpu/hier_dpu_ghp/DPU0_M_AXI_DATA0 | hier_dpu/DPUCZDX8G/DPU0_M_AXI_DATA0 |
[PIN] | hier_dpu/hier_dpu_ghp/DPU0_M_AXI_DATA1 | hier_dpu/DPUCZDX8G/DPU0_M_AXI_DATA1 |
[PIN] +----------------------------------------+-------------------------------------+
[PIN] +----------------------------------------+-------------------------------------+
[PIN] | DST_PIN                                | SRC_PIN                             |
[PIN] +----------------------------------------+-------------------------------------+
[PIN] | hier_dpu/hier_dpu_ghp/CLK              | hier_dpu/hier_dpu_clk/DPU_CLK       |
[PIN] | hier_dpu/hier_dpu_ghp/RSTn_INTC        | hier_dpu/hier_dpu_clk/RSTn_INTC     |
[PIN] | hier_dpu/hier_dpu_ghp/RSTn_PERI        | hier_dpu/hier_dpu_clk/RSTn_PERI     |
[PIN] | hier_dpu/hier_dpu_ghp/GHP_CLK_I        | hier_dpu/hier_dpu_clk/DPU_CLK       |
[PIN] | hier_dpu/hier_dpu_ghp/GHP_RSTn         | hier_dpu/hier_dpu_clk/RSTn_PERI     |
[PIN] | hier_dpu/hier_dpu_ghp/GHP_CLK_O        | hier_dpu/hier_dpu_ghp/GHP_CLK_I     |
[PIN] +----------------------------------------+-------------------------------------+
[PIN] Successfully connected all nets for cn_dpu_ghp_in!
[PIN] Connecting nets for cn_dpu_ghp_intc...
[PIN] +-------------------------------------+----------------------------------------+
[PIN] | DST_INTF_PIN                        | SRC_INTF_PIN                           |
[PIN] +-------------------------------------+----------------------------------------+
[PIN] | hier_dpu/hier_dpu_ghp/M_AXI_LPD     | hier_dpu/hier_dpu_ghp/DPU0_M_AXI_INSTR |
[PIN] | hier_dpu/hier_dpu_ghp/M_AXI_HP0_FPD | hier_dpu/hier_dpu_ghp/DPU0_M_AXI_DATA0 |
[PIN] | hier_dpu/hier_dpu_ghp/M_AXI_HP1_FPD | hier_dpu/hier_dpu_ghp/DPU0_M_AXI_DATA1 |
[PIN] +-------------------------------------+----------------------------------------+
[PIN] Successfully connected all nets for cn_dpu_ghp_intc!
[PIN] Connecting nets for cn_dpu_ghp_ps...
[PIN] +----------------------------------+-------------------------------------+
[PIN] | DST_INTF_PIN                     | SRC_INTF_PIN                        |
[PIN] +----------------------------------+-------------------------------------+
[PIN] | zynq_ultra_ps_e/S_AXI_HP0_FPD    | hier_dpu/hier_dpu_ghp/M_AXI_HP0_FPD |
[PIN] | zynq_ultra_ps_e/S_AXI_HP1_FPD    | hier_dpu/hier_dpu_ghp/M_AXI_HP1_FPD |
[PIN] | zynq_ultra_ps_e/S_AXI_LPD        | hier_dpu/hier_dpu_ghp/M_AXI_LPD     |
[PIN] +----------------------------------+-------------------------------------+
[PIN] +----------------------------------+-------------------------------------+
[PIN] | DST_PIN                          | SRC_PIN                             |
[PIN] +----------------------------------+-------------------------------------+
[PIN] | zynq_ultra_ps_e/saxihp0_fpd_aclk | hier_dpu/hier_dpu_ghp/GHP_CLK_O     |
[PIN] | zynq_ultra_ps_e/saxihp1_fpd_aclk | hier_dpu/hier_dpu_ghp/GHP_CLK_O     |
[PIN] | zynq_ultra_ps_e/saxi_lpd_aclk    | hier_dpu/hier_dpu_ghp/GHP_CLK_O     |
[PIN] +----------------------------------+-------------------------------------+
[PIN] Successfully connected all nets for cn_dpu_ghp_ps!
[PIN] Connecting nets for cn_dpu_irq...
[PIN] +------------------------------------------------+-----------------------------------+
[PIN] | DST_PIN                                        | SRC_PIN                           |
[PIN] +------------------------------------------------+-----------------------------------+
[PIN] | hier_dpu/hier_dpu_irq/dpu_concat_irq_inner/In0 | hier_dpu/DPUCZDX8G/dpu0_interrupt |
[PIN] +------------------------------------------------+-----------------------------------+
[PIN] Successfully connected all nets for cn_dpu_irq!
[PIN] Connecting nets for cp_dpu_irq...
[PIN] +----------------------------+-------------------------------------------------+
[PIN] | DST_PIN                    | SRC_PIN                                         |
[PIN] +----------------------------+-------------------------------------------------+
[PIN] | hier_dpu/hier_dpu_irq/INTR | hier_dpu/hier_dpu_irq/dpu_concat_irq_inner/dout |
[PIN] | dpu_concat_irq/In0         | hier_dpu/hier_dpu_irq/INTR                      |
[PIN] | zynq_ultra_ps_e/pl_ps_irq0 | dpu_concat_irq/dout                             |
[PIN] +----------------------------+-------------------------------------------------+
[PIN] Successfully connected all nets for cp_dpu_irq!
[PIN] Connecting nets for ps...
[PIN] +-----------------------------------+-------------------------+
[PIN] | DST_PIN                           | SRC_PIN                 |
[PIN] +-----------------------------------+-------------------------+
[PIN] | zynq_ultra_ps_e/maxihpm0_lpd_aclk | zynq_ultra_ps_e/pl_clk0 |
[PIN] +-----------------------------------+-------------------------+
[PIN] Successfully connected all nets for ps!
[PIN] Connecting nets for cn_rst_reg...
[PIN] +------------------------------+----------------------------+
[PIN] | DST_PIN                      | SRC_PIN                    |
[PIN] +------------------------------+----------------------------+
[PIN] | rst_gen_reg/slowest_sync_clk | zynq_ultra_ps_e/pl_clk0    |
[PIN] | rst_gen_reg/ext_reset_in     | zynq_ultra_ps_e/pl_resetn0 |
[PIN] +------------------------------+----------------------------+
[PIN] Successfully connected all nets for cn_rst_reg!
[PIN] Connecting nets for cn_h_dpu_clk...
[PIN] +----------------------------+--------------------------------+
[PIN] | DST_PIN                    | SRC_PIN                        |
[PIN] +----------------------------+--------------------------------+
[PIN] | hier_dpu/hier_dpu_clk/CLK  | zynq_ultra_ps_e/pl_clk0        |
[PIN] | hier_dpu/hier_dpu_clk/RSTn | rst_gen_reg/peripheral_aresetn |
[PIN] +----------------------------+--------------------------------+
[PIN] Successfully connected all nets for cn_h_dpu_clk!
[PIN] Connecting nets for cn_h_dpu...
[PIN] +---------------------+--------------------------------+
[PIN] | DST_INTF_PIN        | SRC_INTF_PIN                   |
[PIN] +---------------------+--------------------------------+
[PIN] | hier_dpu/S_AXI      | zynq_ultra_ps_e/M_AXI_HPM0_LPD |
[PIN] +---------------------+--------------------------------+
[PIN] +---------------------+--------------------------------+
[PIN] | DST_PIN             | SRC_PIN                        |
[PIN] +---------------------+--------------------------------+
[PIN] | hier_dpu/S_AXI_CLK  | zynq_ultra_ps_e/pl_clk0        |
[PIN] | hier_dpu/S_AXI_RSTn | rst_gen_reg/peripheral_aresetn |
[PIN] +---------------------+--------------------------------+
[PIN] Successfully connected all nets for cn_h_dpu!
[PIN] Successfully connected all nets for the project!
[PRJ] Mapping axi REG address...
[PRJ] Mapped axi reg address hier_dpu/DPUCZDX8G/S_AXI/reg0 at < 0x8f000000 [16M] >
[PRJ] Successfully Mapped all axi REG addresses!
[PRJ] Mapping axi HP address...
[PRJ] Successfully Mapped all axi HP addresses automatically!
Wrote  : <S:\prj\Vivado\hw\srcs\top\top.bd> 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /hier_dpu/hier_dpu_clk/dpu_clk_wiz clk_wiz propagate
Wrote  : <S:\prj\Vivado\hw\srcs\top\top.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_awid'(6) to pin: '/hier_dpu/M_AXI_HP0_FPD_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_arid'(6) to pin: '/hier_dpu/M_AXI_HP0_FPD_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp3_awid'(6) to pin: '/hier_dpu/M_AXI_HP1_FPD_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp3_arid'(6) to pin: '/hier_dpu/M_AXI_HP1_FPD_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp6_awid'(6) to pin: '/hier_dpu/M_AXI_LPD_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp6_arid'(6) to pin: '/hier_dpu/M_AXI_LPD_arid'(2) - Only lower order bits will be connected.
Verilog Output written to : S:/prj/Vivado/hw/srcs/top/synth/top.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_awid'(6) to pin: '/hier_dpu/M_AXI_HP0_FPD_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp2_arid'(6) to pin: '/hier_dpu/M_AXI_HP0_FPD_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp3_awid'(6) to pin: '/hier_dpu/M_AXI_HP1_FPD_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp3_arid'(6) to pin: '/hier_dpu/M_AXI_HP1_FPD_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp6_awid'(6) to pin: '/hier_dpu/M_AXI_LPD_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/zynq_ultra_ps_e/saxigp6_arid'(6) to pin: '/hier_dpu/M_AXI_LPD_arid'(2) - Only lower order bits will be connected.
Verilog Output written to : S:/prj/Vivado/hw/srcs/top/sim/top.v
Verilog Output written to : S:/prj/Vivado/hw/srcs/top/hdl/top_wrapper.v
[PRJ] Successfully made at ./../srcs/top/hdl/top_wrapper.v!
[BLK] Upgrading IPs...
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
[BLK] Successfully upgraded all IPs...
[FLW] Successfully created prj and bd!
[RUN] Creating synth runs...
[RUN] +---------+---------------------------+
[RUN] | RUN     | STRATEGY                  |
[RUN] +---------+---------------------------+
[RUN] | synth_1 | Vivado Synthesis Defaults |
[RUN] +---------+---------------------------+
[RUN] Successfully created all synth runs!
[RUN] Creating impl runs...
[RUN] +-----------+---------------------------+-------------------------------------+
[RUN] | RUN       | PARENT_STGY               | STRATEGY                            |
[RUN] +-----------+---------------------------+-------------------------------------+
[RUN] | impl_1_01 | Vivado Synthesis Defaults | Vivado Implementation Defaults      |
[RUN] | impl_1_03 | Vivado Synthesis Defaults | Performance_ExplorePostRoutePhysOpt |
[RUN] | impl_1_14 | Vivado Synthesis Defaults | Congestion_SpreadLogic_high         |
[RUN] | impl_1_15 | Vivado Synthesis Defaults | Congestion_SpreadLogic_medium       |
[RUN] +-----------+---------------------------+-------------------------------------+
[RUN] Successfully created all impl runs!
[RUN] Successfully set current implementation run as impl_1_01!
[FLW] Successfully created runs!
INFO: [Common 17-206] Exiting Vivado at Thu Oct 23 16:56:43 2025...
