
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032643                       # Number of seconds simulated
sim_ticks                                 32643009366                       # Number of ticks simulated
final_tick                               604145932485                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58232                       # Simulator instruction rate (inst/s)
host_op_rate                                    75830                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 834606                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894120                       # Number of bytes of host memory used
host_seconds                                 39111.90                       # Real time elapsed on the host
sim_insts                                  2277572497                       # Number of instructions simulated
sim_ops                                    2965863986                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1863168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2220672                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4087552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       732032                       # Number of bytes written to this memory
system.physmem.bytes_written::total            732032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14556                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17349                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31934                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5719                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5719                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57077091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50976                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     68029022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               125219827                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62739                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50976                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             113715                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22425383                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22425383                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22425383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57077091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50976                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     68029022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              147645211                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78280599                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28425327                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24854678                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800137                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14170789                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13667286                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043331                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56723                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33515680                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158169130                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28425327                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15710617                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32559334                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8844189                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3860263                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16521445                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76969089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44409755     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616027      2.10%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2949620      3.83%     63.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2766645      3.59%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4554292      5.92%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4747214      6.17%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1127009      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848880      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13949647     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76969089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363121                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.020541                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34570891                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3731563                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31512131                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125889                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7028605                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092981                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5206                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176971432                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1374                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7028605                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36024018                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1303406                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       422911                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30172616                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2017524                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172319491                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690938                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       814596                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228797368                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784323492                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784323492                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79901196                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20319                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9935                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5392951                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26505932                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5763464                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96862                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1934871                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163098646                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19857                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137660524                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182261                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48922093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134356234                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76969089                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.788517                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840517                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26610928     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14376302     18.68%     53.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12534304     16.28%     69.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7670542      9.97%     79.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8027201     10.43%     89.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4723924      6.14%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2087812      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555916      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382160      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76969089                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540784     66.19%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175613     21.50%     87.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100561     12.31%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107977659     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085209      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23691591     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4896144      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137660524                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.758552                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816958                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005935                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353289356                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212041024                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133170394                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138477482                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       340319                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7575861                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          843                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1410109                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7028605                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         712127                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59057                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163118506                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189096                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26505932                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5763464                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9935                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30679                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          201                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957134                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062423                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2019557                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135091078                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22773152                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2569446                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27550066                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20416015                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4776914                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.725729                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133319566                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133170394                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81829956                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199698258                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.701193                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409768                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49507503                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1804890                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69940484                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624404                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.319788                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32132332     45.94%     45.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844856     21.22%     67.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8304943     11.87%     79.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814656      4.02%     83.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694734      3.85%     86.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1122856      1.61%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3006721      4.30%     92.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875755      1.25%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4143631      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69940484                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4143631                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228915941                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333272649                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1311510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.782806                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.782806                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.277456                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.277456                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624885150                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174558415                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182403348                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78280599                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28186965                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22908609                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1920125                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11643058                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10981654                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2969102                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81147                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28245221                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156298674                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28186965                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13950756                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34365015                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10328161                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5795915                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13833508                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       825406                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76771486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.515475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42406471     55.24%     55.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3017989      3.93%     59.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2430863      3.17%     62.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5933150      7.73%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1608341      2.09%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2056860      2.68%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1492356      1.94%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          837835      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16987621     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76771486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360076                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.996646                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29551595                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5622894                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33043309                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       226468                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8327215                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4813477                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38439                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186888021                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        73774                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8327215                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31718863                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1239580                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1175977                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31050642                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3259204                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180307101                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        30531                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1349535                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1012669                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2189                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252454130                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    841686575                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    841686575                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154666479                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97787603                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36680                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20587                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8944128                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16816627                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8560154                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133582                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2487709                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170483286                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35337                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135411330                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       259866                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58946068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179916266                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5377                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76771486                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.763823                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.889195                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26634765     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16591994     21.61%     56.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10708183     13.95%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8020513     10.45%     80.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6935726      9.03%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3570462      4.65%     94.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3079412      4.01%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       573703      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       656728      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76771486                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         793059     70.80%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164887     14.72%     85.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162222     14.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112827274     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1927846      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14979      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13421150      9.91%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7220081      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135411330                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.729820                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1120171                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008272                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348974179                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229465260                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131963419                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136531501                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       508829                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6638709                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2577                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          570                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2195215                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8327215                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         481397                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        72888                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170518624                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       367200                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16816627                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8560154                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20357                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65346                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          570                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1142818                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1086408                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2229226                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133254373                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12598063                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2156953                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19621323                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18804419                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7023260                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.702266                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132050583                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131963419                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86015013                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242831663                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.685774                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354217                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90606696                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111271924                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59247319                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1924374                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68444271                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625730                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.141966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26572491     38.82%     38.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18991008     27.75%     66.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7725608     11.29%     77.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4340194      6.34%     84.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3541856      5.17%     89.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1427225      2.09%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1701200      2.49%     93.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       859143      1.26%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3285546      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68444271                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90606696                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111271924                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16542854                       # Number of memory references committed
system.switch_cpus1.commit.loads             10177918                       # Number of loads committed
system.switch_cpus1.commit.membars              14980                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15987413                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100259851                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2265038                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3285546                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235677968                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349371099                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40487                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1509113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90606696                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111271924                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90606696                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.863960                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.863960                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.157460                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.157460                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       599423836                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182386357                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172428128                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29960                       # number of misc regfile writes
system.l2.replacements                          31935                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           621431                       # Total number of references to valid blocks.
system.l2.sampled_refs                          48319                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.861007                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           228.045403                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.867541                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5098.226568                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.328872                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4138.658860                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3635.767905                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3269.104851                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013919                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000480                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.311171                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000386                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.252604                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.221910                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.199530                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        34984                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        48498                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   83482                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            24423                       # number of Writeback hits
system.l2.Writeback_hits::total                 24423                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        34984                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        48498                       # number of demand (read+write) hits
system.l2.demand_hits::total                    83482                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        34984                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        48498                       # number of overall hits
system.l2.overall_hits::total                   83482                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        14556                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        17349                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 31934                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        14556                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        17349                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31934                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        14556                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        17349                       # number of overall misses
system.l2.overall_misses::total                 31934                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       819491                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    896412435                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       753427                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1025608610                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1923593963                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       819491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    896412435                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       753427                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1025608610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1923593963                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       819491                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    896412435                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       753427                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1025608610                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1923593963                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49540                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65847                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              115416                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        24423                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             24423                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49540                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65847                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               115416                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49540                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65847                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              115416                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.293823                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.263474                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.276686                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.293823                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.263474                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.276686                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.293823                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.263474                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.276686                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51218.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61583.706719                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57955.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59116.295464                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60236.549227                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51218.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61583.706719                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57955.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59116.295464                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60236.549227                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51218.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61583.706719                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57955.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59116.295464                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60236.549227                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5719                       # number of writebacks
system.l2.writebacks::total                      5719                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        14556                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        17349                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            31934                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        14556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        17349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31934                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        14556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        17349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31934                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       728859                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    812019375                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       676966                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    925229772                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1738654972                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       728859                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    812019375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       676966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    925229772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1738654972                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       728859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    812019375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       676966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    925229772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1738654972                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.293823                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.263474                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.276686                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.293823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.263474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.276686                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.293823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.263474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.276686                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45553.687500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55785.887263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52074.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53330.438181                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54445.261226                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45553.687500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55785.887263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52074.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53330.438181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54445.261226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45553.687500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55785.887263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52074.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53330.438181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54445.261226                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.905790                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016553540                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872105.966851                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.905790                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025490                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870041                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16521426                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16521426                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16521426                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16521426                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16521426                       # number of overall hits
system.cpu0.icache.overall_hits::total       16521426                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       973060                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       973060                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       973060                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       973060                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       973060                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       973060                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16521445                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16521445                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16521445                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16521445                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16521445                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16521445                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51213.684211                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51213.684211                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51213.684211                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51213.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51213.684211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51213.684211                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       839118                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       839118                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       839118                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       839118                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       839118                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       839118                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52444.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52444.875000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52444.875000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52444.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52444.875000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52444.875000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49540                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246453310                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49796                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4949.259177                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.403782                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.596218                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825796                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174204                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20670543                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20670543                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25004035                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25004035                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25004035                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25004035                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       158442                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       158442                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       158442                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        158442                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       158442                       # number of overall misses
system.cpu0.dcache.overall_misses::total       158442                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7168179066                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7168179066                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7168179066                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7168179066                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7168179066                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7168179066                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20828985                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20828985                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25162477                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25162477                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25162477                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25162477                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007607                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007607                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006297                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006297                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006297                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006297                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45241.659825                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45241.659825                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45241.659825                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45241.659825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45241.659825                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45241.659825                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9123                       # number of writebacks
system.cpu0.dcache.writebacks::total             9123                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       108902                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       108902                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       108902                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       108902                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       108902                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       108902                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49540                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49540                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49540                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49540                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49540                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49540                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1174553128                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1174553128                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1174553128                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1174553128                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1174553128                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1174553128                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23709.187081                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23709.187081                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23709.187081                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23709.187081                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23709.187081                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23709.187081                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996879                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100806904                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219368.758065                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996879                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13833490                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13833490                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13833490                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13833490                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13833490                       # number of overall hits
system.cpu1.icache.overall_hits::total       13833490                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1056651                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1056651                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1056651                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1056651                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1056651                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1056651                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13833508                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13833508                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13833508                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13833508                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13833508                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13833508                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 58702.833333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58702.833333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 58702.833333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58702.833333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 58702.833333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58702.833333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       779935                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       779935                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       779935                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       779935                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       779935                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       779935                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        59995                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        59995                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        59995                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        59995                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        59995                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        59995                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65847                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192140338                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66103                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2906.681058                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.106199                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.893801                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898852                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101148                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9569725                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9569725                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6334977                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6334977                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19972                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19972                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14980                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14980                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15904702                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15904702                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15904702                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15904702                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       137045                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       137045                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       137045                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        137045                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       137045                       # number of overall misses
system.cpu1.dcache.overall_misses::total       137045                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4696309685                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4696309685                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4696309685                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4696309685                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4696309685                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4696309685                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9706770                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9706770                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6334977                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6334977                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14980                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14980                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16041747                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16041747                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16041747                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16041747                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014118                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014118                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008543                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008543                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008543                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008543                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34268.376701                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34268.376701                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34268.376701                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34268.376701                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34268.376701                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34268.376701                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15300                       # number of writebacks
system.cpu1.dcache.writebacks::total            15300                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        71198                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        71198                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        71198                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        71198                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        71198                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        71198                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65847                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65847                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65847                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65847                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65847                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65847                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1434902596                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1434902596                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1434902596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1434902596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1434902596                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1434902596                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006784                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004105                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004105                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21791.465002                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21791.465002                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21791.465002                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21791.465002                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21791.465002                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21791.465002                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
