

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jun 12 06:08:20 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sec2_8
* Solution:       unroll_MAC
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.651 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24| 0.240 us | 0.240 us |   24|   24|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TDL     |       20|       20|         2|          -|          -|    10|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     12|       0|     347|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     107|    -|
|Register         |        -|      -|     110|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|     12|     110|     454|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |shift_reg_U  |fir_shift_reg  |        2|  0|   0|    0|    11|   32|     1|          352|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |               |        2|  0|   0|    0|    11|   32|     1|          352|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |grp_fu_112_p2         |     *    |      2|  0|  20|          32|           9|
    |mul_ln25_1_fu_144_p2  |     *    |      2|  0|  20|          32|           8|
    |mul_ln25_3_fu_161_p2  |     *    |      2|  0|  20|          32|           9|
    |mul_ln25_5_fu_167_p2  |     *    |      2|  0|  20|          32|           8|
    |mul_ln25_6_fu_173_p2  |     *    |      2|  0|  20|          32|           6|
    |mul_ln25_fu_156_p2    |     *    |      2|  0|  20|          32|           6|
    |add_ln25_1_fu_178_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln25_2_fu_183_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln25_3_fu_189_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln25_4_fu_195_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln25_fu_150_p2    |     +    |      0|  0|  39|          32|          32|
    |i_fu_128_p2           |     +    |      0|  0|  12|           4|           2|
    |y                     |     +    |      0|  0|  32|          32|          32|
    |icmp_ln17_fu_122_p2   |   icmp   |      0|  0|   9|           4|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |     12|  0| 347|         392|         241|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  38|          7|    1|          7|
    |i_0_reg_100         |   9|          2|    4|          8|
    |shift_reg_address0  |  33|          6|    4|         24|
    |shift_reg_address1  |  27|          5|    4|         20|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 107|         20|   13|         59|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln25_reg_232          |  32|   0|   32|          0|
    |ap_CS_fsm                 |   6|   0|    6|          0|
    |i_0_reg_100               |   4|   0|    4|          0|
    |i_reg_217                 |   4|   0|    4|          0|
    |reg_118                   |  32|   0|   32|          0|
    |shift_reg_load_1_reg_227  |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 110|   0|  110|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

