20:56:55 INFO  : Registering command handlers for SDK TCF services
20:56:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\temp_xsdb_launch_script.tcl
20:57:04 INFO  : XSCT server has started successfully.
20:57:04 INFO  : Successfully done setting XSCT server connection channel  
20:57:09 INFO  : Successfully done setting SDK workspace  
20:57:09 INFO  : Processing command line option -hwspec C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper.hdf.
21:06:08 INFO  : Refreshed build settings on project gpio_test
21:14:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
21:15:05 INFO  : FPGA configured successfully with bitstream "C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/basicZturn_wrapper.bit"
21:15:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
21:15:30 INFO  : 'fpga -state' command is executed.
21:15:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:30 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:15:30 INFO  : 'jtag frequency' command is executed.
21:15:30 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:30 INFO  : Context for 'APU' is selected.
21:15:30 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
21:15:30 INFO  : Context for 'APU' is selected.
21:15:30 INFO  : 'stop' command is executed.
21:15:31 INFO  : 'ps7_init' command is executed.
21:15:31 INFO  : 'ps7_post_config' command is executed.
21:15:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:32 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf
----------------End of Script----------------

21:15:32 INFO  : Memory regions updated for context APU
21:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:32 INFO  : 'con' command is executed.
21:15:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

21:15:33 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_test.elf_on_local.tcl'
21:16:17 INFO  : Disconnected from the channel tcfchan#1.
21:23:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
21:27:17 INFO  : FPGA configured successfully with bitstream "C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/basicZturn_wrapper.bit"
21:27:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
21:27:38 INFO  : 'fpga -state' command is executed.
21:27:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:38 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:27:38 INFO  : 'jtag frequency' command is executed.
21:27:38 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:27:38 INFO  : Context for 'APU' is selected.
21:27:38 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
21:27:38 INFO  : Context for 'APU' is selected.
21:27:38 INFO  : 'stop' command is executed.
21:27:39 INFO  : 'ps7_init' command is executed.
21:27:39 INFO  : 'ps7_post_config' command is executed.
21:27:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:27:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:40 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf
----------------End of Script----------------

21:27:40 INFO  : Memory regions updated for context APU
21:27:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:40 INFO  : 'con' command is executed.
21:27:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

21:27:40 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_test.elf_on_local.tcl'
21:28:09 INFO  : Disconnected from the channel tcfchan#2.
21:28:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
21:28:11 INFO  : 'fpga -state' command is executed.
21:28:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:28:11 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:28:11 INFO  : 'jtag frequency' command is executed.
21:28:11 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:28:11 INFO  : Context for 'APU' is selected.
21:28:13 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
21:28:13 INFO  : Context for 'APU' is selected.
21:28:13 INFO  : 'stop' command is executed.
21:28:14 INFO  : 'ps7_init' command is executed.
21:28:14 INFO  : 'ps7_post_config' command is executed.
21:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:15 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:28:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf
----------------End of Script----------------

21:28:15 INFO  : Memory regions updated for context APU
21:28:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:28:15 INFO  : 'con' command is executed.
21:28:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

21:28:15 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_test.elf_on_local.tcl'
21:51:04 INFO  : Disconnected from the channel tcfchan#3.
21:51:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
21:51:05 INFO  : 'fpga -state' command is executed.
21:51:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:06 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:51:06 INFO  : 'jtag frequency' command is executed.
21:51:06 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:06 INFO  : Context for 'APU' is selected.
21:51:08 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
21:51:08 INFO  : Context for 'APU' is selected.
21:51:08 INFO  : 'stop' command is executed.
21:51:09 INFO  : 'ps7_init' command is executed.
21:51:09 INFO  : 'ps7_post_config' command is executed.
21:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:11 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf
----------------End of Script----------------

21:51:11 INFO  : Memory regions updated for context APU
21:51:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:11 INFO  : 'con' command is executed.
21:51:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

21:51:11 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_test.elf_on_local.tcl'
22:01:58 INFO  : Disconnected from the channel tcfchan#4.
22:01:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:01:59 INFO  : 'fpga -state' command is executed.
22:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:00 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:02:00 INFO  : 'jtag frequency' command is executed.
22:02:00 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:00 INFO  : Context for 'APU' is selected.
22:02:01 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:02:01 INFO  : Context for 'APU' is selected.
22:02:02 INFO  : 'stop' command is executed.
22:02:02 INFO  : 'ps7_init' command is executed.
22:02:02 INFO  : 'ps7_post_config' command is executed.
22:02:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:03 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf
----------------End of Script----------------

22:02:03 INFO  : Memory regions updated for context APU
22:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:03 INFO  : 'con' command is executed.
22:02:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:02:03 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_test.elf_on_local.tcl'
22:02:29 INFO  : Disconnected from the channel tcfchan#5.
22:02:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:02:31 INFO  : 'fpga -state' command is executed.
22:02:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:31 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:02:31 INFO  : 'jtag frequency' command is executed.
22:02:31 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:31 INFO  : Context for 'APU' is selected.
22:02:33 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:02:33 INFO  : Context for 'APU' is selected.
22:02:33 INFO  : 'stop' command is executed.
22:02:34 INFO  : 'ps7_init' command is executed.
22:02:34 INFO  : 'ps7_post_config' command is executed.
22:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:34 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf
----------------End of Script----------------

22:02:34 INFO  : Memory regions updated for context APU
22:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:35 INFO  : 'con' command is executed.
22:02:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:02:35 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_test.elf_on_local.tcl'
22:02:57 INFO  : Disconnected from the channel tcfchan#6.
22:02:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:02:59 INFO  : 'fpga -state' command is executed.
22:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:59 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:02:59 INFO  : 'jtag frequency' command is executed.
22:02:59 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:59 INFO  : Context for 'APU' is selected.
22:03:01 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:03:01 INFO  : Context for 'APU' is selected.
22:03:01 INFO  : 'stop' command is executed.
22:03:02 INFO  : 'ps7_init' command is executed.
22:03:02 INFO  : 'ps7_post_config' command is executed.
22:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:03 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf
----------------End of Script----------------

22:03:03 INFO  : Memory regions updated for context APU
22:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:03 INFO  : 'con' command is executed.
22:03:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:03:03 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_test.elf_on_local.tcl'
22:03:40 INFO  : Disconnected from the channel tcfchan#7.
22:03:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:03:41 INFO  : 'fpga -state' command is executed.
22:03:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:42 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:03:42 INFO  : 'jtag frequency' command is executed.
22:03:42 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:42 INFO  : Context for 'APU' is selected.
22:03:44 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:03:44 INFO  : Context for 'APU' is selected.
22:03:44 INFO  : 'stop' command is executed.
22:03:45 INFO  : 'ps7_init' command is executed.
22:03:45 INFO  : 'ps7_post_config' command is executed.
22:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:46 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf
----------------End of Script----------------

22:03:46 INFO  : Memory regions updated for context APU
22:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:46 INFO  : 'con' command is executed.
22:03:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:03:46 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_test.elf_on_local.tcl'
22:04:11 INFO  : Disconnected from the channel tcfchan#8.
22:04:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:04:13 INFO  : 'fpga -state' command is executed.
22:04:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:13 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:04:13 INFO  : 'jtag frequency' command is executed.
22:04:13 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:13 INFO  : Context for 'APU' is selected.
22:04:15 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:04:15 INFO  : Context for 'APU' is selected.
22:04:15 INFO  : 'stop' command is executed.
22:04:16 INFO  : 'ps7_init' command is executed.
22:04:16 INFO  : 'ps7_post_config' command is executed.
22:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:17 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf
----------------End of Script----------------

22:04:17 INFO  : Memory regions updated for context APU
22:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:17 INFO  : 'con' command is executed.
22:04:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:04:17 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_test.elf_on_local.tcl'
22:07:09 INFO  : Disconnected from the channel tcfchan#9.
22:07:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:07:10 INFO  : 'fpga -state' command is executed.
22:07:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:10 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:07:10 INFO  : 'jtag frequency' command is executed.
22:07:10 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:10 INFO  : Context for 'APU' is selected.
22:07:12 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:07:12 INFO  : Context for 'APU' is selected.
22:07:12 INFO  : 'stop' command is executed.
22:07:13 INFO  : 'ps7_init' command is executed.
22:07:13 INFO  : 'ps7_post_config' command is executed.
22:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:15 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf
----------------End of Script----------------

22:07:15 INFO  : Memory regions updated for context APU
22:07:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:15 INFO  : 'con' command is executed.
22:07:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:07:15 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_test.elf_on_local.tcl'
22:07:32 INFO  : Disconnected from the channel tcfchan#10.
22:07:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:07:33 INFO  : 'fpga -state' command is executed.
22:07:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:33 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:07:33 INFO  : 'jtag frequency' command is executed.
22:07:33 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:33 INFO  : Context for 'APU' is selected.
22:07:36 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:07:36 INFO  : Context for 'APU' is selected.
22:07:36 INFO  : 'stop' command is executed.
22:07:37 INFO  : 'ps7_init' command is executed.
22:07:37 INFO  : 'ps7_post_config' command is executed.
22:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:07:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:38 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf
----------------End of Script----------------

22:07:38 INFO  : Memory regions updated for context APU
22:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:38 INFO  : 'con' command is executed.
22:07:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:07:38 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_test.elf_on_local.tcl'
22:08:01 INFO  : Disconnected from the channel tcfchan#11.
22:08:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:08:02 INFO  : 'fpga -state' command is executed.
22:08:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:03 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:08:03 INFO  : 'jtag frequency' command is executed.
22:08:03 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:08:03 INFO  : Context for 'APU' is selected.
22:08:04 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:08:04 INFO  : Context for 'APU' is selected.
22:08:04 INFO  : 'stop' command is executed.
22:08:05 INFO  : 'ps7_init' command is executed.
22:08:05 INFO  : 'ps7_post_config' command is executed.
22:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:07 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf
----------------End of Script----------------

22:08:07 INFO  : Memory regions updated for context APU
22:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:07 INFO  : 'con' command is executed.
22:08:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:08:07 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_test.elf_on_local.tcl'
22:08:35 INFO  : Disconnected from the channel tcfchan#12.
22:08:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:08:36 INFO  : 'fpga -state' command is executed.
22:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:08:36 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:08:36 INFO  : 'jtag frequency' command is executed.
22:08:36 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:08:36 INFO  : Context for 'APU' is selected.
22:08:38 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:08:38 INFO  : Context for 'APU' is selected.
22:08:38 INFO  : 'stop' command is executed.
22:08:39 INFO  : 'ps7_init' command is executed.
22:08:39 INFO  : 'ps7_post_config' command is executed.
22:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:41 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:08:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf
----------------End of Script----------------

22:08:41 INFO  : Memory regions updated for context APU
22:08:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:08:41 INFO  : 'con' command is executed.
22:08:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:08:41 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_test.elf_on_local.tcl'
22:09:46 INFO  : Disconnected from the channel tcfchan#13.
22:09:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:09:47 INFO  : 'fpga -state' command is executed.
22:09:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:47 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:09:47 INFO  : 'jtag frequency' command is executed.
22:09:47 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:47 INFO  : Context for 'APU' is selected.
22:09:50 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:09:50 INFO  : Context for 'APU' is selected.
22:09:50 INFO  : 'stop' command is executed.
22:09:51 INFO  : 'ps7_init' command is executed.
22:09:51 INFO  : 'ps7_post_config' command is executed.
22:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:09:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:52 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf
----------------End of Script----------------

22:09:52 INFO  : Memory regions updated for context APU
22:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:52 INFO  : 'con' command is executed.
22:09:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:09:52 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_test.elf_on_local.tcl'
21:02:05 INFO  : Disconnected from the channel tcfchan#14.
21:53:39 INFO  : Registering command handlers for SDK TCF services
21:53:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\temp_xsdb_launch_script.tcl
21:53:45 INFO  : XSCT server has started successfully.
21:53:53 INFO  : Successfully done setting XSCT server connection channel  
21:53:53 INFO  : Successfully done setting SDK workspace  
21:53:53 INFO  : Processing command line option -hwspec C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper.hdf.
21:53:53 INFO  : Checking for hwspec changes in the project basicZturn_wrapper_hw_platform_0.
21:53:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1492869058544,  Project:1492692940046
21:53:57 INFO  : The hardware specification for project 'basicZturn_wrapper_hw_platform_0' is different from C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper.hdf.
21:53:57 INFO  : Copied contents of C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper.hdf into \basicZturn_wrapper_hw_platform_0\system.hdf.
21:54:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:54:14 INFO  : 
21:54:15 INFO  : Updating hardware inferred compiler options for gpio_test.
21:54:15 INFO  : Clearing existing target manager status.
21:54:52 INFO  : No changes in MSS file content so not generating sources.
21:55:39 ERROR : Failed to regenerate sources for BSP project gpio_test_bsp
org.eclipse.core.internal.resources.ResourceException: Problems encountered while deleting resources.
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:794)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:749)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
Contains: Could not delete '/gpio_test_bsp/ps7_cortexa9_0'.
org.eclipse.core.internal.resources.ResourceException: Problems encountered while deleting resources.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.delete(FileSystemResourceManager.java:354)
	at org.eclipse.core.internal.resources.ResourceTree.internalDeleteFolder(ResourceTree.java:358)
	at org.eclipse.core.internal.resources.ResourceTree.standardDeleteFolder(ResourceTree.java:810)
	at org.eclipse.core.internal.resources.Resource.unprotectedDelete(Resource.java:1831)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:781)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:749)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
Contains: Problems encountered while deleting files.
Contains: Could not delete: C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\gpio_test_bsp\ps7_cortexa9_0\include\xil_cache_l.h.
Contains: Could not delete: C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\gpio_test_bsp\ps7_cortexa9_0\include\xil_exception.h.
Contains: Could not delete: C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\gpio_test_bsp\ps7_cortexa9_0\include\xil_hal.h.
Contains: Could not delete: C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\gpio_test_bsp\ps7_cortexa9_0\include\xuartps_hw.h.
Contains: Could not delete: C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\gpio_test_bsp\ps7_cortexa9_0\include.
Contains: Could not delete: C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\gpio_test_bsp\ps7_cortexa9_0.
22:16:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:16:15 INFO  : FPGA configured successfully with bitstream "C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/basicZturn_wrapper.bit"
22:16:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:16:27 INFO  : 'fpga -state' command is executed.
22:16:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:28 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:16:28 INFO  : 'jtag frequency' command is executed.
22:16:28 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:16:28 INFO  : Context for 'APU' is selected.
22:16:28 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:16:28 INFO  : Context for 'APU' is selected.
22:16:28 INFO  : 'stop' command is executed.
22:16:29 INFO  : 'ps7_init' command is executed.
22:16:29 INFO  : 'ps7_post_config' command is executed.
22:16:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:16:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:31 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf
----------------End of Script----------------

22:16:31 INFO  : Memory regions updated for context APU
22:16:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:31 INFO  : 'con' command is executed.
22:16:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:16:31 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_test.elf_on_local.tcl'
23:53:25 INFO  : Saving repository preferences.
23:53:25 INFO  : Reading in cores from local repositories: 
		 C:\Xilinx\Vivado\2016.4\data\ip\partners\diligent\PWM_2.0
23:53:25 INFO  : Cleaning BSP projects in the workspace.
23:54:04 ERROR : Failed to closesw "C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test_bsp/system.mss'.
Design is not opened in the current session.


00:14:08 INFO  : Disconnected from the channel tcfchan#1.
00:14:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
00:14:10 INFO  : 'fpga -state' command is executed.
00:14:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:14:10 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
00:14:10 INFO  : 'jtag frequency' command is executed.
00:14:10 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:14:10 INFO  : Context for 'APU' is selected.
00:14:13 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
00:14:13 INFO  : Context for 'APU' is selected.
00:14:13 INFO  : 'stop' command is executed.
00:14:14 INFO  : 'ps7_init' command is executed.
00:14:14 INFO  : 'ps7_post_config' command is executed.
00:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:15 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:14:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

00:14:15 INFO  : Memory regions updated for context APU
00:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:14:15 INFO  : 'con' command is executed.
00:14:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

00:14:15 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
00:16:28 WARN  : Ignoring the file C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\PWM.h, as it is not a valid Hardware Specification file
00:24:15 INFO  : Disconnected from the channel tcfchan#2.
00:24:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
00:24:16 INFO  : 'fpga -state' command is executed.
00:24:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:16 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
00:24:16 INFO  : 'jtag frequency' command is executed.
00:24:16 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:24:16 INFO  : Context for 'APU' is selected.
00:24:16 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
00:24:16 INFO  : Context for 'APU' is selected.
00:24:16 INFO  : 'stop' command is executed.
00:24:17 INFO  : 'ps7_init' command is executed.
00:24:17 INFO  : 'ps7_post_config' command is executed.
00:24:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:24:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:18 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

00:24:18 INFO  : Memory regions updated for context APU
00:24:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:18 INFO  : 'con' command is executed.
00:24:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

00:24:18 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
00:28:45 INFO  : Disconnected from the channel tcfchan#3.
00:28:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
00:28:46 INFO  : 'fpga -state' command is executed.
00:28:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:46 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
00:28:46 INFO  : 'jtag frequency' command is executed.
00:28:46 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:46 INFO  : Context for 'APU' is selected.
00:28:46 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
00:28:46 INFO  : Context for 'APU' is selected.
00:28:47 INFO  : 'stop' command is executed.
00:28:47 INFO  : 'ps7_init' command is executed.
00:28:47 INFO  : 'ps7_post_config' command is executed.
00:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:48 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:28:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

00:28:48 INFO  : Memory regions updated for context APU
00:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:28:48 INFO  : 'con' command is executed.
00:28:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

00:28:48 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
00:30:53 INFO  : Disconnected from the channel tcfchan#4.
00:30:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
00:30:54 INFO  : 'fpga -state' command is executed.
00:30:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:30:55 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
00:30:55 INFO  : 'jtag frequency' command is executed.
00:30:55 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:30:55 INFO  : Context for 'APU' is selected.
00:30:55 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
00:30:55 INFO  : Context for 'APU' is selected.
00:30:55 INFO  : 'stop' command is executed.
00:30:56 INFO  : 'ps7_init' command is executed.
00:30:56 INFO  : 'ps7_post_config' command is executed.
00:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:30:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:57 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:30:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

00:30:57 INFO  : Memory regions updated for context APU
00:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:30:57 INFO  : 'con' command is executed.
00:30:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

00:30:57 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
08:01:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:01:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
08:01:29 INFO  : FPGA configured successfully with bitstream "C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/basicZturn_wrapper.bit"
08:01:53 INFO  : Disconnected from the channel tcfchan#5.
08:01:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
08:01:54 INFO  : 'fpga -state' command is executed.
08:01:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:01:55 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
08:01:55 INFO  : 'jtag frequency' command is executed.
08:01:55 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:01:55 INFO  : Context for 'APU' is selected.
08:01:55 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
08:01:55 INFO  : Context for 'APU' is selected.
08:01:55 INFO  : 'stop' command is executed.
08:01:56 INFO  : 'ps7_init' command is executed.
08:01:56 INFO  : 'ps7_post_config' command is executed.
08:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:01:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:01:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:01:57 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:01:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

08:01:57 INFO  : Memory regions updated for context APU
08:01:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:01:57 INFO  : 'con' command is executed.
08:01:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

08:01:57 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
08:02:48 INFO  : Disconnected from the channel tcfchan#6.
08:02:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
08:02:49 INFO  : 'fpga -state' command is executed.
08:02:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:02:49 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
08:02:49 INFO  : 'jtag frequency' command is executed.
08:02:49 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:02:49 INFO  : Context for 'APU' is selected.
08:02:49 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
08:02:49 INFO  : Context for 'APU' is selected.
08:02:49 INFO  : 'stop' command is executed.
08:02:50 INFO  : 'ps7_init' command is executed.
08:02:50 INFO  : 'ps7_post_config' command is executed.
08:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:02:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:02:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:02:51 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:02:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

08:02:51 INFO  : Memory regions updated for context APU
08:02:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:02:51 INFO  : 'con' command is executed.
08:02:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

08:02:51 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
08:03:37 INFO  : Disconnected from the channel tcfchan#7.
08:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
08:03:39 INFO  : 'fpga -state' command is executed.
08:03:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:03:39 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
08:03:39 INFO  : 'jtag frequency' command is executed.
08:03:39 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:03:39 INFO  : Context for 'APU' is selected.
08:03:39 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
08:03:39 INFO  : Context for 'APU' is selected.
08:03:39 INFO  : 'stop' command is executed.
08:03:40 INFO  : 'ps7_init' command is executed.
08:03:40 INFO  : 'ps7_post_config' command is executed.
08:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:03:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:03:41 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:03:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

08:03:41 INFO  : Memory regions updated for context APU
08:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:03:41 INFO  : 'con' command is executed.
08:03:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

08:03:41 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
08:04:15 INFO  : Disconnected from the channel tcfchan#8.
08:04:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
08:04:16 INFO  : 'fpga -state' command is executed.
08:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:04:16 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
08:04:16 INFO  : 'jtag frequency' command is executed.
08:04:16 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:04:16 INFO  : Context for 'APU' is selected.
08:04:16 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
08:04:16 INFO  : Context for 'APU' is selected.
08:04:16 INFO  : 'stop' command is executed.
08:04:17 INFO  : 'ps7_init' command is executed.
08:04:17 INFO  : 'ps7_post_config' command is executed.
08:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:04:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:04:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:04:19 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:04:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/gpio_test/Debug/gpio_test.elf
----------------End of Script----------------

08:04:19 INFO  : Memory regions updated for context APU
08:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:04:19 INFO  : 'con' command is executed.
08:04:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

08:04:19 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_gpio_test.elf_on_local.tcl'
08:04:48 INFO  : Disconnected from the channel tcfchan#9.
08:04:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
08:04:49 INFO  : 'fpga -state' command is executed.
08:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:04:50 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
08:04:50 INFO  : 'jtag frequency' command is executed.
08:04:50 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:04:50 INFO  : Context for 'APU' is selected.
08:04:50 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
08:04:50 INFO  : Context for 'APU' is selected.
08:04:50 INFO  : 'stop' command is executed.
08:04:51 INFO  : 'ps7_init' command is executed.
08:04:51 INFO  : 'ps7_post_config' command is executed.
08:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:04:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:04:51 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:04:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

08:04:51 INFO  : Memory regions updated for context APU
08:04:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:04:51 INFO  : 'con' command is executed.
08:04:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

08:04:51 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
08:18:34 INFO  : Disconnected from the channel tcfchan#10.
08:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
08:18:35 INFO  : 'fpga -state' command is executed.
08:18:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:18:36 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
08:18:36 INFO  : 'jtag frequency' command is executed.
08:18:36 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:18:36 INFO  : Context for 'APU' is selected.
08:18:36 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
08:18:36 INFO  : Context for 'APU' is selected.
08:18:36 INFO  : 'stop' command is executed.
08:18:37 INFO  : 'ps7_init' command is executed.
08:18:37 INFO  : 'ps7_post_config' command is executed.
08:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:18:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:18:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:18:37 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:18:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

08:18:38 INFO  : Memory regions updated for context APU
08:18:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:18:38 INFO  : 'con' command is executed.
08:18:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

08:18:38 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
08:21:15 INFO  : Disconnected from the channel tcfchan#11.
08:21:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
08:21:16 INFO  : 'fpga -state' command is executed.
08:21:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:21:16 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
08:21:16 INFO  : 'jtag frequency' command is executed.
08:21:16 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:21:17 INFO  : Context for 'APU' is selected.
08:21:17 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
08:21:17 INFO  : Context for 'APU' is selected.
08:21:17 INFO  : 'stop' command is executed.
08:21:17 INFO  : 'ps7_init' command is executed.
08:21:18 INFO  : 'ps7_post_config' command is executed.
08:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:21:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:21:18 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:21:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

08:21:18 INFO  : Memory regions updated for context APU
08:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:21:18 INFO  : 'con' command is executed.
08:21:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

08:21:18 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
08:54:21 INFO  : Disconnected from the channel tcfchan#12.
08:54:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
08:54:22 INFO  : 'fpga -state' command is executed.
08:54:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:54:22 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
08:54:22 INFO  : 'jtag frequency' command is executed.
08:54:22 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:54:22 INFO  : Context for 'APU' is selected.
08:54:22 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
08:54:22 INFO  : Context for 'APU' is selected.
08:54:22 INFO  : 'stop' command is executed.
08:54:23 INFO  : 'ps7_init' command is executed.
08:54:23 INFO  : 'ps7_post_config' command is executed.
08:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:24 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:54:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

08:54:24 INFO  : Memory regions updated for context APU
08:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:24 INFO  : 'con' command is executed.
08:54:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

08:54:24 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
08:54:49 INFO  : Disconnected from the channel tcfchan#13.
08:54:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
08:54:50 INFO  : 'fpga -state' command is executed.
08:54:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:54:50 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
08:54:50 INFO  : 'jtag frequency' command is executed.
08:54:50 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:54:50 INFO  : Context for 'APU' is selected.
08:54:50 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
08:54:50 INFO  : Context for 'APU' is selected.
08:54:50 INFO  : 'stop' command is executed.
08:54:51 INFO  : 'ps7_init' command is executed.
08:54:51 INFO  : 'ps7_post_config' command is executed.
08:54:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
08:54:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:52 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:54:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

08:54:52 INFO  : Memory regions updated for context APU
08:54:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:54:52 INFO  : 'con' command is executed.
08:54:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

08:54:52 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
09:24:11 INFO  : Disconnected from the channel tcfchan#14.
09:24:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
09:24:12 INFO  : 'fpga -state' command is executed.
09:24:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:12 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
09:24:12 INFO  : 'jtag frequency' command is executed.
09:24:12 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:24:12 INFO  : Context for 'APU' is selected.
09:24:12 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
09:24:12 INFO  : Context for 'APU' is selected.
09:24:12 INFO  : 'stop' command is executed.
09:24:13 INFO  : 'ps7_init' command is executed.
09:24:13 INFO  : 'ps7_post_config' command is executed.
09:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:24:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:24:14 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:24:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

09:24:14 INFO  : Memory regions updated for context APU
09:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:24:14 INFO  : 'con' command is executed.
09:24:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

09:24:14 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
09:43:10 INFO  : Disconnected from the channel tcfchan#15.
09:43:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
09:43:11 INFO  : 'fpga -state' command is executed.
09:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:11 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
09:43:11 INFO  : 'jtag frequency' command is executed.
09:43:11 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:43:11 INFO  : Context for 'APU' is selected.
09:43:11 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
09:43:11 INFO  : Context for 'APU' is selected.
09:43:11 INFO  : 'stop' command is executed.
09:43:12 INFO  : 'ps7_init' command is executed.
09:43:12 INFO  : 'ps7_post_config' command is executed.
09:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:13 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:43:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

09:43:13 INFO  : Memory regions updated for context APU
09:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:13 INFO  : 'con' command is executed.
09:43:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

09:43:13 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
09:43:27 INFO  : Disconnected from the channel tcfchan#16.
09:43:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
09:43:28 INFO  : 'fpga -state' command is executed.
09:43:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:29 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
09:43:29 INFO  : 'jtag frequency' command is executed.
09:43:29 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:43:29 INFO  : Context for 'APU' is selected.
09:43:29 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
09:43:29 INFO  : Context for 'APU' is selected.
09:43:29 INFO  : 'stop' command is executed.
09:43:30 INFO  : 'ps7_init' command is executed.
09:43:30 INFO  : 'ps7_post_config' command is executed.
09:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:43:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:30 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:43:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

09:43:31 INFO  : Memory regions updated for context APU
09:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:43:31 INFO  : 'con' command is executed.
09:43:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

09:43:31 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
10:15:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
10:15:52 INFO  : FPGA configured successfully with bitstream "C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/basicZturn_wrapper.bit"
10:16:12 INFO  : Disconnected from the channel tcfchan#17.
10:16:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
10:16:13 INFO  : 'fpga -state' command is executed.
10:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:13 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:16:13 INFO  : 'jtag frequency' command is executed.
10:16:13 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:16:13 INFO  : Context for 'APU' is selected.
10:16:13 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
10:16:13 INFO  : Context for 'APU' is selected.
10:16:13 INFO  : 'stop' command is executed.
10:16:14 INFO  : 'ps7_init' command is executed.
10:16:14 INFO  : 'ps7_post_config' command is executed.
10:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:16:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:15 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

10:16:15 INFO  : Memory regions updated for context APU
10:16:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:15 INFO  : 'con' command is executed.
10:16:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

10:16:15 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
10:17:15 INFO  : Disconnected from the channel tcfchan#18.
10:17:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
10:17:16 INFO  : 'fpga -state' command is executed.
10:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:16 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:17:16 INFO  : 'jtag frequency' command is executed.
10:17:16 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:17:16 INFO  : Context for 'APU' is selected.
10:17:16 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
10:17:16 INFO  : Context for 'APU' is selected.
10:17:16 INFO  : 'stop' command is executed.
10:17:17 INFO  : 'ps7_init' command is executed.
10:17:17 INFO  : 'ps7_post_config' command is executed.
10:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:18 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

10:17:18 INFO  : Memory regions updated for context APU
10:17:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:18 INFO  : 'con' command is executed.
10:17:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

10:17:18 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
16:50:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1492937120603,  Project:1492869058544
16:50:07 INFO  : Project basicZturn_wrapper_hw_platform_0's source hardware specification located at C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:50:21 INFO  : Copied contents of C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper.hdf into \basicZturn_wrapper_hw_platform_0\system.hdf.
16:50:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:50:41 INFO  : 
16:50:41 INFO  : Updating hardware inferred compiler options for PWM_TEST.
16:50:42 INFO  : Updating hardware inferred compiler options for gpio_test.
16:50:42 INFO  : Clearing existing target manager status.
16:50:42 INFO  : Closing and re-opening the MSS file of ther project gpio_test_bsp
16:50:43 INFO  : Closing and re-opening the MSS file of ther project gpio_test_bsp
16:50:44 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:50:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:54:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
16:55:07 INFO  : FPGA configured successfully with bitstream "C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/basicZturn_wrapper.bit"
16:55:16 INFO  : Disconnected from the channel tcfchan#19.
16:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
16:55:18 INFO  : 'fpga -state' command is executed.
16:55:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:18 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:55:18 INFO  : 'jtag frequency' command is executed.
16:55:18 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:18 INFO  : Context for 'APU' is selected.
16:55:18 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
16:55:18 INFO  : Context for 'APU' is selected.
16:55:18 INFO  : 'stop' command is executed.
16:55:19 INFO  : 'ps7_init' command is executed.
16:55:19 INFO  : 'ps7_post_config' command is executed.
16:55:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:20 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

16:55:20 INFO  : Memory regions updated for context APU
16:55:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:20 INFO  : 'con' command is executed.
16:55:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

16:55:20 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
21:32:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
21:32:57 INFO  : FPGA configured successfully with bitstream "C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/basicZturn_wrapper.bit"
21:33:07 INFO  : Disconnected from the channel tcfchan#20.
21:33:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
21:33:09 INFO  : 'fpga -state' command is executed.
21:33:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:09 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:33:09 INFO  : 'jtag frequency' command is executed.
21:33:09 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:09 INFO  : Context for 'APU' is selected.
21:33:09 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
21:33:09 INFO  : Context for 'APU' is selected.
21:33:09 INFO  : 'stop' command is executed.
21:33:10 INFO  : 'ps7_init' command is executed.
21:33:10 INFO  : 'ps7_post_config' command is executed.
21:33:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:33:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:11 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:33:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

21:33:11 INFO  : Memory regions updated for context APU
21:33:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:33:11 INFO  : 'con' command is executed.
21:33:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

21:33:11 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
21:59:42 INFO  : Disconnected from the channel tcfchan#21.
21:59:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
21:59:43 INFO  : 'fpga -state' command is executed.
21:59:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:44 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
21:59:44 INFO  : 'jtag frequency' command is executed.
21:59:44 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:44 INFO  : Context for 'APU' is selected.
21:59:44 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
21:59:44 INFO  : Context for 'APU' is selected.
21:59:44 INFO  : 'stop' command is executed.
21:59:45 INFO  : 'ps7_init' command is executed.
21:59:45 INFO  : 'ps7_post_config' command is executed.
21:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:45 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

21:59:45 INFO  : Memory regions updated for context APU
21:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:46 INFO  : 'con' command is executed.
21:59:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

21:59:46 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
22:00:43 INFO  : Disconnected from the channel tcfchan#22.
22:00:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:00:44 INFO  : 'fpga -state' command is executed.
22:00:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:45 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:00:45 INFO  : 'jtag frequency' command is executed.
22:00:45 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:00:45 INFO  : Context for 'APU' is selected.
22:00:45 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:00:45 INFO  : Context for 'APU' is selected.
22:00:45 INFO  : 'stop' command is executed.
22:00:46 INFO  : 'ps7_init' command is executed.
22:00:46 INFO  : 'ps7_post_config' command is executed.
22:00:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:00:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:46 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

22:00:46 INFO  : Memory regions updated for context APU
22:00:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:47 INFO  : 'con' command is executed.
22:00:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:00:47 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
22:01:41 INFO  : Disconnected from the channel tcfchan#23.
22:01:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:01:42 INFO  : 'fpga -state' command is executed.
22:01:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:42 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:01:43 INFO  : 'jtag frequency' command is executed.
22:01:43 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:43 INFO  : Context for 'APU' is selected.
22:01:43 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:01:43 INFO  : Context for 'APU' is selected.
22:01:43 INFO  : 'stop' command is executed.
22:01:43 INFO  : 'ps7_init' command is executed.
22:01:43 INFO  : 'ps7_post_config' command is executed.
22:01:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:01:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:44 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

22:01:44 INFO  : Memory regions updated for context APU
22:01:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:45 INFO  : 'con' command is executed.
22:01:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:01:45 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
22:11:23 INFO  : Disconnected from the channel tcfchan#24.
22:11:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:11:24 INFO  : 'fpga -state' command is executed.
22:11:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:25 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:11:25 INFO  : 'jtag frequency' command is executed.
22:11:25 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:25 INFO  : Context for 'APU' is selected.
22:11:25 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:11:25 INFO  : Context for 'APU' is selected.
22:11:25 INFO  : 'stop' command is executed.
22:11:26 INFO  : 'ps7_init' command is executed.
22:11:26 INFO  : 'ps7_post_config' command is executed.
22:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:11:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:26 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

22:11:26 INFO  : Memory regions updated for context APU
22:11:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:27 INFO  : 'con' command is executed.
22:11:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:11:27 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
22:21:19 INFO  : Disconnected from the channel tcfchan#25.
22:21:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:21:20 INFO  : 'fpga -state' command is executed.
22:21:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:20 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:21:20 INFO  : 'jtag frequency' command is executed.
22:21:20 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:21:20 INFO  : Context for 'APU' is selected.
22:21:20 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:21:20 INFO  : Context for 'APU' is selected.
22:21:20 INFO  : 'stop' command is executed.
22:21:21 INFO  : 'ps7_init' command is executed.
22:21:21 INFO  : 'ps7_post_config' command is executed.
22:21:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:21:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:22 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

22:21:22 INFO  : Memory regions updated for context APU
22:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:22 INFO  : 'con' command is executed.
22:21:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:21:22 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
22:33:18 INFO  : Disconnected from the channel tcfchan#26.
22:33:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:33:19 INFO  : 'fpga -state' command is executed.
22:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:19 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:33:19 INFO  : 'jtag frequency' command is executed.
22:33:19 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:33:19 INFO  : Context for 'APU' is selected.
22:33:19 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:33:19 INFO  : Context for 'APU' is selected.
22:33:19 INFO  : 'stop' command is executed.
22:33:20 INFO  : 'ps7_init' command is executed.
22:33:20 INFO  : 'ps7_post_config' command is executed.
22:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:21 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

22:33:21 INFO  : Memory regions updated for context APU
22:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:21 INFO  : 'con' command is executed.
22:33:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:33:21 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
22:35:44 INFO  : Disconnected from the channel tcfchan#27.
22:35:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:35:45 INFO  : 'fpga -state' command is executed.
22:35:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:46 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:35:46 INFO  : 'jtag frequency' command is executed.
22:35:46 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:35:46 INFO  : Context for 'APU' is selected.
22:35:46 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:35:46 INFO  : Context for 'APU' is selected.
22:35:46 INFO  : 'stop' command is executed.
22:35:47 INFO  : 'ps7_init' command is executed.
22:35:47 INFO  : 'ps7_post_config' command is executed.
22:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:47 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

22:35:47 INFO  : Memory regions updated for context APU
22:35:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:48 INFO  : 'con' command is executed.
22:35:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:35:48 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
22:37:00 INFO  : Disconnected from the channel tcfchan#28.
22:37:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:37:01 INFO  : 'fpga -state' command is executed.
22:37:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:01 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:37:01 INFO  : 'jtag frequency' command is executed.
22:37:01 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:01 INFO  : Context for 'APU' is selected.
22:37:01 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:37:02 INFO  : Context for 'APU' is selected.
22:37:02 INFO  : 'stop' command is executed.
22:37:02 INFO  : 'ps7_init' command is executed.
22:37:02 INFO  : 'ps7_post_config' command is executed.
22:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:03 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

22:37:03 INFO  : Memory regions updated for context APU
22:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:03 INFO  : 'con' command is executed.
22:37:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:37:03 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
22:38:24 INFO  : Disconnected from the channel tcfchan#29.
22:38:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:38:25 INFO  : 'fpga -state' command is executed.
22:38:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:25 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:38:25 INFO  : 'jtag frequency' command is executed.
22:38:25 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:38:25 INFO  : Context for 'APU' is selected.
22:38:25 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:38:25 INFO  : Context for 'APU' is selected.
22:38:25 INFO  : 'stop' command is executed.
22:38:26 INFO  : 'ps7_init' command is executed.
22:38:26 INFO  : 'ps7_post_config' command is executed.
22:38:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:38:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:27 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

22:38:27 INFO  : Memory regions updated for context APU
22:38:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:27 INFO  : 'con' command is executed.
22:38:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:38:27 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
22:53:36 INFO  : Disconnected from the channel tcfchan#30.
22:53:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:53:37 INFO  : 'fpga -state' command is executed.
22:53:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:37 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:53:37 INFO  : 'jtag frequency' command is executed.
22:53:37 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:37 INFO  : Context for 'APU' is selected.
22:53:37 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:53:37 INFO  : Context for 'APU' is selected.
22:53:37 INFO  : 'stop' command is executed.
22:53:38 INFO  : 'ps7_init' command is executed.
22:53:38 INFO  : 'ps7_post_config' command is executed.
22:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:39 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

22:53:39 INFO  : Memory regions updated for context APU
22:53:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:39 INFO  : 'con' command is executed.
22:53:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:53:39 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
22:54:44 INFO  : Disconnected from the channel tcfchan#31.
22:54:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:54:45 INFO  : 'fpga -state' command is executed.
22:54:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:45 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:54:45 INFO  : 'jtag frequency' command is executed.
22:54:45 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:45 INFO  : Context for 'APU' is selected.
22:54:45 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:54:45 INFO  : Context for 'APU' is selected.
22:54:45 INFO  : 'stop' command is executed.
22:54:46 INFO  : 'ps7_init' command is executed.
22:54:46 INFO  : 'ps7_post_config' command is executed.
22:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:54:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:47 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

22:54:47 INFO  : Memory regions updated for context APU
22:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:47 INFO  : 'con' command is executed.
22:54:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:54:47 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
22:55:48 INFO  : Disconnected from the channel tcfchan#32.
22:55:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:55:49 INFO  : 'fpga -state' command is executed.
22:55:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:50 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:55:50 INFO  : 'jtag frequency' command is executed.
22:55:50 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:55:50 INFO  : Context for 'APU' is selected.
22:55:50 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:55:50 INFO  : Context for 'APU' is selected.
22:55:50 INFO  : 'stop' command is executed.
22:55:51 INFO  : 'ps7_init' command is executed.
22:55:51 INFO  : 'ps7_post_config' command is executed.
22:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:52 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

22:55:52 INFO  : Memory regions updated for context APU
22:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:52 INFO  : 'con' command is executed.
22:55:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:55:52 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
22:58:38 INFO  : Disconnected from the channel tcfchan#33.
22:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:58:39 INFO  : 'fpga -state' command is executed.
22:58:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:40 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:58:40 INFO  : 'jtag frequency' command is executed.
22:58:40 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:58:40 INFO  : Context for 'APU' is selected.
22:58:40 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:58:40 INFO  : Context for 'APU' is selected.
22:58:40 INFO  : 'stop' command is executed.
22:58:41 INFO  : 'ps7_init' command is executed.
22:58:41 INFO  : 'ps7_post_config' command is executed.
22:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:41 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

22:58:41 INFO  : Memory regions updated for context APU
22:58:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:42 INFO  : 'con' command is executed.
22:58:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:58:42 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
22:59:44 INFO  : Disconnected from the channel tcfchan#34.
22:59:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
22:59:46 INFO  : 'fpga -state' command is executed.
22:59:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:46 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
22:59:46 INFO  : 'jtag frequency' command is executed.
22:59:46 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:46 INFO  : Context for 'APU' is selected.
22:59:46 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
22:59:46 INFO  : Context for 'APU' is selected.
22:59:46 INFO  : 'stop' command is executed.
22:59:47 INFO  : 'ps7_init' command is executed.
22:59:47 INFO  : 'ps7_post_config' command is executed.
22:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:48 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

22:59:48 INFO  : Memory regions updated for context APU
22:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:48 INFO  : 'con' command is executed.
22:59:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

22:59:48 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
23:00:30 INFO  : Disconnected from the channel tcfchan#35.
23:00:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
23:00:32 INFO  : 'fpga -state' command is executed.
23:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:00:32 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
23:00:32 INFO  : 'jtag frequency' command is executed.
23:00:32 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:00:32 INFO  : Context for 'APU' is selected.
23:00:32 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
23:00:32 INFO  : Context for 'APU' is selected.
23:00:32 INFO  : 'stop' command is executed.
23:00:33 INFO  : 'ps7_init' command is executed.
23:00:33 INFO  : 'ps7_post_config' command is executed.
23:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:00:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:34 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:00:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

23:00:34 INFO  : Memory regions updated for context APU
23:00:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:00:34 INFO  : 'con' command is executed.
23:00:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

23:00:34 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
23:01:08 INFO  : Disconnected from the channel tcfchan#36.
23:01:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
23:01:10 INFO  : 'fpga -state' command is executed.
23:01:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:10 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
23:01:10 INFO  : 'jtag frequency' command is executed.
23:01:10 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:01:10 INFO  : Context for 'APU' is selected.
23:01:10 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
23:01:10 INFO  : Context for 'APU' is selected.
23:01:10 INFO  : 'stop' command is executed.
23:01:11 INFO  : 'ps7_init' command is executed.
23:01:11 INFO  : 'ps7_post_config' command is executed.
23:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:12 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

23:01:12 INFO  : Memory regions updated for context APU
23:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:12 INFO  : 'con' command is executed.
23:01:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

23:01:12 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
23:07:14 INFO  : Disconnected from the channel tcfchan#37.
23:07:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0} -index 1' command is executed.
23:07:15 INFO  : 'fpga -state' command is executed.
23:07:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:15 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
23:07:15 INFO  : 'jtag frequency' command is executed.
23:07:15 INFO  : Sourcing of 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:07:15 INFO  : Context for 'APU' is selected.
23:07:15 INFO  : Hardware design information is loaded from 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf'.
23:07:15 INFO  : Context for 'APU' is selected.
23:07:15 INFO  : 'stop' command is executed.
23:07:16 INFO  : 'ps7_init' command is executed.
23:07:16 INFO  : 'ps7_post_config' command is executed.
23:07:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:07:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:17 INFO  : The application 'C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
loadhw C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
dow C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/PWM_TEST/Debug/PWM_TEST.elf
----------------End of Script----------------

23:07:17 INFO  : Memory regions updated for context APU
23:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:17 INFO  : 'con' command is executed.
23:07:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB 00000000000000"} -index 0
con
----------------End of Script----------------

23:07:17 INFO  : Launch script is exported to file 'C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_pwm_test.elf_on_local.tcl'
23:25:21 INFO  : Disconnected from the channel tcfchan#38.
23:25:26 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:13:20 INFO  : Registering command handlers for SDK TCF services
17:13:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\temp_xsdb_launch_script.tcl
17:13:22 INFO  : XSCT server has started successfully.
17:13:23 INFO  : Successfully done setting XSCT server connection channel  
17:13:23 INFO  : Successfully done setting SDK workspace  
17:13:23 INFO  : Restoring local repository preferences: 
		 C:\Xilinx\Vivado\2016.4\data\ip\partners\diligent\PWM_2.0
17:15:42 ERROR : (XSDB Server)R6025
- pure virtual function call

17:15:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\temp_xsdb_launch_script.tcl
17:15:54 INFO  : XSCT server has started successfully.
17:17:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::create_directory: ??????????: "C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\baremetal_openAMP_app_bsp\ps7_cortexa9_1/libsrc/libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo"

17:17:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::create_directory: ??????????: "C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\baremetal_openAMP_app_bsp\ps7_cortexa9_1/libsrc/libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo"

17:17:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_openamp_v1_2::generate : couldn't open "src/open-amp/cmake/platforms/toolchain.cmake": no such file or directory
    while executing
"open "src/open-amp/cmake/platforms/${toolchain_cmake}.cmake" w"
    (procedure "::sw_openamp_v1_2::generate" line 35)
    invoked from within
"::sw_openamp_v1_2::generate openamp"

17:17:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

17:17:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

17:17:22 ERROR : Error generating bsp sources: Failed in generating sources
17:17:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::create_directory: ??????????: "C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\baremetal_openAMP_app_bsp\ps7_cortexa9_1/libsrc/libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo"

17:17:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::create_directory: ??????????: "C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\baremetal_openAMP_app_bsp\ps7_cortexa9_1/libsrc/libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo"

17:17:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_openamp_v1_2::generate : couldn't open "src/open-amp/cmake/platforms/toolchain.cmake": no such file or directory
    while executing
"open "src/open-amp/cmake/platforms/${toolchain_cmake}.cmake" w"
    (procedure "::sw_openamp_v1_2::generate" line 35)
    invoked from within
"::sw_openamp_v1_2::generate openamp"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

17:17:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

17:17:35 ERROR : Error generating bsp sources: Failed in generating sources
17:17:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::create_directory: ??????????: "C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\baremetal_openAMP_app_bsp\ps7_cortexa9_1/libsrc/libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo"

17:17:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::create_directory: ??????????: "C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\baremetal_openAMP_app_bsp\ps7_cortexa9_1/libsrc/libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo"

17:17:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_openamp_v1_2::generate : couldn't open "src/open-amp/cmake/platforms/toolchain.cmake": no such file or directory
    while executing
"open "src/open-amp/cmake/platforms/${toolchain_cmake}.cmake" w"
    (procedure "::sw_openamp_v1_2::generate" line 35)
    invoked from within
"::sw_openamp_v1_2::generate openamp"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

17:17:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

17:17:49 ERROR : Error generating bsp sources: Failed in generating sources
17:18:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::create_directory: ??????????: "C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\baremetal_openAMP_app_bsp\ps7_cortexa9_1/libsrc/libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo"

17:18:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::create_directory: ??????????: "C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\baremetal_openAMP_app_bsp\ps7_cortexa9_1/libsrc/libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo"

17:18:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_openamp_v1_2::generate : couldn't open "src/open-amp/cmake/platforms/toolchain.cmake": no such file or directory
    while executing
"open "src/open-amp/cmake/platforms/${toolchain_cmake}.cmake" w"
    (procedure "::sw_openamp_v1_2::generate" line 35)
    invoked from within
"::sw_openamp_v1_2::generate openamp"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

17:18:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

17:18:04 ERROR : Error generating bsp sources: Failed in generating sources
17:19:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\temp_xsdb_launch_script.tcl
17:19:29 INFO  : XSCT server has started successfully.
17:21:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::copy_file: ???????????: "C:/Xilinx/SDK/2016.4/data\embeddedsw\ThirdParty\sw_services\libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo\CMakeLists.txt", "C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\cpu1_openamp_bsp\ps7_cortexa9_1/libsrc/libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo\CMakeLists.txt"

17:21:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::copy_file: ???????????: "C:/Xilinx/SDK/2016.4/data\embeddedsw\ThirdParty\sw_services\libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo\CMakeLists.txt", "C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\cpu1_openamp_bsp\ps7_cortexa9_1/libsrc/libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo\CMakeLists.txt"

17:22:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_openamp_v1_2::generate : couldn't open "src/open-amp/cmake/platforms/toolchain.cmake": no such file or directory
    while executing
"open "src/open-amp/cmake/platforms/${toolchain_cmake}.cmake" w"
    (procedure "::sw_openamp_v1_2::generate" line 35)
    invoked from within
"::sw_openamp_v1_2::generate openamp"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

17:22:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

17:22:02 ERROR : Error generating bsp sources: Failed in generating sources
17:31:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::create_directory: ??????????: "C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\standalone_bsp_cpu1\ps7_cortexa9_1/libsrc/libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo"

17:31:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::create_directory: ??????????: "C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\standalone_bsp_cpu1\ps7_cortexa9_1/libsrc/libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo"

17:32:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_libmetal_v1_1::generate : Failed to generate cmake files.
    while executing
"error "Failed to generate cmake files.""
    (procedure "::sw_libmetal_v1_1::generate" line 77)
    invoked from within
"::sw_libmetal_v1_1::generate libmetal"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

17:32:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

17:32:01 ERROR : Error generating bsp sources: Failed in generating sources
17:32:01 ERROR : Failed to regenerate sources for BSP project standalone_bsp_cpu1
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
17:37:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\temp_xsdb_launch_script.tcl
17:37:32 INFO  : XSCT server has started successfully.
17:37:32 INFO  : Successfully done setting XSCT server connection channel  
17:37:32 INFO  : Successfully done setting SDK workspace  
17:37:32 INFO  : Restoring local repository preferences: 
		 C:\Xilinx\Vivado\2016.4\data\ip\partners\diligent\PWM_2.0
17:37:38 INFO  : Registering command handlers for SDK TCF services
17:37:38 INFO  : Processing command line option -hwspec C:/Users/vivoz/Documents/WORK_FPGA/Xilinx/Vivado_project_on_Zturn/with_new_board_def_file/ver201604template/ver201604template.sdk/basicZturn_wrapper.hdf.
17:37:38 INFO  : Checking for hwspec changes in the project basicZturn_wrapper_hw_platform_0.
17:38:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::create_directory: ??????????: "C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\standalone_bsp_cpu1\ps7_cortexa9_1/libsrc/libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo"

17:38:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::create_directory: ??????????: "C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\standalone_bsp_cpu1\ps7_cortexa9_1/libsrc/libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo"

17:38:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_libmetal_v1_1::generate : Failed to generate cmake files.
    while executing
"error "Failed to generate cmake files.""
    (procedure "::sw_libmetal_v1_1::generate" line 77)
    invoked from within
"::sw_libmetal_v1_1::generate libmetal"

17:38:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

17:38:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

17:38:04 ERROR : Error generating bsp sources: Failed in generating sources
17:38:04 ERROR : Failed to regenerate sources for BSP project standalone_bsp_cpu1
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
17:41:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::create_directory: ??????????: "C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\standalone_bsp_cpu1\ps7_cortexa9_1/libsrc/libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo"

17:41:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::create_directory: ??????????: "C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\Vivado_project_on_Zturn\with_new_board_def_file\ver201604template\ver201604template.sdk\standalone_bsp_cpu1\ps7_cortexa9_1/libsrc/libmetal_v1_1/src\libmetal\examples\system\generic\zynqmp_r5\zynqmp_amp_demo"

17:41:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_libmetal_v1_1::generate : Failed to generate cmake files.
    while executing
"error "Failed to generate cmake files.""
    (procedure "::sw_libmetal_v1_1::generate" line 77)
    invoked from within
"::sw_libmetal_v1_1::generate libmetal"

17:41:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

17:41:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

17:41:55 ERROR : Error generating bsp sources: Failed in generating sources
17:41:55 ERROR : Failed to regenerate sources for BSP project standalone_bsp_cpu1
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
18:02:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_libmetal_v1_1::generate : Failed to generate cmake files.
    while executing
"error "Failed to generate cmake files.""
    (procedure "::sw_libmetal_v1_1::generate" line 77)
    invoked from within
"::sw_libmetal_v1_1::generate libmetal"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

18:02:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

18:02:20 ERROR : Error generating bsp sources: Failed in generating sources
18:02:20 ERROR : Failed to generate sources for BSP project cpu1_bsp
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
18:03:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_libmetal_v1_1::generate : Failed to generate cmake files.
    while executing
"error "Failed to generate cmake files.""
    (procedure "::sw_libmetal_v1_1::generate" line 77)
    invoked from within
"::sw_libmetal_v1_1::generate libmetal"

18:03:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

18:03:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

18:03:02 ERROR : Error generating bsp sources: Failed in generating sources
18:03:02 ERROR : Failed to regenerate sources for BSP project cpu1_bsp
org.eclipse.core.runtime.CoreException: Internal error occurred while generating bsp sources. Please check the SDK Log view for further details.
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:178)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
18:06:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\temp_xsdb_launch_script.tcl
18:06:57 INFO  : XSCT server has started successfully.
18:06:57 INFO  : Successfully done setting XSCT server connection channel  
18:06:58 INFO  : Successfully done setting SDK workspace  
18:06:58 INFO  : Restoring local repository preferences: 
		 C:\Xilinx\Vivado\2016.4\data\ip\partners\diligent\PWM_2.0
18:07:02 INFO  : Registering command handlers for SDK TCF services
18:09:01 ERROR : (XSDB Server)R6025
- pure virtual function call

18:09:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\temp_xsdb_launch_script.tcl
18:09:11 INFO  : XSCT server has started successfully.
18:09:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\temp_xsdb_launch_script.tcl
18:09:38 INFO  : XSCT server has started successfully.
18:39:26 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\temp_xsdb_launch_script.tcl
18:39:28 INFO  : XSCT server has started successfully.
18:39:31 ERROR : (XSDB Server)R6025
- pure virtual function call

18:39:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\temp_xsdb_launch_script.tcl
18:39:38 INFO  : XSCT server has started successfully.
21:53:27 INFO  : No changes in MSS file content so not generating sources.
22:14:05 INFO  : Refreshed build settings on project cpu1_echo
08:41:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\temp_xsdb_launch_script.tcl
08:41:18 INFO  : XSCT server has started successfully.
08:41:47 ERROR : (XSDB Server)R6025
- pure virtual function call

08:41:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\temp_xsdb_launch_script.tcl
08:41:51 INFO  : XSCT server has started successfully.
08:42:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\temp_xsdb_launch_script.tcl
08:42:58 INFO  : XSCT server has started successfully.
10:07:26 ERROR : (XSDB Server)R6025
- pure virtual function call

10:07:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\vivoz\Documents\WORK_FPGA\Xilinx\ver201604template\ver201604template.sdk\temp_xsdb_launch_script.tcl
10:07:32 INFO  : XSCT server has started successfully.
