	component system is
		port (
			clk_clk              : in    std_logic                     := 'X';             -- clk
			reset_reset_n        : in    std_logic                     := 'X';             -- reset_n
			sdram_addr           : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba             : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n          : out   std_logic;                                        -- cas_n
			sdram_cke            : out   std_logic;                                        -- cke
			sdram_cs_n           : out   std_logic;                                        -- cs_n
			sdram_dq             : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm            : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n          : out   std_logic;                                        -- ras_n
			sdram_we_n           : out   std_logic;                                        -- we_n
			epcs_dclk            : out   std_logic;                                        -- dclk
			epcs_sce             : out   std_logic;                                        -- sce
			epcs_sdo             : out   std_logic;                                        -- sdo
			epcs_data0           : in    std_logic                     := 'X';             -- data0
			uart_wifi_rxd        : in    std_logic                     := 'X';             -- rxd
			uart_wifi_txd        : out   std_logic;                                        -- txd
			pio_led_green_export : out   std_logic_vector(6 downto 0);                     -- export
			pio_key_export       : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			pio_sw_export        : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			dm9000e_CMD          : out   std_logic;                                        -- CMD
			dm9000e_DATA         : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DATA
			dm9000e_WE_N         : out   std_logic;                                        -- WE_N
			dm9000e_OE_N         : out   std_logic;                                        -- OE_N
			dm9000e_CE_N         : out   std_logic;                                        -- CE_N
			dm9000e_INT          : in    std_logic                     := 'X';             -- INT
			dm9000e_RESET_N      : out   std_logic;                                        -- RESET_N
			spi_0_MISO           : in    std_logic                     := 'X';             -- MISO
			spi_0_MOSI           : out   std_logic;                                        -- MOSI
			spi_0_SCLK           : out   std_logic;                                        -- SCLK
			spi_0_SS_n           : out   std_logic;                                        -- SS_n
			pio_vscodec_export   : out   std_logic_vector(2 downto 0);                     -- export
			pio_int3_export      : in    std_logic                     := 'X'              -- export
		);
	end component system;

