

================================================================
== Vitis HLS Report for 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'
================================================================
* Date:           Sat Apr 12 12:19:04 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.996 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_3  |       64|       64|         2|          2|        100|    32|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    104|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|       0|     69|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    122|    -|
|Register         |        -|    -|     160|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     160|    295|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |add_42ns_42ns_42_1_1_U342   |add_42ns_42ns_42_1_1   |        0|   1|  0|   0|    0|
    |mul_24ns_25s_49_1_1_U340    |mul_24ns_25s_49_1_1    |        0|   2|  0|  26|    0|
    |sparsemux_17_3_25_1_1_U341  |sparsemux_17_3_25_1_1  |        0|   0|  0|  43|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   3|  0|  69|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln71_fu_344_p2       |         +|   0|  0|  13|           6|           1|
    |i_14_fu_356_p2           |         +|   0|  0|  10|           3|           1|
    |k_1_fu_496_p2            |         +|   0|  0|  12|           4|           1|
    |icmp_ln71_fu_338_p2      |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln74_1_fu_501_p2    |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln74_fu_362_p2      |      icmp|   0|  0|  12|           4|           5|
    |select_ln71_1_fu_376_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln71_2_fu_461_p3  |    select|   0|  0|  24|           1|           1|
    |select_ln71_fu_368_p3    |    select|   0|  0|   4|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 104|          30|          25|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |C_12_load_fu_134                      |   9|          2|   25|         50|
    |C_14_load_fu_138                      |   9|          2|   25|         50|
    |C_16_load_fu_142                      |   9|          2|   25|         50|
    |C_fu_114                              |   9|          2|   25|         50|
    |C_load_fu_130                         |   9|          2|   25|         50|
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_k_load               |   9|          2|    4|          8|
    |i_fu_122                              |   9|          2|    3|          6|
    |indvar_flatten_fu_126                 |   9|          2|    6|         12|
    |k_fu_118                              |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 122|         27|  153|        307|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |C_12_load_fu_134       |  25|   0|   25|          0|
    |C_14_load_fu_138       |  25|   0|   25|          0|
    |C_16_load_fu_142       |  25|   0|   25|          0|
    |C_fu_114               |  25|   0|   25|          0|
    |C_load_fu_130          |  25|   0|   25|          0|
    |add_ln71_reg_620       |   6|   0|    6|          0|
    |ap_CS_fsm              |   2|   0|    2|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i_fu_122               |   3|   0|    3|          0|
    |icmp_ln74_reg_625      |   1|   0|    1|          0|
    |indvar_flatten_fu_126  |   6|   0|    6|          0|
    |k_fu_118               |   4|   0|    4|          0|
    |select_ln71_1_reg_635  |   3|   0|    3|          0|
    |select_ln71_reg_630    |   4|   0|    4|          0|
    |trunc_ln71_reg_640     |   2|   0|    2|          0|
    |trunc_ln74_reg_684     |   3|   0|    3|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 160|   0|  160|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  forwardPropagation<8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|weights_0_address0    |  out|    2|   ap_memory|                                                          weights_0|         array|
|weights_0_ce0         |  out|    1|   ap_memory|                                                          weights_0|         array|
|weights_0_q0          |   in|   25|   ap_memory|                                                          weights_0|         array|
|weights_1_address0    |  out|    2|   ap_memory|                                                          weights_1|         array|
|weights_1_ce0         |  out|    1|   ap_memory|                                                          weights_1|         array|
|weights_1_q0          |   in|   25|   ap_memory|                                                          weights_1|         array|
|weights_2_address0    |  out|    2|   ap_memory|                                                          weights_2|         array|
|weights_2_ce0         |  out|    1|   ap_memory|                                                          weights_2|         array|
|weights_2_q0          |   in|   25|   ap_memory|                                                          weights_2|         array|
|weights_3_address0    |  out|    2|   ap_memory|                                                          weights_3|         array|
|weights_3_ce0         |  out|    1|   ap_memory|                                                          weights_3|         array|
|weights_3_q0          |   in|   25|   ap_memory|                                                          weights_3|         array|
|weights_4_address0    |  out|    2|   ap_memory|                                                          weights_4|         array|
|weights_4_ce0         |  out|    1|   ap_memory|                                                          weights_4|         array|
|weights_4_q0          |   in|   25|   ap_memory|                                                          weights_4|         array|
|weights_5_address0    |  out|    2|   ap_memory|                                                          weights_5|         array|
|weights_5_ce0         |  out|    1|   ap_memory|                                                          weights_5|         array|
|weights_5_q0          |   in|   25|   ap_memory|                                                          weights_5|         array|
|weights_6_address0    |  out|    2|   ap_memory|                                                          weights_6|         array|
|weights_6_ce0         |  out|    1|   ap_memory|                                                          weights_6|         array|
|weights_6_q0          |   in|   25|   ap_memory|                                                          weights_6|         array|
|weights_7_address0    |  out|    2|   ap_memory|                                                          weights_7|         array|
|weights_7_ce0         |  out|    1|   ap_memory|                                                          weights_7|         array|
|weights_7_q0          |   in|   25|   ap_memory|                                                          weights_7|         array|
|input_0_address0      |  out|    3|   ap_memory|                                                            input_0|         array|
|input_0_ce0           |  out|    1|   ap_memory|                                                            input_0|         array|
|input_0_q0            |   in|   24|   ap_memory|                                                            input_0|         array|
|C_16_load_out         |  out|   25|      ap_vld|                                                      C_16_load_out|       pointer|
|C_16_load_out_ap_vld  |  out|    1|      ap_vld|                                                      C_16_load_out|       pointer|
|C_14_load_out         |  out|   25|      ap_vld|                                                      C_14_load_out|       pointer|
|C_14_load_out_ap_vld  |  out|    1|      ap_vld|                                                      C_14_load_out|       pointer|
|C_12_load_out         |  out|   25|      ap_vld|                                                      C_12_load_out|       pointer|
|C_12_load_out_ap_vld  |  out|    1|      ap_vld|                                                      C_12_load_out|       pointer|
|C_load_out            |  out|   25|      ap_vld|                                                         C_load_out|       pointer|
|C_load_out_ap_vld     |  out|    1|      ap_vld|                                                         C_load_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

