#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x556f4d5e34a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x556f4d6b1c50 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x556f4d6dffb0_0 .net "active", 0 0, L_0x556f4d6fab00;  1 drivers
v0x556f4d6e0070_0 .var "clk", 0 0;
v0x556f4d6e0110_0 .var "clk_enable", 0 0;
v0x556f4d6e0200_0 .net "data_address", 31 0, L_0x556f4d6f86d0;  1 drivers
v0x556f4d6e02a0_0 .net "data_read", 0 0, L_0x556f4d6f6250;  1 drivers
v0x556f4d6e0390_0 .var "data_readdata", 31 0;
v0x556f4d6e0460_0 .net "data_write", 0 0, L_0x556f4d6f6070;  1 drivers
v0x556f4d6e0530_0 .net "data_writedata", 31 0, L_0x556f4d6f83c0;  1 drivers
v0x556f4d6e0600_0 .net "instr_address", 31 0, L_0x556f4d6f9a30;  1 drivers
v0x556f4d6e0760_0 .var "instr_readdata", 31 0;
v0x556f4d6e0800_0 .net "register_v0", 31 0, L_0x556f4d6f8350;  1 drivers
v0x556f4d6e08f0_0 .var "reset", 0 0;
S_0x556f4d69f0d0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x556f4d6b1c50;
 .timescale 0 0;
v0x556f4d6ae2a0_0 .var "expected", 31 0;
v0x556f4d6b29d0_0 .var "funct", 5 0;
v0x556f4d6b7c90_0 .var "i", 4 0;
v0x556f4d6b7fc0_0 .var "imm", 15 0;
v0x556f4d6b90d0_0 .var "imm_instr", 31 0;
v0x556f4d6bb0f0_0 .var "opcode", 5 0;
v0x556f4d6d20c0_0 .var "r_instr", 31 0;
v0x556f4d6d21a0_0 .var "rd", 4 0;
v0x556f4d6d2280_0 .var "rs", 4 0;
v0x556f4d6d2360_0 .var "rt", 4 0;
v0x556f4d6d2440_0 .var "shamt", 4 0;
v0x556f4d6d2520_0 .var "test", 31 0;
E_0x556f4d5e2750 .event posedge, v0x556f4d6d4450_0;
S_0x556f4d69f500 .scope module, "dut" "mips_cpu_harvard" 3 125, 4 1 0, S_0x556f4d6b1c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x556f4d6ae180 .functor OR 1, L_0x556f4d6f1a50, L_0x556f4d6f1cd0, C4<0>, C4<0>;
L_0x556f4d618de0 .functor BUFZ 1, L_0x556f4d6f14b0, C4<0>, C4<0>, C4<0>;
L_0x556f4d6b7ea0 .functor BUFZ 1, L_0x556f4d6f1650, C4<0>, C4<0>, C4<0>;
L_0x556f4d6b8f30 .functor BUFZ 1, L_0x556f4d6f1650, C4<0>, C4<0>, C4<0>;
L_0x556f4d6f2210 .functor AND 1, L_0x556f4d6f14b0, L_0x556f4d6f2510, C4<1>, C4<1>;
L_0x556f4d6bafd0 .functor OR 1, L_0x556f4d6f2210, L_0x556f4d6f20f0, C4<0>, C4<0>;
L_0x556f4d65c9c0 .functor OR 1, L_0x556f4d6bafd0, L_0x556f4d6f2320, C4<0>, C4<0>;
L_0x556f4d6f27b0 .functor OR 1, L_0x556f4d65c9c0, L_0x556f4d6f3e10, C4<0>, C4<0>;
L_0x556f4d6f28c0 .functor OR 1, L_0x556f4d6f27b0, L_0x556f4d6f3570, C4<0>, C4<0>;
L_0x556f4d6f2980 .functor BUFZ 1, L_0x556f4d6f1770, C4<0>, C4<0>, C4<0>;
L_0x556f4d6f3460 .functor AND 1, L_0x556f4d6f2ed0, L_0x556f4d6f3230, C4<1>, C4<1>;
L_0x556f4d6f3570 .functor OR 1, L_0x556f4d6f2bd0, L_0x556f4d6f3460, C4<0>, C4<0>;
L_0x556f4d6f3e10 .functor AND 1, L_0x556f4d6f3940, L_0x556f4d6f3bf0, C4<1>, C4<1>;
L_0x556f4d6f45c0 .functor OR 1, L_0x556f4d6f4060, L_0x556f4d6f4380, C4<0>, C4<0>;
L_0x556f4d6f36d0 .functor OR 1, L_0x556f4d6f4b30, L_0x556f4d6f4e30, C4<0>, C4<0>;
L_0x556f4d6f4d10 .functor AND 1, L_0x556f4d6f4840, L_0x556f4d6f36d0, C4<1>, C4<1>;
L_0x556f4d6f5630 .functor OR 1, L_0x556f4d6f52c0, L_0x556f4d6f5540, C4<0>, C4<0>;
L_0x556f4d6f5930 .functor OR 1, L_0x556f4d6f5630, L_0x556f4d6f5740, C4<0>, C4<0>;
L_0x556f4d6f5ae0 .functor AND 1, L_0x556f4d6f14b0, L_0x556f4d6f5930, C4<1>, C4<1>;
L_0x556f4d6f5c90 .functor AND 1, L_0x556f4d6f14b0, L_0x556f4d6f5ba0, C4<1>, C4<1>;
L_0x556f4d6f5fb0 .functor AND 1, L_0x556f4d6f14b0, L_0x556f4d6f5a40, C4<1>, C4<1>;
L_0x556f4d6f6250 .functor BUFZ 1, L_0x556f4d6b7ea0, C4<0>, C4<0>, C4<0>;
L_0x556f4d6f6ee0 .functor AND 1, L_0x556f4d6fab00, L_0x556f4d6f28c0, C4<1>, C4<1>;
L_0x556f4d6f6ff0 .functor OR 1, L_0x556f4d6f3570, L_0x556f4d6f3e10, C4<0>, C4<0>;
L_0x556f4d6f83c0 .functor BUFZ 32, L_0x556f4d6f8240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556f4d6f8480 .functor BUFZ 32, L_0x556f4d6f71d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556f4d6f85d0 .functor BUFZ 32, L_0x556f4d6f8240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556f4d6f86d0 .functor BUFZ 32, v0x556f4d6d34e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556f4d6f96d0 .functor AND 1, v0x556f4d6e0110_0, L_0x556f4d6f5ae0, C4<1>, C4<1>;
L_0x556f4d6f9740 .functor AND 1, L_0x556f4d6f96d0, v0x556f4d6dd140_0, C4<1>, C4<1>;
L_0x556f4d6f9a30 .functor BUFZ 32, v0x556f4d6d4510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556f4d6fab00 .functor BUFZ 1, v0x556f4d6dd140_0, C4<0>, C4<0>, C4<0>;
L_0x556f4d6fac80 .functor AND 1, v0x556f4d6e0110_0, v0x556f4d6dd140_0, C4<1>, C4<1>;
v0x556f4d6d7230_0 .net *"_ivl_100", 31 0, L_0x556f4d6f3740;  1 drivers
L_0x7f5b338a2498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d7330_0 .net *"_ivl_103", 25 0, L_0x7f5b338a2498;  1 drivers
L_0x7f5b338a24e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d7410_0 .net/2u *"_ivl_104", 31 0, L_0x7f5b338a24e0;  1 drivers
v0x556f4d6d74d0_0 .net *"_ivl_106", 0 0, L_0x556f4d6f3940;  1 drivers
v0x556f4d6d7590_0 .net *"_ivl_109", 5 0, L_0x556f4d6f3b50;  1 drivers
L_0x7f5b338a2528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d7670_0 .net/2u *"_ivl_110", 5 0, L_0x7f5b338a2528;  1 drivers
v0x556f4d6d7750_0 .net *"_ivl_112", 0 0, L_0x556f4d6f3bf0;  1 drivers
v0x556f4d6d7810_0 .net *"_ivl_116", 31 0, L_0x556f4d6f3f70;  1 drivers
L_0x7f5b338a2570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d78f0_0 .net *"_ivl_119", 25 0, L_0x7f5b338a2570;  1 drivers
L_0x7f5b338a20a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d79d0_0 .net/2u *"_ivl_12", 5 0, L_0x7f5b338a20a8;  1 drivers
L_0x7f5b338a25b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d7ab0_0 .net/2u *"_ivl_120", 31 0, L_0x7f5b338a25b8;  1 drivers
v0x556f4d6d7b90_0 .net *"_ivl_122", 0 0, L_0x556f4d6f4060;  1 drivers
v0x556f4d6d7c50_0 .net *"_ivl_124", 31 0, L_0x556f4d6f4290;  1 drivers
L_0x7f5b338a2600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d7d30_0 .net *"_ivl_127", 25 0, L_0x7f5b338a2600;  1 drivers
L_0x7f5b338a2648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d7e10_0 .net/2u *"_ivl_128", 31 0, L_0x7f5b338a2648;  1 drivers
v0x556f4d6d7ef0_0 .net *"_ivl_130", 0 0, L_0x556f4d6f4380;  1 drivers
v0x556f4d6d7fb0_0 .net *"_ivl_134", 31 0, L_0x556f4d6f4750;  1 drivers
L_0x7f5b338a2690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d81a0_0 .net *"_ivl_137", 25 0, L_0x7f5b338a2690;  1 drivers
L_0x7f5b338a26d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d8280_0 .net/2u *"_ivl_138", 31 0, L_0x7f5b338a26d8;  1 drivers
v0x556f4d6d8360_0 .net *"_ivl_140", 0 0, L_0x556f4d6f4840;  1 drivers
v0x556f4d6d8420_0 .net *"_ivl_143", 5 0, L_0x556f4d6f4a90;  1 drivers
L_0x7f5b338a2720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d8500_0 .net/2u *"_ivl_144", 5 0, L_0x7f5b338a2720;  1 drivers
v0x556f4d6d85e0_0 .net *"_ivl_146", 0 0, L_0x556f4d6f4b30;  1 drivers
v0x556f4d6d86a0_0 .net *"_ivl_149", 5 0, L_0x556f4d6f4d90;  1 drivers
L_0x7f5b338a2768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d8780_0 .net/2u *"_ivl_150", 5 0, L_0x7f5b338a2768;  1 drivers
v0x556f4d6d8860_0 .net *"_ivl_152", 0 0, L_0x556f4d6f4e30;  1 drivers
v0x556f4d6d8920_0 .net *"_ivl_155", 0 0, L_0x556f4d6f36d0;  1 drivers
v0x556f4d6d89e0_0 .net *"_ivl_159", 1 0, L_0x556f4d6f51d0;  1 drivers
L_0x7f5b338a20f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d8ac0_0 .net/2u *"_ivl_16", 5 0, L_0x7f5b338a20f0;  1 drivers
L_0x7f5b338a27b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d8ba0_0 .net/2u *"_ivl_160", 1 0, L_0x7f5b338a27b0;  1 drivers
v0x556f4d6d8c80_0 .net *"_ivl_162", 0 0, L_0x556f4d6f52c0;  1 drivers
L_0x7f5b338a27f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d8d40_0 .net/2u *"_ivl_164", 5 0, L_0x7f5b338a27f8;  1 drivers
v0x556f4d6d8e20_0 .net *"_ivl_166", 0 0, L_0x556f4d6f5540;  1 drivers
v0x556f4d6d90f0_0 .net *"_ivl_169", 0 0, L_0x556f4d6f5630;  1 drivers
L_0x7f5b338a2840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d91b0_0 .net/2u *"_ivl_170", 5 0, L_0x7f5b338a2840;  1 drivers
v0x556f4d6d9290_0 .net *"_ivl_172", 0 0, L_0x556f4d6f5740;  1 drivers
v0x556f4d6d9350_0 .net *"_ivl_175", 0 0, L_0x556f4d6f5930;  1 drivers
L_0x7f5b338a2888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d9410_0 .net/2u *"_ivl_178", 5 0, L_0x7f5b338a2888;  1 drivers
v0x556f4d6d94f0_0 .net *"_ivl_180", 0 0, L_0x556f4d6f5ba0;  1 drivers
L_0x7f5b338a28d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d95b0_0 .net/2u *"_ivl_184", 5 0, L_0x7f5b338a28d0;  1 drivers
v0x556f4d6d9690_0 .net *"_ivl_186", 0 0, L_0x556f4d6f5a40;  1 drivers
L_0x7f5b338a2918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d9750_0 .net/2u *"_ivl_190", 0 0, L_0x7f5b338a2918;  1 drivers
v0x556f4d6d9830_0 .net *"_ivl_20", 31 0, L_0x556f4d6f1910;  1 drivers
L_0x7f5b338a2960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d9910_0 .net/2u *"_ivl_200", 4 0, L_0x7f5b338a2960;  1 drivers
v0x556f4d6d99f0_0 .net *"_ivl_203", 4 0, L_0x556f4d6f6770;  1 drivers
v0x556f4d6d9ad0_0 .net *"_ivl_205", 4 0, L_0x556f4d6f6990;  1 drivers
v0x556f4d6d9bb0_0 .net *"_ivl_206", 4 0, L_0x556f4d6f6a30;  1 drivers
v0x556f4d6d9c90_0 .net *"_ivl_213", 0 0, L_0x556f4d6f6ff0;  1 drivers
L_0x7f5b338a29a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d9d50_0 .net/2u *"_ivl_214", 31 0, L_0x7f5b338a29a8;  1 drivers
v0x556f4d6d9e30_0 .net *"_ivl_216", 31 0, L_0x556f4d6f7130;  1 drivers
v0x556f4d6d9f10_0 .net *"_ivl_218", 31 0, L_0x556f4d6f73e0;  1 drivers
v0x556f4d6d9ff0_0 .net *"_ivl_220", 31 0, L_0x556f4d6f7570;  1 drivers
v0x556f4d6da0d0_0 .net *"_ivl_222", 31 0, L_0x556f4d6f78b0;  1 drivers
L_0x7f5b338a2138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6da1b0_0 .net *"_ivl_23", 25 0, L_0x7f5b338a2138;  1 drivers
v0x556f4d6da290_0 .net *"_ivl_235", 0 0, L_0x556f4d6f96d0;  1 drivers
L_0x7f5b338a2ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x556f4d6da350_0 .net/2u *"_ivl_238", 31 0, L_0x7f5b338a2ac8;  1 drivers
L_0x7f5b338a2180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556f4d6da430_0 .net/2u *"_ivl_24", 31 0, L_0x7f5b338a2180;  1 drivers
v0x556f4d6da510_0 .net *"_ivl_243", 15 0, L_0x556f4d6f9b90;  1 drivers
v0x556f4d6da5f0_0 .net *"_ivl_244", 17 0, L_0x556f4d6f9e00;  1 drivers
L_0x7f5b338a2b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556f4d6da6d0_0 .net *"_ivl_247", 1 0, L_0x7f5b338a2b10;  1 drivers
v0x556f4d6da7b0_0 .net *"_ivl_250", 15 0, L_0x556f4d6f9f40;  1 drivers
L_0x7f5b338a2b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556f4d6da890_0 .net *"_ivl_252", 1 0, L_0x7f5b338a2b58;  1 drivers
v0x556f4d6da970_0 .net *"_ivl_255", 0 0, L_0x556f4d6fa350;  1 drivers
L_0x7f5b338a2ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x556f4d6daa50_0 .net/2u *"_ivl_256", 13 0, L_0x7f5b338a2ba0;  1 drivers
L_0x7f5b338a2be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6dab30_0 .net/2u *"_ivl_258", 13 0, L_0x7f5b338a2be8;  1 drivers
v0x556f4d6db020_0 .net *"_ivl_26", 0 0, L_0x556f4d6f1a50;  1 drivers
v0x556f4d6db0e0_0 .net *"_ivl_260", 13 0, L_0x556f4d6fa630;  1 drivers
v0x556f4d6db1c0_0 .net *"_ivl_28", 31 0, L_0x556f4d6f1be0;  1 drivers
L_0x7f5b338a21c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6db2a0_0 .net *"_ivl_31", 25 0, L_0x7f5b338a21c8;  1 drivers
L_0x7f5b338a2210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x556f4d6db380_0 .net/2u *"_ivl_32", 31 0, L_0x7f5b338a2210;  1 drivers
v0x556f4d6db460_0 .net *"_ivl_34", 0 0, L_0x556f4d6f1cd0;  1 drivers
v0x556f4d6db520_0 .net *"_ivl_4", 31 0, L_0x556f4d6e1350;  1 drivers
v0x556f4d6db600_0 .net *"_ivl_45", 2 0, L_0x556f4d6f1fc0;  1 drivers
L_0x7f5b338a2258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x556f4d6db6e0_0 .net/2u *"_ivl_46", 2 0, L_0x7f5b338a2258;  1 drivers
v0x556f4d6db7c0_0 .net *"_ivl_51", 2 0, L_0x556f4d6f2280;  1 drivers
L_0x7f5b338a22a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x556f4d6db8a0_0 .net/2u *"_ivl_52", 2 0, L_0x7f5b338a22a0;  1 drivers
v0x556f4d6db980_0 .net *"_ivl_57", 0 0, L_0x556f4d6f2510;  1 drivers
v0x556f4d6dba40_0 .net *"_ivl_59", 0 0, L_0x556f4d6f2210;  1 drivers
v0x556f4d6dbb00_0 .net *"_ivl_61", 0 0, L_0x556f4d6bafd0;  1 drivers
v0x556f4d6dbbc0_0 .net *"_ivl_63", 0 0, L_0x556f4d65c9c0;  1 drivers
v0x556f4d6dbc80_0 .net *"_ivl_65", 0 0, L_0x556f4d6f27b0;  1 drivers
L_0x7f5b338a2018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6dbd40_0 .net *"_ivl_7", 25 0, L_0x7f5b338a2018;  1 drivers
v0x556f4d6dbe20_0 .net *"_ivl_70", 31 0, L_0x556f4d6f2aa0;  1 drivers
L_0x7f5b338a22e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6dbf00_0 .net *"_ivl_73", 25 0, L_0x7f5b338a22e8;  1 drivers
L_0x7f5b338a2330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x556f4d6dbfe0_0 .net/2u *"_ivl_74", 31 0, L_0x7f5b338a2330;  1 drivers
v0x556f4d6dc0c0_0 .net *"_ivl_76", 0 0, L_0x556f4d6f2bd0;  1 drivers
v0x556f4d6dc180_0 .net *"_ivl_78", 31 0, L_0x556f4d6f2d40;  1 drivers
L_0x7f5b338a2060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6dc260_0 .net/2u *"_ivl_8", 31 0, L_0x7f5b338a2060;  1 drivers
L_0x7f5b338a2378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6dc340_0 .net *"_ivl_81", 25 0, L_0x7f5b338a2378;  1 drivers
L_0x7f5b338a23c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556f4d6dc420_0 .net/2u *"_ivl_82", 31 0, L_0x7f5b338a23c0;  1 drivers
v0x556f4d6dc500_0 .net *"_ivl_84", 0 0, L_0x556f4d6f2ed0;  1 drivers
v0x556f4d6dc5c0_0 .net *"_ivl_87", 0 0, L_0x556f4d6f3040;  1 drivers
v0x556f4d6dc6a0_0 .net *"_ivl_88", 31 0, L_0x556f4d6f2de0;  1 drivers
L_0x7f5b338a2408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6dc780_0 .net *"_ivl_91", 30 0, L_0x7f5b338a2408;  1 drivers
L_0x7f5b338a2450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x556f4d6dc860_0 .net/2u *"_ivl_92", 31 0, L_0x7f5b338a2450;  1 drivers
v0x556f4d6dc940_0 .net *"_ivl_94", 0 0, L_0x556f4d6f3230;  1 drivers
v0x556f4d6dca00_0 .net *"_ivl_97", 0 0, L_0x556f4d6f3460;  1 drivers
v0x556f4d6dcac0_0 .net "active", 0 0, L_0x556f4d6fab00;  alias, 1 drivers
v0x556f4d6dcb80_0 .net "alu_op1", 31 0, L_0x556f4d6f8480;  1 drivers
v0x556f4d6dcc40_0 .net "alu_op2", 31 0, L_0x556f4d6f85d0;  1 drivers
v0x556f4d6dcd00_0 .net "alui_instr", 0 0, L_0x556f4d6f20f0;  1 drivers
v0x556f4d6dcdc0_0 .net "b_flag", 0 0, v0x556f4d6d3010_0;  1 drivers
v0x556f4d6dce60_0 .net "b_imm", 17 0, L_0x556f4d6fa210;  1 drivers
v0x556f4d6dcf20_0 .net "b_offset", 31 0, L_0x556f4d6fa7c0;  1 drivers
v0x556f4d6dd000_0 .net "clk", 0 0, v0x556f4d6e0070_0;  1 drivers
v0x556f4d6dd0a0_0 .net "clk_enable", 0 0, v0x556f4d6e0110_0;  1 drivers
v0x556f4d6dd140_0 .var "cpu_active", 0 0;
v0x556f4d6dd1e0_0 .net "curr_addr", 31 0, v0x556f4d6d4510_0;  1 drivers
v0x556f4d6dd2d0_0 .net "curr_addr_p4", 31 0, L_0x556f4d6f9990;  1 drivers
v0x556f4d6dd390_0 .net "data_address", 31 0, L_0x556f4d6f86d0;  alias, 1 drivers
v0x556f4d6dd470_0 .net "data_read", 0 0, L_0x556f4d6f6250;  alias, 1 drivers
v0x556f4d6dd530_0 .net "data_readdata", 31 0, v0x556f4d6e0390_0;  1 drivers
v0x556f4d6dd610_0 .net "data_write", 0 0, L_0x556f4d6f6070;  alias, 1 drivers
v0x556f4d6dd6d0_0 .net "data_writedata", 31 0, L_0x556f4d6f83c0;  alias, 1 drivers
v0x556f4d6dd7b0_0 .net "funct_code", 5 0, L_0x556f4d6e1220;  1 drivers
v0x556f4d6dd890_0 .net "hi_out", 31 0, v0x556f4d6d4bd0_0;  1 drivers
v0x556f4d6dd980_0 .net "hl_reg_enable", 0 0, L_0x556f4d6f9740;  1 drivers
v0x556f4d6dda20_0 .net "instr_address", 31 0, L_0x556f4d6f9a30;  alias, 1 drivers
v0x556f4d6ddae0_0 .net "instr_opcode", 5 0, L_0x556f4d6e1180;  1 drivers
v0x556f4d6ddbc0_0 .net "instr_readdata", 31 0, v0x556f4d6e0760_0;  1 drivers
v0x556f4d6ddc80_0 .net "j_imm", 0 0, L_0x556f4d6f45c0;  1 drivers
v0x556f4d6ddd20_0 .net "j_reg", 0 0, L_0x556f4d6f4d10;  1 drivers
v0x556f4d6ddde0_0 .net "l_type", 0 0, L_0x556f4d6f2320;  1 drivers
v0x556f4d6ddea0_0 .net "link_const", 0 0, L_0x556f4d6f3570;  1 drivers
v0x556f4d6ddf60_0 .net "link_reg", 0 0, L_0x556f4d6f3e10;  1 drivers
v0x556f4d6de020_0 .net "lo_out", 31 0, v0x556f4d6d5420_0;  1 drivers
v0x556f4d6de110_0 .net "lw", 0 0, L_0x556f4d6f1650;  1 drivers
v0x556f4d6de1b0_0 .net "mem_read", 0 0, L_0x556f4d6b7ea0;  1 drivers
v0x556f4d6de270_0 .net "mem_to_reg", 0 0, L_0x556f4d6b8f30;  1 drivers
v0x556f4d6deb40_0 .net "mem_write", 0 0, L_0x556f4d6f2980;  1 drivers
v0x556f4d6dec00_0 .net "memaddroffset", 31 0, v0x556f4d6d34e0_0;  1 drivers
v0x556f4d6decf0_0 .net "mfhi", 0 0, L_0x556f4d6f5c90;  1 drivers
v0x556f4d6ded90_0 .net "mflo", 0 0, L_0x556f4d6f5fb0;  1 drivers
v0x556f4d6dee50_0 .net "movefrom", 0 0, L_0x556f4d6ae180;  1 drivers
v0x556f4d6def10_0 .net "muldiv", 0 0, L_0x556f4d6f5ae0;  1 drivers
v0x556f4d6defd0_0 .var "next_instr_addr", 31 0;
v0x556f4d6df0c0_0 .net "pc_enable", 0 0, L_0x556f4d6fac80;  1 drivers
v0x556f4d6df190_0 .net "r_format", 0 0, L_0x556f4d6f14b0;  1 drivers
v0x556f4d6df230_0 .net "reg_a_read_data", 31 0, L_0x556f4d6f71d0;  1 drivers
v0x556f4d6df300_0 .net "reg_a_read_index", 4 0, L_0x556f4d6f6420;  1 drivers
v0x556f4d6df3d0_0 .net "reg_b_read_data", 31 0, L_0x556f4d6f8240;  1 drivers
v0x556f4d6df4a0_0 .net "reg_b_read_index", 4 0, L_0x556f4d6f6680;  1 drivers
v0x556f4d6df570_0 .net "reg_dst", 0 0, L_0x556f4d618de0;  1 drivers
v0x556f4d6df610_0 .net "reg_write", 0 0, L_0x556f4d6f28c0;  1 drivers
v0x556f4d6df6d0_0 .net "reg_write_data", 31 0, L_0x556f4d6f7a40;  1 drivers
v0x556f4d6df7c0_0 .net "reg_write_enable", 0 0, L_0x556f4d6f6ee0;  1 drivers
v0x556f4d6df890_0 .net "reg_write_index", 4 0, L_0x556f4d6f6d50;  1 drivers
v0x556f4d6df960_0 .net "register_v0", 31 0, L_0x556f4d6f8350;  alias, 1 drivers
v0x556f4d6dfa30_0 .net "reset", 0 0, v0x556f4d6e08f0_0;  1 drivers
v0x556f4d6dfb60_0 .net "result", 31 0, v0x556f4d6d3940_0;  1 drivers
v0x556f4d6dfc30_0 .net "result_hi", 31 0, v0x556f4d6d3240_0;  1 drivers
v0x556f4d6dfcd0_0 .net "result_lo", 31 0, v0x556f4d6d3400_0;  1 drivers
v0x556f4d6dfd70_0 .net "sw", 0 0, L_0x556f4d6f1770;  1 drivers
E_0x556f4d5e22d0/0 .event anyedge, v0x556f4d6d3010_0, v0x556f4d6dd2d0_0, v0x556f4d6dcf20_0, v0x556f4d6ddc80_0;
E_0x556f4d5e22d0/1 .event anyedge, v0x556f4d6d3320_0, v0x556f4d6ddd20_0, v0x556f4d6d6210_0;
E_0x556f4d5e22d0 .event/or E_0x556f4d5e22d0/0, E_0x556f4d5e22d0/1;
L_0x556f4d6e1180 .part v0x556f4d6e0760_0, 26, 6;
L_0x556f4d6e1220 .part v0x556f4d6e0760_0, 0, 6;
L_0x556f4d6e1350 .concat [ 6 26 0 0], L_0x556f4d6e1180, L_0x7f5b338a2018;
L_0x556f4d6f14b0 .cmp/eq 32, L_0x556f4d6e1350, L_0x7f5b338a2060;
L_0x556f4d6f1650 .cmp/eq 6, L_0x556f4d6e1180, L_0x7f5b338a20a8;
L_0x556f4d6f1770 .cmp/eq 6, L_0x556f4d6e1180, L_0x7f5b338a20f0;
L_0x556f4d6f1910 .concat [ 6 26 0 0], L_0x556f4d6e1180, L_0x7f5b338a2138;
L_0x556f4d6f1a50 .cmp/eq 32, L_0x556f4d6f1910, L_0x7f5b338a2180;
L_0x556f4d6f1be0 .concat [ 6 26 0 0], L_0x556f4d6e1180, L_0x7f5b338a21c8;
L_0x556f4d6f1cd0 .cmp/eq 32, L_0x556f4d6f1be0, L_0x7f5b338a2210;
L_0x556f4d6f1fc0 .part L_0x556f4d6e1180, 3, 3;
L_0x556f4d6f20f0 .cmp/eq 3, L_0x556f4d6f1fc0, L_0x7f5b338a2258;
L_0x556f4d6f2280 .part L_0x556f4d6e1180, 3, 3;
L_0x556f4d6f2320 .cmp/eq 3, L_0x556f4d6f2280, L_0x7f5b338a22a0;
L_0x556f4d6f2510 .reduce/nor L_0x556f4d6f5ae0;
L_0x556f4d6f2aa0 .concat [ 6 26 0 0], L_0x556f4d6e1180, L_0x7f5b338a22e8;
L_0x556f4d6f2bd0 .cmp/eq 32, L_0x556f4d6f2aa0, L_0x7f5b338a2330;
L_0x556f4d6f2d40 .concat [ 6 26 0 0], L_0x556f4d6e1180, L_0x7f5b338a2378;
L_0x556f4d6f2ed0 .cmp/eq 32, L_0x556f4d6f2d40, L_0x7f5b338a23c0;
L_0x556f4d6f3040 .part v0x556f4d6e0760_0, 20, 1;
L_0x556f4d6f2de0 .concat [ 1 31 0 0], L_0x556f4d6f3040, L_0x7f5b338a2408;
L_0x556f4d6f3230 .cmp/eq 32, L_0x556f4d6f2de0, L_0x7f5b338a2450;
L_0x556f4d6f3740 .concat [ 6 26 0 0], L_0x556f4d6e1180, L_0x7f5b338a2498;
L_0x556f4d6f3940 .cmp/eq 32, L_0x556f4d6f3740, L_0x7f5b338a24e0;
L_0x556f4d6f3b50 .part v0x556f4d6e0760_0, 0, 6;
L_0x556f4d6f3bf0 .cmp/eq 6, L_0x556f4d6f3b50, L_0x7f5b338a2528;
L_0x556f4d6f3f70 .concat [ 6 26 0 0], L_0x556f4d6e1180, L_0x7f5b338a2570;
L_0x556f4d6f4060 .cmp/eq 32, L_0x556f4d6f3f70, L_0x7f5b338a25b8;
L_0x556f4d6f4290 .concat [ 6 26 0 0], L_0x556f4d6e1180, L_0x7f5b338a2600;
L_0x556f4d6f4380 .cmp/eq 32, L_0x556f4d6f4290, L_0x7f5b338a2648;
L_0x556f4d6f4750 .concat [ 6 26 0 0], L_0x556f4d6e1180, L_0x7f5b338a2690;
L_0x556f4d6f4840 .cmp/eq 32, L_0x556f4d6f4750, L_0x7f5b338a26d8;
L_0x556f4d6f4a90 .part v0x556f4d6e0760_0, 0, 6;
L_0x556f4d6f4b30 .cmp/eq 6, L_0x556f4d6f4a90, L_0x7f5b338a2720;
L_0x556f4d6f4d90 .part v0x556f4d6e0760_0, 0, 6;
L_0x556f4d6f4e30 .cmp/eq 6, L_0x556f4d6f4d90, L_0x7f5b338a2768;
L_0x556f4d6f51d0 .part L_0x556f4d6e1220, 3, 2;
L_0x556f4d6f52c0 .cmp/eq 2, L_0x556f4d6f51d0, L_0x7f5b338a27b0;
L_0x556f4d6f5540 .cmp/eq 6, L_0x556f4d6e1220, L_0x7f5b338a27f8;
L_0x556f4d6f5740 .cmp/eq 6, L_0x556f4d6e1220, L_0x7f5b338a2840;
L_0x556f4d6f5ba0 .cmp/eq 6, L_0x556f4d6e1220, L_0x7f5b338a2888;
L_0x556f4d6f5a40 .cmp/eq 6, L_0x556f4d6e1220, L_0x7f5b338a28d0;
L_0x556f4d6f6070 .functor MUXZ 1, L_0x7f5b338a2918, L_0x556f4d6f2980, L_0x556f4d6fab00, C4<>;
L_0x556f4d6f6420 .part v0x556f4d6e0760_0, 21, 5;
L_0x556f4d6f6680 .part v0x556f4d6e0760_0, 16, 5;
L_0x556f4d6f6770 .part v0x556f4d6e0760_0, 11, 5;
L_0x556f4d6f6990 .part v0x556f4d6e0760_0, 16, 5;
L_0x556f4d6f6a30 .functor MUXZ 5, L_0x556f4d6f6990, L_0x556f4d6f6770, L_0x556f4d618de0, C4<>;
L_0x556f4d6f6d50 .functor MUXZ 5, L_0x556f4d6f6a30, L_0x7f5b338a2960, L_0x556f4d6f3570, C4<>;
L_0x556f4d6f7130 .arith/sum 32, L_0x556f4d6f9990, L_0x7f5b338a29a8;
L_0x556f4d6f73e0 .functor MUXZ 32, v0x556f4d6d3940_0, v0x556f4d6e0390_0, L_0x556f4d6b8f30, C4<>;
L_0x556f4d6f7570 .functor MUXZ 32, L_0x556f4d6f73e0, v0x556f4d6d5420_0, L_0x556f4d6f5fb0, C4<>;
L_0x556f4d6f78b0 .functor MUXZ 32, L_0x556f4d6f7570, v0x556f4d6d4bd0_0, L_0x556f4d6f5c90, C4<>;
L_0x556f4d6f7a40 .functor MUXZ 32, L_0x556f4d6f78b0, L_0x556f4d6f7130, L_0x556f4d6f6ff0, C4<>;
L_0x556f4d6f9990 .arith/sum 32, v0x556f4d6d4510_0, L_0x7f5b338a2ac8;
L_0x556f4d6f9b90 .part v0x556f4d6e0760_0, 0, 16;
L_0x556f4d6f9e00 .concat [ 16 2 0 0], L_0x556f4d6f9b90, L_0x7f5b338a2b10;
L_0x556f4d6f9f40 .part L_0x556f4d6f9e00, 0, 16;
L_0x556f4d6fa210 .concat [ 2 16 0 0], L_0x7f5b338a2b58, L_0x556f4d6f9f40;
L_0x556f4d6fa350 .part L_0x556f4d6fa210, 17, 1;
L_0x556f4d6fa630 .functor MUXZ 14, L_0x7f5b338a2be8, L_0x7f5b338a2ba0, L_0x556f4d6fa350, C4<>;
L_0x556f4d6fa7c0 .concat [ 18 14 0 0], L_0x556f4d6fa210, L_0x556f4d6fa630;
S_0x556f4d6b1880 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x556f4d69f500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x556f4d6d29a0_0 .net *"_ivl_10", 15 0, L_0x556f4d6f9090;  1 drivers
L_0x7f5b338a2a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d2aa0_0 .net/2u *"_ivl_14", 15 0, L_0x7f5b338a2a80;  1 drivers
v0x556f4d6d2b80_0 .net *"_ivl_17", 15 0, L_0x556f4d6f9300;  1 drivers
v0x556f4d6d2c40_0 .net *"_ivl_5", 0 0, L_0x556f4d6f8970;  1 drivers
v0x556f4d6d2d20_0 .net *"_ivl_6", 15 0, L_0x556f4d6f8a10;  1 drivers
v0x556f4d6d2e50_0 .net *"_ivl_9", 15 0, L_0x556f4d6f8de0;  1 drivers
v0x556f4d6d2f30_0 .net "addr_rt", 4 0, L_0x556f4d6f9630;  1 drivers
v0x556f4d6d3010_0 .var "b_flag", 0 0;
v0x556f4d6d30d0_0 .net "funct", 5 0, L_0x556f4d6f88d0;  1 drivers
v0x556f4d6d3240_0 .var "hi", 31 0;
v0x556f4d6d3320_0 .net "instructionword", 31 0, v0x556f4d6e0760_0;  alias, 1 drivers
v0x556f4d6d3400_0 .var "lo", 31 0;
v0x556f4d6d34e0_0 .var "memaddroffset", 31 0;
v0x556f4d6d35c0_0 .var "multresult", 63 0;
v0x556f4d6d36a0_0 .net "op1", 31 0, L_0x556f4d6f8480;  alias, 1 drivers
v0x556f4d6d3780_0 .net "op2", 31 0, L_0x556f4d6f85d0;  alias, 1 drivers
v0x556f4d6d3860_0 .net "opcode", 5 0, L_0x556f4d6f8830;  1 drivers
v0x556f4d6d3940_0 .var "result", 31 0;
v0x556f4d6d3a20_0 .net "shamt", 4 0, L_0x556f4d6f9530;  1 drivers
v0x556f4d6d3b00_0 .net/s "sign_op1", 31 0, L_0x556f4d6f8480;  alias, 1 drivers
v0x556f4d6d3bc0_0 .net/s "sign_op2", 31 0, L_0x556f4d6f85d0;  alias, 1 drivers
v0x556f4d6d3c60_0 .net "simmediatedata", 31 0, L_0x556f4d6f9170;  1 drivers
v0x556f4d6d3d20_0 .net "simmediatedatas", 31 0, L_0x556f4d6f9170;  alias, 1 drivers
v0x556f4d6d3de0_0 .net "uimmediatedata", 31 0, L_0x556f4d6f93f0;  1 drivers
v0x556f4d6d3ea0_0 .net "unsign_op1", 31 0, L_0x556f4d6f8480;  alias, 1 drivers
v0x556f4d6d3f60_0 .net "unsign_op2", 31 0, L_0x556f4d6f85d0;  alias, 1 drivers
v0x556f4d6d4070_0 .var "unsigned_result", 31 0;
E_0x556f4d6056f0/0 .event anyedge, v0x556f4d6d3860_0, v0x556f4d6d30d0_0, v0x556f4d6d3780_0, v0x556f4d6d3a20_0;
E_0x556f4d6056f0/1 .event anyedge, v0x556f4d6d36a0_0, v0x556f4d6d35c0_0, v0x556f4d6d2f30_0, v0x556f4d6d3c60_0;
E_0x556f4d6056f0/2 .event anyedge, v0x556f4d6d3de0_0, v0x556f4d6d4070_0;
E_0x556f4d6056f0 .event/or E_0x556f4d6056f0/0, E_0x556f4d6056f0/1, E_0x556f4d6056f0/2;
L_0x556f4d6f8830 .part v0x556f4d6e0760_0, 26, 6;
L_0x556f4d6f88d0 .part v0x556f4d6e0760_0, 0, 6;
L_0x556f4d6f8970 .part v0x556f4d6e0760_0, 15, 1;
LS_0x556f4d6f8a10_0_0 .concat [ 1 1 1 1], L_0x556f4d6f8970, L_0x556f4d6f8970, L_0x556f4d6f8970, L_0x556f4d6f8970;
LS_0x556f4d6f8a10_0_4 .concat [ 1 1 1 1], L_0x556f4d6f8970, L_0x556f4d6f8970, L_0x556f4d6f8970, L_0x556f4d6f8970;
LS_0x556f4d6f8a10_0_8 .concat [ 1 1 1 1], L_0x556f4d6f8970, L_0x556f4d6f8970, L_0x556f4d6f8970, L_0x556f4d6f8970;
LS_0x556f4d6f8a10_0_12 .concat [ 1 1 1 1], L_0x556f4d6f8970, L_0x556f4d6f8970, L_0x556f4d6f8970, L_0x556f4d6f8970;
L_0x556f4d6f8a10 .concat [ 4 4 4 4], LS_0x556f4d6f8a10_0_0, LS_0x556f4d6f8a10_0_4, LS_0x556f4d6f8a10_0_8, LS_0x556f4d6f8a10_0_12;
L_0x556f4d6f8de0 .part v0x556f4d6e0760_0, 0, 16;
L_0x556f4d6f9090 .concat [ 16 0 0 0], L_0x556f4d6f8de0;
L_0x556f4d6f9170 .concat [ 16 16 0 0], L_0x556f4d6f9090, L_0x556f4d6f8a10;
L_0x556f4d6f9300 .part v0x556f4d6e0760_0, 0, 16;
L_0x556f4d6f93f0 .concat [ 16 16 0 0], L_0x556f4d6f9300, L_0x7f5b338a2a80;
L_0x556f4d6f9530 .part v0x556f4d6e0760_0, 6, 5;
L_0x556f4d6f9630 .part v0x556f4d6e0760_0, 16, 5;
S_0x556f4d6d42a0 .scope module, "cpu_pc" "pc" 4 234, 6 1 0, S_0x556f4d69f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x556f4d6d4450_0 .net "clk", 0 0, v0x556f4d6e0070_0;  alias, 1 drivers
v0x556f4d6d4510_0 .var "curr_addr", 31 0;
v0x556f4d6d45f0_0 .net "enable", 0 0, L_0x556f4d6fac80;  alias, 1 drivers
v0x556f4d6d4690_0 .net "next_addr", 31 0, v0x556f4d6defd0_0;  1 drivers
v0x556f4d6d4770_0 .net "reset", 0 0, v0x556f4d6e08f0_0;  alias, 1 drivers
S_0x556f4d6d4920 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x556f4d69f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x556f4d6d4b00_0 .net "clk", 0 0, v0x556f4d6e0070_0;  alias, 1 drivers
v0x556f4d6d4bd0_0 .var "data", 31 0;
v0x556f4d6d4c90_0 .net "data_in", 31 0, v0x556f4d6d3240_0;  alias, 1 drivers
v0x556f4d6d4d90_0 .net "data_out", 31 0, v0x556f4d6d4bd0_0;  alias, 1 drivers
v0x556f4d6d4e50_0 .net "enable", 0 0, L_0x556f4d6f9740;  alias, 1 drivers
v0x556f4d6d4f60_0 .net "reset", 0 0, v0x556f4d6e08f0_0;  alias, 1 drivers
S_0x556f4d6d50b0 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x556f4d69f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x556f4d6d5310_0 .net "clk", 0 0, v0x556f4d6e0070_0;  alias, 1 drivers
v0x556f4d6d5420_0 .var "data", 31 0;
v0x556f4d6d5500_0 .net "data_in", 31 0, v0x556f4d6d3400_0;  alias, 1 drivers
v0x556f4d6d55d0_0 .net "data_out", 31 0, v0x556f4d6d5420_0;  alias, 1 drivers
v0x556f4d6d5690_0 .net "enable", 0 0, L_0x556f4d6f9740;  alias, 1 drivers
v0x556f4d6d5780_0 .net "reset", 0 0, v0x556f4d6e08f0_0;  alias, 1 drivers
S_0x556f4d6d58f0 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x556f4d69f500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x556f4d6f71d0 .functor BUFZ 32, L_0x556f4d6f7de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x556f4d6f8240 .functor BUFZ 32, L_0x556f4d6f8060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556f4d6d6670_2 .array/port v0x556f4d6d6670, 2;
L_0x556f4d6f8350 .functor BUFZ 32, v0x556f4d6d6670_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x556f4d6d5b20_0 .net *"_ivl_0", 31 0, L_0x556f4d6f7de0;  1 drivers
v0x556f4d6d5c20_0 .net *"_ivl_10", 6 0, L_0x556f4d6f8100;  1 drivers
L_0x7f5b338a2a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d5d00_0 .net *"_ivl_13", 1 0, L_0x7f5b338a2a38;  1 drivers
v0x556f4d6d5dc0_0 .net *"_ivl_2", 6 0, L_0x556f4d6f7e80;  1 drivers
L_0x7f5b338a29f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556f4d6d5ea0_0 .net *"_ivl_5", 1 0, L_0x7f5b338a29f0;  1 drivers
v0x556f4d6d5fd0_0 .net *"_ivl_8", 31 0, L_0x556f4d6f8060;  1 drivers
v0x556f4d6d60b0_0 .net "r_clk", 0 0, v0x556f4d6e0070_0;  alias, 1 drivers
v0x556f4d6d6150_0 .net "r_clk_enable", 0 0, v0x556f4d6e0110_0;  alias, 1 drivers
v0x556f4d6d6210_0 .net "read_data1", 31 0, L_0x556f4d6f71d0;  alias, 1 drivers
v0x556f4d6d62f0_0 .net "read_data2", 31 0, L_0x556f4d6f8240;  alias, 1 drivers
v0x556f4d6d63d0_0 .net "read_reg1", 4 0, L_0x556f4d6f6420;  alias, 1 drivers
v0x556f4d6d64b0_0 .net "read_reg2", 4 0, L_0x556f4d6f6680;  alias, 1 drivers
v0x556f4d6d6590_0 .net "register_v0", 31 0, L_0x556f4d6f8350;  alias, 1 drivers
v0x556f4d6d6670 .array "registers", 0 31, 31 0;
v0x556f4d6d6c40_0 .net "reset", 0 0, v0x556f4d6e08f0_0;  alias, 1 drivers
v0x556f4d6d6ce0_0 .net "write_control", 0 0, L_0x556f4d6f6ee0;  alias, 1 drivers
v0x556f4d6d6da0_0 .net "write_data", 31 0, L_0x556f4d6f7a40;  alias, 1 drivers
v0x556f4d6d6f90_0 .net "write_reg", 4 0, L_0x556f4d6f6d50;  alias, 1 drivers
L_0x556f4d6f7de0 .array/port v0x556f4d6d6670, L_0x556f4d6f7e80;
L_0x556f4d6f7e80 .concat [ 5 2 0 0], L_0x556f4d6f6420, L_0x7f5b338a29f0;
L_0x556f4d6f8060 .array/port v0x556f4d6d6670, L_0x556f4d6f8100;
L_0x556f4d6f8100 .concat [ 5 2 0 0], L_0x556f4d6f6680, L_0x7f5b338a2a38;
S_0x556f4d68c410 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f5b338ee1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f4d6e0990_0 .net "clk", 0 0, o0x7f5b338ee1c8;  0 drivers
o0x7f5b338ee1f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556f4d6e0a30_0 .net "data_address", 31 0, o0x7f5b338ee1f8;  0 drivers
o0x7f5b338ee228 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f4d6e0b10_0 .net "data_read", 0 0, o0x7f5b338ee228;  0 drivers
v0x556f4d6e0bb0_0 .var "data_readdata", 31 0;
o0x7f5b338ee288 .functor BUFZ 1, C4<z>; HiZ drive
v0x556f4d6e0c90_0 .net "data_write", 0 0, o0x7f5b338ee288;  0 drivers
o0x7f5b338ee2b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556f4d6e0da0_0 .net "data_writedata", 31 0, o0x7f5b338ee2b8;  0 drivers
S_0x556f4d69ed00 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f5b338ee408 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556f4d6e0f40_0 .net "instr_address", 31 0, o0x7f5b338ee408;  0 drivers
v0x556f4d6e1040_0 .var "instr_readdata", 31 0;
    .scope S_0x556f4d6d58f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556f4d6d6670, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x556f4d6d58f0;
T_1 ;
    %wait E_0x556f4d5e2750;
    %load/vec4 v0x556f4d6d6c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556f4d6d6150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x556f4d6d6ce0_0;
    %load/vec4 v0x556f4d6d6f90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x556f4d6d6da0_0;
    %load/vec4 v0x556f4d6d6f90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556f4d6d6670, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556f4d6b1880;
T_2 ;
    %wait E_0x556f4d6056f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
    %load/vec4 v0x556f4d6d3860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x556f4d6d30d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x556f4d6d3bc0_0;
    %ix/getv 4, v0x556f4d6d3a20_0;
    %shiftl 4;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x556f4d6d3bc0_0;
    %ix/getv 4, v0x556f4d6d3a20_0;
    %shiftr 4;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x556f4d6d3bc0_0;
    %ix/getv 4, v0x556f4d6d3a20_0;
    %shiftr/s 4;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x556f4d6d3bc0_0;
    %load/vec4 v0x556f4d6d3ea0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x556f4d6d3bc0_0;
    %load/vec4 v0x556f4d6d3ea0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x556f4d6d3bc0_0;
    %load/vec4 v0x556f4d6d3ea0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %pad/s 64;
    %load/vec4 v0x556f4d6d3bc0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x556f4d6d35c0_0, 0, 64;
    %load/vec4 v0x556f4d6d35c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x556f4d6d3240_0, 0, 32;
    %load/vec4 v0x556f4d6d35c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x556f4d6d3400_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x556f4d6d3ea0_0;
    %pad/u 64;
    %load/vec4 v0x556f4d6d3f60_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x556f4d6d35c0_0, 0, 64;
    %load/vec4 v0x556f4d6d35c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x556f4d6d3240_0, 0, 32;
    %load/vec4 v0x556f4d6d35c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x556f4d6d3400_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %load/vec4 v0x556f4d6d3bc0_0;
    %mod/s;
    %store/vec4 v0x556f4d6d3240_0, 0, 32;
    %load/vec4 v0x556f4d6d3b00_0;
    %load/vec4 v0x556f4d6d3bc0_0;
    %div/s;
    %store/vec4 v0x556f4d6d3400_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x556f4d6d3ea0_0;
    %load/vec4 v0x556f4d6d3f60_0;
    %mod;
    %store/vec4 v0x556f4d6d3240_0, 0, 32;
    %load/vec4 v0x556f4d6d3ea0_0;
    %load/vec4 v0x556f4d6d3f60_0;
    %div;
    %store/vec4 v0x556f4d6d3400_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x556f4d6d36a0_0;
    %store/vec4 v0x556f4d6d3240_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x556f4d6d36a0_0;
    %store/vec4 v0x556f4d6d3400_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %load/vec4 v0x556f4d6d3bc0_0;
    %add;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x556f4d6d3ea0_0;
    %load/vec4 v0x556f4d6d3f60_0;
    %add;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x556f4d6d3ea0_0;
    %load/vec4 v0x556f4d6d3f60_0;
    %sub;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x556f4d6d3ea0_0;
    %load/vec4 v0x556f4d6d3f60_0;
    %and;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x556f4d6d3ea0_0;
    %load/vec4 v0x556f4d6d3f60_0;
    %or;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x556f4d6d3ea0_0;
    %load/vec4 v0x556f4d6d3f60_0;
    %xor;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x556f4d6d3ea0_0;
    %load/vec4 v0x556f4d6d3f60_0;
    %or;
    %inv;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %load/vec4 v0x556f4d6d3bc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x556f4d6d3ea0_0;
    %load/vec4 v0x556f4d6d3f60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x556f4d6d2f30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %load/vec4 v0x556f4d6d3bc0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %load/vec4 v0x556f4d6d3780_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f4d6d3010_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %load/vec4 v0x556f4d6d3c60_0;
    %add;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x556f4d6d3ea0_0;
    %load/vec4 v0x556f4d6d3c60_0;
    %add;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %load/vec4 v0x556f4d6d3c60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x556f4d6d3ea0_0;
    %load/vec4 v0x556f4d6d3d20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x556f4d6d3ea0_0;
    %load/vec4 v0x556f4d6d3de0_0;
    %and;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x556f4d6d3ea0_0;
    %load/vec4 v0x556f4d6d3de0_0;
    %or;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x556f4d6d3ea0_0;
    %load/vec4 v0x556f4d6d3de0_0;
    %xor;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x556f4d6d3de0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x556f4d6d4070_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %load/vec4 v0x556f4d6d3c60_0;
    %add;
    %store/vec4 v0x556f4d6d34e0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %load/vec4 v0x556f4d6d3c60_0;
    %add;
    %store/vec4 v0x556f4d6d34e0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %load/vec4 v0x556f4d6d3c60_0;
    %add;
    %store/vec4 v0x556f4d6d34e0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %load/vec4 v0x556f4d6d3c60_0;
    %add;
    %store/vec4 v0x556f4d6d34e0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %load/vec4 v0x556f4d6d3c60_0;
    %add;
    %store/vec4 v0x556f4d6d34e0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %load/vec4 v0x556f4d6d3c60_0;
    %add;
    %store/vec4 v0x556f4d6d34e0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %load/vec4 v0x556f4d6d3c60_0;
    %add;
    %store/vec4 v0x556f4d6d34e0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x556f4d6d3b00_0;
    %load/vec4 v0x556f4d6d3c60_0;
    %add;
    %store/vec4 v0x556f4d6d34e0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x556f4d6d4070_0;
    %store/vec4 v0x556f4d6d3940_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x556f4d6d50b0;
T_3 ;
    %wait E_0x556f4d5e2750;
    %load/vec4 v0x556f4d6d5780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556f4d6d5420_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556f4d6d5690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x556f4d6d5500_0;
    %assign/vec4 v0x556f4d6d5420_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556f4d6d4920;
T_4 ;
    %wait E_0x556f4d5e2750;
    %load/vec4 v0x556f4d6d4f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556f4d6d4bd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x556f4d6d4e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x556f4d6d4c90_0;
    %assign/vec4 v0x556f4d6d4bd0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556f4d6d42a0;
T_5 ;
    %wait E_0x556f4d5e2750;
    %load/vec4 v0x556f4d6d4770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x556f4d6d4510_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x556f4d6d45f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x556f4d6d4690_0;
    %assign/vec4 v0x556f4d6d4510_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556f4d69f500;
T_6 ;
    %wait E_0x556f4d5e2750;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x556f4d6dfa30_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x556f4d6ddbc0_0, v0x556f4d6dcac0_0, v0x556f4d6df610_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x556f4d6df300_0, v0x556f4d6df4a0_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x556f4d6df230_0, v0x556f4d6df3d0_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x556f4d6df6d0_0, v0x556f4d6dfb60_0, v0x556f4d6df890_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x556f4d6def10_0, v0x556f4d6dfcd0_0, v0x556f4d6dfc30_0, v0x556f4d6de020_0, v0x556f4d6dd890_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x556f4d6dd1e0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x556f4d69f500;
T_7 ;
    %wait E_0x556f4d5e22d0;
    %load/vec4 v0x556f4d6dcdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x556f4d6dd2d0_0;
    %load/vec4 v0x556f4d6dcf20_0;
    %add;
    %store/vec4 v0x556f4d6defd0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x556f4d6ddc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x556f4d6dd2d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x556f4d6ddbc0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x556f4d6defd0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x556f4d6ddd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x556f4d6df230_0;
    %store/vec4 v0x556f4d6defd0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x556f4d6dd2d0_0;
    %store/vec4 v0x556f4d6defd0_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x556f4d69f500;
T_8 ;
    %wait E_0x556f4d5e2750;
    %load/vec4 v0x556f4d6dfa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f4d6dd140_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x556f4d6dd1e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x556f4d6dd140_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x556f4d6b1c50;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f4d6e0070_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x556f4d6e0070_0;
    %inv;
    %store/vec4 v0x556f4d6e0070_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x556f4d6b1c50;
T_10 ;
    %fork t_1, S_0x556f4d69f0d0;
    %jmp t_0;
    .scope S_0x556f4d69f0d0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f4d6e08f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556f4d6e0110_0, 0, 1;
    %wait E_0x556f4d5e2750;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556f4d6e08f0_0, 0, 1;
    %wait E_0x556f4d5e2750;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x556f4d6b7c90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x556f4d6e0390_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x556f4d6bb0f0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556f4d6d2280_0, 0, 5;
    %load/vec4 v0x556f4d6b7c90_0;
    %store/vec4 v0x556f4d6d2360_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556f4d6b7fc0_0, 0, 16;
    %load/vec4 v0x556f4d6bb0f0_0;
    %load/vec4 v0x556f4d6d2280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556f4d6d2360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556f4d6b7fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556f4d6b90d0_0, 0, 32;
    %load/vec4 v0x556f4d6b90d0_0;
    %store/vec4 v0x556f4d6e0760_0, 0, 32;
    %load/vec4 v0x556f4d6e0390_0;
    %load/vec4 v0x556f4d6b7c90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x556f4d6e0390_0, 0, 32;
    %wait E_0x556f4d5e2750;
    %delay 2, 0;
    %load/vec4 v0x556f4d6e0460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x556f4d6e02a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x556f4d6b7c90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x556f4d6b7c90_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x556f4d6b7c90_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x556f4d6bb0f0_0, 0, 6;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x556f4d6b29d0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556f4d6d2440_0, 0, 5;
    %load/vec4 v0x556f4d6b7c90_0;
    %subi 1, 0, 5;
    %store/vec4 v0x556f4d6d2280_0, 0, 5;
    %load/vec4 v0x556f4d6b7c90_0;
    %store/vec4 v0x556f4d6d2360_0, 0, 5;
    %load/vec4 v0x556f4d6b7c90_0;
    %addi 15, 0, 5;
    %store/vec4 v0x556f4d6d21a0_0, 0, 5;
    %load/vec4 v0x556f4d6bb0f0_0;
    %load/vec4 v0x556f4d6d2280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556f4d6d2360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556f4d6d21a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556f4d6d2440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556f4d6b29d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556f4d6d20c0_0, 0, 32;
    %load/vec4 v0x556f4d6d20c0_0;
    %store/vec4 v0x556f4d6e0760_0, 0, 32;
    %wait E_0x556f4d5e2750;
    %delay 2, 0;
    %load/vec4 v0x556f4d6b7c90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x556f4d6b7c90_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x556f4d6b7c90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x556f4d6d2520_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x556f4d6bb0f0_0, 0, 6;
    %load/vec4 v0x556f4d6b7c90_0;
    %addi 15, 0, 5;
    %store/vec4 v0x556f4d6d2280_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x556f4d6d2360_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556f4d6b7fc0_0, 0, 16;
    %load/vec4 v0x556f4d6bb0f0_0;
    %load/vec4 v0x556f4d6d2280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556f4d6d2360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556f4d6b7fc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556f4d6b90d0_0, 0, 32;
    %load/vec4 v0x556f4d6b90d0_0;
    %store/vec4 v0x556f4d6e0760_0, 0, 32;
    %wait E_0x556f4d5e2750;
    %delay 2, 0;
    %load/vec4 v0x556f4d6b7c90_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x556f4d6d2520_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %load/vec4 v0x556f4d6d2520_0;
    %load/vec4 v0x556f4d6b7c90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %add;
    %store/vec4 v0x556f4d6ae2a0_0, 0, 32;
    %load/vec4 v0x556f4d6d2520_0;
    %load/vec4 v0x556f4d6b7c90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x556f4d6d2520_0, 0, 32;
    %load/vec4 v0x556f4d6e0800_0;
    %load/vec4 v0x556f4d6ae2a0_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 3 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x556f4d6ae2a0_0, v0x556f4d6e0800_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x556f4d6b7c90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x556f4d6b7c90_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x556f4d6b1c50;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
