![Screenshot 2025-01-13 095822](https://github.com/user-attachments/assets/8a17b4d6-d073-4cc9-96b9-de92e7f0e18e)# samsung-rscv![WhatsApp Image 2025-01-03 at 1 09 17 PM](https://github.com/user-attachments/assets/87feb793-6d4f-4bb1-a1dc-e5d0eda69ca1)
![WhatsApp Image 2025-01-03 at 1 14 26 PM](https://github.com/user-attachments/assets/6221d487-2885-4584-ba84-771e013f2a71)
# This project is focused on the development and integration of RISC-V architecture with Samsung's technology stack. The RISC-V architecture is an open-source instruction set architecture (ISA) designed to be modular, customizable, and extensible. This project aims to explore, contribute to, and optimize RISC-V cores and related systems for a variety of use cases, including mobile devices, IoT, and high-performance computing solutions.
## task2:![O1](https://github.com/user-attachments/assets/c60b6145-66f7-4788-b5e0-86cd6c5b1e62)
- ![Ofast](https://github.com/user-attachments/assets/6519e3e7-2d47-4037-a938-93ecd35a8e1b)
- ![spike](https://github.com/user-attachments/assets/ab265834-aac4-4254-be41-8b9aeee6baaa)
  ![WhatsApp Image 2025-01-17 at 21 01 35_93460aec](https://github.com/user-attachments/assets/9bc968e0-2cfd-44f4-ace2-e06742f35312)
![WhatsApp Image 2025-01-17 at 21 02 45_f5d2ad52](https://github.com/user-attachments/assets/481bc67b-26bc-4d50-b184-77d20cf9383d)




