// Seed: 3149628711
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    output id_3
);
endmodule
