fifo_4096x32.v,verilog,xil_defaultlib,../../../../V7_204b.gen/sources_1/ip/fifo_4096x32/sim/fifo_4096x32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
