
digiTOS-COMOD-SinBoard-CODE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063d0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000484  080064dc  080064dc  000164dc  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006960  08006960  00016960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006964  08006964  00016964  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000003a8  20000000  08006968  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000047c  200003a8  08006d10  000203a8  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  20000824  08006d10  00020824  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000203a8  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002dfea  00000000  00000000  000203d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00005ba6  00000000  00000000  0004e3bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00008e6b  00000000  00000000  00053f61  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001090  00000000  00000000  0005cdd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001470  00000000  00000000  0005de60  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000c424  00000000  00000000  0005f2d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005473  00000000  00000000  0006b6f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00070b67  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003344  00000000  00000000  00070be4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200003a8 	.word	0x200003a8
 8000128:	00000000 	.word	0x00000000
 800012c:	080064c4 	.word	0x080064c4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200003ac 	.word	0x200003ac
 8000148:	080064c4 	.word	0x080064c4

0800014c <__aeabi_llsr>:
 800014c:	40d0      	lsrs	r0, r2
 800014e:	1c0b      	adds	r3, r1, #0
 8000150:	40d1      	lsrs	r1, r2
 8000152:	469c      	mov	ip, r3
 8000154:	3a20      	subs	r2, #32
 8000156:	40d3      	lsrs	r3, r2
 8000158:	4318      	orrs	r0, r3
 800015a:	4252      	negs	r2, r2
 800015c:	4663      	mov	r3, ip
 800015e:	4093      	lsls	r3, r2
 8000160:	4318      	orrs	r0, r3
 8000162:	4770      	bx	lr

08000164 <__aeabi_frsub>:
 8000164:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000168:	e002      	b.n	8000170 <__addsf3>
 800016a:	bf00      	nop

0800016c <__aeabi_fsub>:
 800016c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000170 <__addsf3>:
 8000170:	0042      	lsls	r2, r0, #1
 8000172:	bf1f      	itttt	ne
 8000174:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000178:	ea92 0f03 	teqne	r2, r3
 800017c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000180:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000184:	d06a      	beq.n	800025c <__addsf3+0xec>
 8000186:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800018a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800018e:	bfc1      	itttt	gt
 8000190:	18d2      	addgt	r2, r2, r3
 8000192:	4041      	eorgt	r1, r0
 8000194:	4048      	eorgt	r0, r1
 8000196:	4041      	eorgt	r1, r0
 8000198:	bfb8      	it	lt
 800019a:	425b      	neglt	r3, r3
 800019c:	2b19      	cmp	r3, #25
 800019e:	bf88      	it	hi
 80001a0:	4770      	bxhi	lr
 80001a2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80001a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001aa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001ae:	bf18      	it	ne
 80001b0:	4240      	negne	r0, r0
 80001b2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001ba:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001be:	bf18      	it	ne
 80001c0:	4249      	negne	r1, r1
 80001c2:	ea92 0f03 	teq	r2, r3
 80001c6:	d03f      	beq.n	8000248 <__addsf3+0xd8>
 80001c8:	f1a2 0201 	sub.w	r2, r2, #1
 80001cc:	fa41 fc03 	asr.w	ip, r1, r3
 80001d0:	eb10 000c 	adds.w	r0, r0, ip
 80001d4:	f1c3 0320 	rsb	r3, r3, #32
 80001d8:	fa01 f103 	lsl.w	r1, r1, r3
 80001dc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001e0:	d502      	bpl.n	80001e8 <__addsf3+0x78>
 80001e2:	4249      	negs	r1, r1
 80001e4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001ec:	d313      	bcc.n	8000216 <__addsf3+0xa6>
 80001ee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001f2:	d306      	bcc.n	8000202 <__addsf3+0x92>
 80001f4:	0840      	lsrs	r0, r0, #1
 80001f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80001fa:	f102 0201 	add.w	r2, r2, #1
 80001fe:	2afe      	cmp	r2, #254	; 0xfe
 8000200:	d251      	bcs.n	80002a6 <__addsf3+0x136>
 8000202:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000206:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800020a:	bf08      	it	eq
 800020c:	f020 0001 	biceq.w	r0, r0, #1
 8000210:	ea40 0003 	orr.w	r0, r0, r3
 8000214:	4770      	bx	lr
 8000216:	0049      	lsls	r1, r1, #1
 8000218:	eb40 0000 	adc.w	r0, r0, r0
 800021c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000220:	f1a2 0201 	sub.w	r2, r2, #1
 8000224:	d1ed      	bne.n	8000202 <__addsf3+0x92>
 8000226:	fab0 fc80 	clz	ip, r0
 800022a:	f1ac 0c08 	sub.w	ip, ip, #8
 800022e:	ebb2 020c 	subs.w	r2, r2, ip
 8000232:	fa00 f00c 	lsl.w	r0, r0, ip
 8000236:	bfaa      	itet	ge
 8000238:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800023c:	4252      	neglt	r2, r2
 800023e:	4318      	orrge	r0, r3
 8000240:	bfbc      	itt	lt
 8000242:	40d0      	lsrlt	r0, r2
 8000244:	4318      	orrlt	r0, r3
 8000246:	4770      	bx	lr
 8000248:	f092 0f00 	teq	r2, #0
 800024c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000250:	bf06      	itte	eq
 8000252:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000256:	3201      	addeq	r2, #1
 8000258:	3b01      	subne	r3, #1
 800025a:	e7b5      	b.n	80001c8 <__addsf3+0x58>
 800025c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000260:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000264:	bf18      	it	ne
 8000266:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800026a:	d021      	beq.n	80002b0 <__addsf3+0x140>
 800026c:	ea92 0f03 	teq	r2, r3
 8000270:	d004      	beq.n	800027c <__addsf3+0x10c>
 8000272:	f092 0f00 	teq	r2, #0
 8000276:	bf08      	it	eq
 8000278:	4608      	moveq	r0, r1
 800027a:	4770      	bx	lr
 800027c:	ea90 0f01 	teq	r0, r1
 8000280:	bf1c      	itt	ne
 8000282:	2000      	movne	r0, #0
 8000284:	4770      	bxne	lr
 8000286:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800028a:	d104      	bne.n	8000296 <__addsf3+0x126>
 800028c:	0040      	lsls	r0, r0, #1
 800028e:	bf28      	it	cs
 8000290:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000294:	4770      	bx	lr
 8000296:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800029a:	bf3c      	itt	cc
 800029c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80002a0:	4770      	bxcc	lr
 80002a2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002a6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002aa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002ae:	4770      	bx	lr
 80002b0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002b4:	bf16      	itet	ne
 80002b6:	4608      	movne	r0, r1
 80002b8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002bc:	4601      	movne	r1, r0
 80002be:	0242      	lsls	r2, r0, #9
 80002c0:	bf06      	itte	eq
 80002c2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002c6:	ea90 0f01 	teqeq	r0, r1
 80002ca:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_ui2f>:
 80002d0:	f04f 0300 	mov.w	r3, #0
 80002d4:	e004      	b.n	80002e0 <__aeabi_i2f+0x8>
 80002d6:	bf00      	nop

080002d8 <__aeabi_i2f>:
 80002d8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002dc:	bf48      	it	mi
 80002de:	4240      	negmi	r0, r0
 80002e0:	ea5f 0c00 	movs.w	ip, r0
 80002e4:	bf08      	it	eq
 80002e6:	4770      	bxeq	lr
 80002e8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002ec:	4601      	mov	r1, r0
 80002ee:	f04f 0000 	mov.w	r0, #0
 80002f2:	e01c      	b.n	800032e <__aeabi_l2f+0x2a>

080002f4 <__aeabi_ul2f>:
 80002f4:	ea50 0201 	orrs.w	r2, r0, r1
 80002f8:	bf08      	it	eq
 80002fa:	4770      	bxeq	lr
 80002fc:	f04f 0300 	mov.w	r3, #0
 8000300:	e00a      	b.n	8000318 <__aeabi_l2f+0x14>
 8000302:	bf00      	nop

08000304 <__aeabi_l2f>:
 8000304:	ea50 0201 	orrs.w	r2, r0, r1
 8000308:	bf08      	it	eq
 800030a:	4770      	bxeq	lr
 800030c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000310:	d502      	bpl.n	8000318 <__aeabi_l2f+0x14>
 8000312:	4240      	negs	r0, r0
 8000314:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000318:	ea5f 0c01 	movs.w	ip, r1
 800031c:	bf02      	ittt	eq
 800031e:	4684      	moveq	ip, r0
 8000320:	4601      	moveq	r1, r0
 8000322:	2000      	moveq	r0, #0
 8000324:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000328:	bf08      	it	eq
 800032a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800032e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000332:	fabc f28c 	clz	r2, ip
 8000336:	3a08      	subs	r2, #8
 8000338:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800033c:	db10      	blt.n	8000360 <__aeabi_l2f+0x5c>
 800033e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000342:	4463      	add	r3, ip
 8000344:	fa00 fc02 	lsl.w	ip, r0, r2
 8000348:	f1c2 0220 	rsb	r2, r2, #32
 800034c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000350:	fa20 f202 	lsr.w	r2, r0, r2
 8000354:	eb43 0002 	adc.w	r0, r3, r2
 8000358:	bf08      	it	eq
 800035a:	f020 0001 	biceq.w	r0, r0, #1
 800035e:	4770      	bx	lr
 8000360:	f102 0220 	add.w	r2, r2, #32
 8000364:	fa01 fc02 	lsl.w	ip, r1, r2
 8000368:	f1c2 0220 	rsb	r2, r2, #32
 800036c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000370:	fa21 f202 	lsr.w	r2, r1, r2
 8000374:	eb43 0002 	adc.w	r0, r3, r2
 8000378:	bf08      	it	eq
 800037a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800037e:	4770      	bx	lr

08000380 <__aeabi_fmul>:
 8000380:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000384:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000388:	bf1e      	ittt	ne
 800038a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800038e:	ea92 0f0c 	teqne	r2, ip
 8000392:	ea93 0f0c 	teqne	r3, ip
 8000396:	d06f      	beq.n	8000478 <__aeabi_fmul+0xf8>
 8000398:	441a      	add	r2, r3
 800039a:	ea80 0c01 	eor.w	ip, r0, r1
 800039e:	0240      	lsls	r0, r0, #9
 80003a0:	bf18      	it	ne
 80003a2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003a6:	d01e      	beq.n	80003e6 <__aeabi_fmul+0x66>
 80003a8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003ac:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003b0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003b4:	fba0 3101 	umull	r3, r1, r0, r1
 80003b8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003bc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003c0:	bf3e      	ittt	cc
 80003c2:	0049      	lslcc	r1, r1, #1
 80003c4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c8:	005b      	lslcc	r3, r3, #1
 80003ca:	ea40 0001 	orr.w	r0, r0, r1
 80003ce:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003d2:	2afd      	cmp	r2, #253	; 0xfd
 80003d4:	d81d      	bhi.n	8000412 <__aeabi_fmul+0x92>
 80003d6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003da:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003de:	bf08      	it	eq
 80003e0:	f020 0001 	biceq.w	r0, r0, #1
 80003e4:	4770      	bx	lr
 80003e6:	f090 0f00 	teq	r0, #0
 80003ea:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003ee:	bf08      	it	eq
 80003f0:	0249      	lsleq	r1, r1, #9
 80003f2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003f6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003fa:	3a7f      	subs	r2, #127	; 0x7f
 80003fc:	bfc2      	ittt	gt
 80003fe:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000402:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000406:	4770      	bxgt	lr
 8000408:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800040c:	f04f 0300 	mov.w	r3, #0
 8000410:	3a01      	subs	r2, #1
 8000412:	dc5d      	bgt.n	80004d0 <__aeabi_fmul+0x150>
 8000414:	f112 0f19 	cmn.w	r2, #25
 8000418:	bfdc      	itt	le
 800041a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800041e:	4770      	bxle	lr
 8000420:	f1c2 0200 	rsb	r2, r2, #0
 8000424:	0041      	lsls	r1, r0, #1
 8000426:	fa21 f102 	lsr.w	r1, r1, r2
 800042a:	f1c2 0220 	rsb	r2, r2, #32
 800042e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000432:	ea5f 0031 	movs.w	r0, r1, rrx
 8000436:	f140 0000 	adc.w	r0, r0, #0
 800043a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800043e:	bf08      	it	eq
 8000440:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000444:	4770      	bx	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0040      	lsleq	r0, r0, #1
 8000452:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000456:	3a01      	subeq	r2, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xce>
 800045a:	ea40 000c 	orr.w	r0, r0, ip
 800045e:	f093 0f00 	teq	r3, #0
 8000462:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000466:	bf02      	ittt	eq
 8000468:	0049      	lsleq	r1, r1, #1
 800046a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800046e:	3b01      	subeq	r3, #1
 8000470:	d0f9      	beq.n	8000466 <__aeabi_fmul+0xe6>
 8000472:	ea41 010c 	orr.w	r1, r1, ip
 8000476:	e78f      	b.n	8000398 <__aeabi_fmul+0x18>
 8000478:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800047c:	ea92 0f0c 	teq	r2, ip
 8000480:	bf18      	it	ne
 8000482:	ea93 0f0c 	teqne	r3, ip
 8000486:	d00a      	beq.n	800049e <__aeabi_fmul+0x11e>
 8000488:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800048c:	bf18      	it	ne
 800048e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000492:	d1d8      	bne.n	8000446 <__aeabi_fmul+0xc6>
 8000494:	ea80 0001 	eor.w	r0, r0, r1
 8000498:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800049c:	4770      	bx	lr
 800049e:	f090 0f00 	teq	r0, #0
 80004a2:	bf17      	itett	ne
 80004a4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004a8:	4608      	moveq	r0, r1
 80004aa:	f091 0f00 	teqne	r1, #0
 80004ae:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004b2:	d014      	beq.n	80004de <__aeabi_fmul+0x15e>
 80004b4:	ea92 0f0c 	teq	r2, ip
 80004b8:	d101      	bne.n	80004be <__aeabi_fmul+0x13e>
 80004ba:	0242      	lsls	r2, r0, #9
 80004bc:	d10f      	bne.n	80004de <__aeabi_fmul+0x15e>
 80004be:	ea93 0f0c 	teq	r3, ip
 80004c2:	d103      	bne.n	80004cc <__aeabi_fmul+0x14c>
 80004c4:	024b      	lsls	r3, r1, #9
 80004c6:	bf18      	it	ne
 80004c8:	4608      	movne	r0, r1
 80004ca:	d108      	bne.n	80004de <__aeabi_fmul+0x15e>
 80004cc:	ea80 0001 	eor.w	r0, r0, r1
 80004d0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004d4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004dc:	4770      	bx	lr
 80004de:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004e2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004e6:	4770      	bx	lr

080004e8 <__aeabi_fdiv>:
 80004e8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ec:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004f0:	bf1e      	ittt	ne
 80004f2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004f6:	ea92 0f0c 	teqne	r2, ip
 80004fa:	ea93 0f0c 	teqne	r3, ip
 80004fe:	d069      	beq.n	80005d4 <__aeabi_fdiv+0xec>
 8000500:	eba2 0203 	sub.w	r2, r2, r3
 8000504:	ea80 0c01 	eor.w	ip, r0, r1
 8000508:	0249      	lsls	r1, r1, #9
 800050a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800050e:	d037      	beq.n	8000580 <__aeabi_fdiv+0x98>
 8000510:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000514:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000518:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 800051c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000520:	428b      	cmp	r3, r1
 8000522:	bf38      	it	cc
 8000524:	005b      	lslcc	r3, r3, #1
 8000526:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 800052a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800052e:	428b      	cmp	r3, r1
 8000530:	bf24      	itt	cs
 8000532:	1a5b      	subcs	r3, r3, r1
 8000534:	ea40 000c 	orrcs.w	r0, r0, ip
 8000538:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800053c:	bf24      	itt	cs
 800053e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000542:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000546:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800054a:	bf24      	itt	cs
 800054c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000550:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000554:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000558:	bf24      	itt	cs
 800055a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800055e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000562:	011b      	lsls	r3, r3, #4
 8000564:	bf18      	it	ne
 8000566:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800056a:	d1e0      	bne.n	800052e <__aeabi_fdiv+0x46>
 800056c:	2afd      	cmp	r2, #253	; 0xfd
 800056e:	f63f af50 	bhi.w	8000412 <__aeabi_fmul+0x92>
 8000572:	428b      	cmp	r3, r1
 8000574:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000578:	bf08      	it	eq
 800057a:	f020 0001 	biceq.w	r0, r0, #1
 800057e:	4770      	bx	lr
 8000580:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000584:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000588:	327f      	adds	r2, #127	; 0x7f
 800058a:	bfc2      	ittt	gt
 800058c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000590:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000594:	4770      	bxgt	lr
 8000596:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800059a:	f04f 0300 	mov.w	r3, #0
 800059e:	3a01      	subs	r2, #1
 80005a0:	e737      	b.n	8000412 <__aeabi_fmul+0x92>
 80005a2:	f092 0f00 	teq	r2, #0
 80005a6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0040      	lsleq	r0, r0, #1
 80005ae:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005b2:	3a01      	subeq	r2, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xc2>
 80005b6:	ea40 000c 	orr.w	r0, r0, ip
 80005ba:	f093 0f00 	teq	r3, #0
 80005be:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005c2:	bf02      	ittt	eq
 80005c4:	0049      	lsleq	r1, r1, #1
 80005c6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005ca:	3b01      	subeq	r3, #1
 80005cc:	d0f9      	beq.n	80005c2 <__aeabi_fdiv+0xda>
 80005ce:	ea41 010c 	orr.w	r1, r1, ip
 80005d2:	e795      	b.n	8000500 <__aeabi_fdiv+0x18>
 80005d4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d8:	ea92 0f0c 	teq	r2, ip
 80005dc:	d108      	bne.n	80005f0 <__aeabi_fdiv+0x108>
 80005de:	0242      	lsls	r2, r0, #9
 80005e0:	f47f af7d 	bne.w	80004de <__aeabi_fmul+0x15e>
 80005e4:	ea93 0f0c 	teq	r3, ip
 80005e8:	f47f af70 	bne.w	80004cc <__aeabi_fmul+0x14c>
 80005ec:	4608      	mov	r0, r1
 80005ee:	e776      	b.n	80004de <__aeabi_fmul+0x15e>
 80005f0:	ea93 0f0c 	teq	r3, ip
 80005f4:	d104      	bne.n	8000600 <__aeabi_fdiv+0x118>
 80005f6:	024b      	lsls	r3, r1, #9
 80005f8:	f43f af4c 	beq.w	8000494 <__aeabi_fmul+0x114>
 80005fc:	4608      	mov	r0, r1
 80005fe:	e76e      	b.n	80004de <__aeabi_fmul+0x15e>
 8000600:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000604:	bf18      	it	ne
 8000606:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800060a:	d1ca      	bne.n	80005a2 <__aeabi_fdiv+0xba>
 800060c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000610:	f47f af5c 	bne.w	80004cc <__aeabi_fmul+0x14c>
 8000614:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000618:	f47f af3c 	bne.w	8000494 <__aeabi_fmul+0x114>
 800061c:	e75f      	b.n	80004de <__aeabi_fmul+0x15e>
 800061e:	bf00      	nop

08000620 <__gesf2>:
 8000620:	f04f 3cff 	mov.w	ip, #4294967295
 8000624:	e006      	b.n	8000634 <__cmpsf2+0x4>
 8000626:	bf00      	nop

08000628 <__lesf2>:
 8000628:	f04f 0c01 	mov.w	ip, #1
 800062c:	e002      	b.n	8000634 <__cmpsf2+0x4>
 800062e:	bf00      	nop

08000630 <__cmpsf2>:
 8000630:	f04f 0c01 	mov.w	ip, #1
 8000634:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000638:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800063c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000640:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000644:	bf18      	it	ne
 8000646:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800064a:	d011      	beq.n	8000670 <__cmpsf2+0x40>
 800064c:	b001      	add	sp, #4
 800064e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000652:	bf18      	it	ne
 8000654:	ea90 0f01 	teqne	r0, r1
 8000658:	bf58      	it	pl
 800065a:	ebb2 0003 	subspl.w	r0, r2, r3
 800065e:	bf88      	it	hi
 8000660:	17c8      	asrhi	r0, r1, #31
 8000662:	bf38      	it	cc
 8000664:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000668:	bf18      	it	ne
 800066a:	f040 0001 	orrne.w	r0, r0, #1
 800066e:	4770      	bx	lr
 8000670:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000674:	d102      	bne.n	800067c <__cmpsf2+0x4c>
 8000676:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800067a:	d105      	bne.n	8000688 <__cmpsf2+0x58>
 800067c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000680:	d1e4      	bne.n	800064c <__cmpsf2+0x1c>
 8000682:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000686:	d0e1      	beq.n	800064c <__cmpsf2+0x1c>
 8000688:	f85d 0b04 	ldr.w	r0, [sp], #4
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop

08000690 <__aeabi_cfrcmple>:
 8000690:	4684      	mov	ip, r0
 8000692:	4608      	mov	r0, r1
 8000694:	4661      	mov	r1, ip
 8000696:	e7ff      	b.n	8000698 <__aeabi_cfcmpeq>

08000698 <__aeabi_cfcmpeq>:
 8000698:	b50f      	push	{r0, r1, r2, r3, lr}
 800069a:	f7ff ffc9 	bl	8000630 <__cmpsf2>
 800069e:	2800      	cmp	r0, #0
 80006a0:	bf48      	it	mi
 80006a2:	f110 0f00 	cmnmi.w	r0, #0
 80006a6:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006a8 <__aeabi_fcmpeq>:
 80006a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006ac:	f7ff fff4 	bl	8000698 <__aeabi_cfcmpeq>
 80006b0:	bf0c      	ite	eq
 80006b2:	2001      	moveq	r0, #1
 80006b4:	2000      	movne	r0, #0
 80006b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ba:	bf00      	nop

080006bc <__aeabi_fcmplt>:
 80006bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006c0:	f7ff ffea 	bl	8000698 <__aeabi_cfcmpeq>
 80006c4:	bf34      	ite	cc
 80006c6:	2001      	movcc	r0, #1
 80006c8:	2000      	movcs	r0, #0
 80006ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ce:	bf00      	nop

080006d0 <__aeabi_fcmple>:
 80006d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d4:	f7ff ffe0 	bl	8000698 <__aeabi_cfcmpeq>
 80006d8:	bf94      	ite	ls
 80006da:	2001      	movls	r0, #1
 80006dc:	2000      	movhi	r0, #0
 80006de:	f85d fb08 	ldr.w	pc, [sp], #8
 80006e2:	bf00      	nop

080006e4 <__aeabi_fcmpge>:
 80006e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e8:	f7ff ffd2 	bl	8000690 <__aeabi_cfrcmple>
 80006ec:	bf94      	ite	ls
 80006ee:	2001      	movls	r0, #1
 80006f0:	2000      	movhi	r0, #0
 80006f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f6:	bf00      	nop

080006f8 <__aeabi_fcmpgt>:
 80006f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006fc:	f7ff ffc8 	bl	8000690 <__aeabi_cfrcmple>
 8000700:	bf34      	ite	cc
 8000702:	2001      	movcc	r0, #1
 8000704:	2000      	movcs	r0, #0
 8000706:	f85d fb08 	ldr.w	pc, [sp], #8
 800070a:	bf00      	nop

0800070c <__aeabi_f2uiz>:
 800070c:	0042      	lsls	r2, r0, #1
 800070e:	d20e      	bcs.n	800072e <__aeabi_f2uiz+0x22>
 8000710:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000714:	d30b      	bcc.n	800072e <__aeabi_f2uiz+0x22>
 8000716:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800071a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800071e:	d409      	bmi.n	8000734 <__aeabi_f2uiz+0x28>
 8000720:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000724:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000728:	fa23 f002 	lsr.w	r0, r3, r2
 800072c:	4770      	bx	lr
 800072e:	f04f 0000 	mov.w	r0, #0
 8000732:	4770      	bx	lr
 8000734:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000738:	d101      	bne.n	800073e <__aeabi_f2uiz+0x32>
 800073a:	0242      	lsls	r2, r0, #9
 800073c:	d102      	bne.n	8000744 <__aeabi_f2uiz+0x38>
 800073e:	f04f 30ff 	mov.w	r0, #4294967295
 8000742:	4770      	bx	lr
 8000744:	f04f 0000 	mov.w	r0, #0
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop

0800074c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800074c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig = {0};

  /**Common config 
  */
  hadc1.Instance = ADC1;
 800074e:	481a      	ldr	r0, [pc, #104]	; (80007b8 <MX_ADC1_Init+0x6c>)
 8000750:	4a1a      	ldr	r2, [pc, #104]	; (80007bc <MX_ADC1_Init+0x70>)
  ADC_ChannelConfTypeDef sConfig = {0};
 8000752:	2300      	movs	r3, #0
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000754:	2401      	movs	r4, #1
  hadc1.Instance = ADC1;
 8000756:	6002      	str	r2, [r0, #0]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000758:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  ADC_ChannelConfTypeDef sConfig = {0};
 800075c:	9301      	str	r3, [sp, #4]
 800075e:	9302      	str	r3, [sp, #8]
 8000760:	9303      	str	r3, [sp, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000762:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000764:	60c4      	str	r4, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000766:	6143      	str	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000768:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800076a:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 1;
 800076c:	6104      	str	r4, [r0, #16]

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800076e:	f002 fc25 	bl	8002fbc <HAL_ADC_Init>
 8000772:	b108      	cbz	r0, 8000778 <MX_ADC1_Init+0x2c>
  {
    Error_Handler();
 8000774:	f001 fbd6 	bl	8001f24 <Error_Handler>
  }
  /**Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000778:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800077a:	a901      	add	r1, sp, #4
 800077c:	480e      	ldr	r0, [pc, #56]	; (80007b8 <MX_ADC1_Init+0x6c>)
  sConfig.Channel = ADC_CHANNEL_1;
 800077e:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000780:	9402      	str	r4, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000782:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000784:	f002 fa82 	bl	8002c8c <HAL_ADC_ConfigChannel>
 8000788:	b108      	cbz	r0, 800078e <MX_ADC1_Init+0x42>
  {
    Error_Handler();
 800078a:	f001 fbcb 	bl	8001f24 <Error_Handler>
  }

  	/**Configure for the selected ADC regular channel to be converted.
    */
    sConfig.Channel = ADC_CHANNEL_2;
 800078e:	2302      	movs	r3, #2
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000790:	a901      	add	r1, sp, #4
 8000792:	4809      	ldr	r0, [pc, #36]	; (80007b8 <MX_ADC1_Init+0x6c>)
    sConfig.Channel = ADC_CHANNEL_2;
 8000794:	9301      	str	r3, [sp, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000796:	f002 fa79 	bl	8002c8c <HAL_ADC_ConfigChannel>
 800079a:	b108      	cbz	r0, 80007a0 <MX_ADC1_Init+0x54>
    {
      Error_Handler();
 800079c:	f001 fbc2 	bl	8001f24 <Error_Handler>

	#endif

    /**Configure for the selected ADC regular channel to be converted.
    */
    sConfig.Channel = ADC_CHANNEL_5;
 80007a0:	2305      	movs	r3, #5
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007a2:	a901      	add	r1, sp, #4
 80007a4:	4804      	ldr	r0, [pc, #16]	; (80007b8 <MX_ADC1_Init+0x6c>)
    sConfig.Channel = ADC_CHANNEL_5;
 80007a6:	9301      	str	r3, [sp, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007a8:	f002 fa70 	bl	8002c8c <HAL_ADC_ConfigChannel>
 80007ac:	b108      	cbz	r0, 80007b2 <MX_ADC1_Init+0x66>
    {
      Error_Handler();
 80007ae:	f001 fbb9 	bl	8001f24 <Error_Handler>
		  {
			Error_Handler();
		  }
	#endif

}
 80007b2:	b004      	add	sp, #16
 80007b4:	bd10      	pop	{r4, pc}
 80007b6:	bf00      	nop
 80007b8:	20000490 	.word	0x20000490
 80007bc:	40012400 	.word	0x40012400

080007c0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007c0:	b530      	push	{r4, r5, lr}
 80007c2:	4605      	mov	r5, r0
 80007c4:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c6:	2210      	movs	r2, #16
 80007c8:	2100      	movs	r1, #0
 80007ca:	a802      	add	r0, sp, #8
 80007cc:	f005 fa22 	bl	8005c14 <memset>
  if(adcHandle->Instance==ADC1)
 80007d0:	682a      	ldr	r2, [r5, #0]
 80007d2:	4b22      	ldr	r3, [pc, #136]	; (800085c <HAL_ADC_MspInit+0x9c>)
 80007d4:	429a      	cmp	r2, r3
 80007d6:	d13e      	bne.n	8000856 <HAL_ADC_MspInit+0x96>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007d8:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80007dc:	699a      	ldr	r2, [r3, #24]
    */
    GPIO_InitStruct.Pin = V_OUT_Pin|C_OUT_Pin|V_IN_Pin|V_IN_WAVE_DETECTOR_Pin 
                          |DC_FEEDBACK_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007de:	4820      	ldr	r0, [pc, #128]	; (8000860 <HAL_ADC_MspInit+0xa0>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80007e4:	619a      	str	r2, [r3, #24]
 80007e6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007e8:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007ea:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80007ee:	9200      	str	r2, [sp, #0]
 80007f0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f2:	699a      	ldr	r2, [r3, #24]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80007f4:	4c1b      	ldr	r4, [pc, #108]	; (8000864 <HAL_ADC_MspInit+0xa4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f6:	f042 0204 	orr.w	r2, r2, #4
 80007fa:	619a      	str	r2, [r3, #24]
 80007fc:	699b      	ldr	r3, [r3, #24]
 80007fe:	f003 0304 	and.w	r3, r3, #4
 8000802:	9301      	str	r3, [sp, #4]
 8000804:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = V_OUT_Pin|C_OUT_Pin|V_IN_Pin|V_IN_WAVE_DETECTOR_Pin 
 8000806:	233e      	movs	r3, #62	; 0x3e
 8000808:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800080a:	2303      	movs	r3, #3
 800080c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800080e:	f003 f943 	bl	8003a98 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8000812:	4b15      	ldr	r3, [pc, #84]	; (8000868 <HAL_ADC_MspInit+0xa8>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000814:	4620      	mov	r0, r4
    hdma_adc1.Instance = DMA1_Channel1;
 8000816:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000818:	2300      	movs	r3, #0
 800081a:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800081c:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800081e:	2380      	movs	r3, #128	; 0x80
 8000820:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000822:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000826:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000828:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800082c:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800082e:	2320      	movs	r3, #32
 8000830:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000832:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000836:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000838:	f002 fd48 	bl	80032cc <HAL_DMA_Init>
 800083c:	b108      	cbz	r0, 8000842 <HAL_ADC_MspInit+0x82>
    {
      Error_Handler();
 800083e:	f001 fb71 	bl	8001f24 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000842:	622c      	str	r4, [r5, #32]

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 3, 1);
 8000844:	2012      	movs	r0, #18
 8000846:	2201      	movs	r2, #1
 8000848:	2103      	movs	r1, #3
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800084a:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 3, 1);
 800084c:	f002 fcb2 	bl	80031b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000850:	2012      	movs	r0, #18
 8000852:	f002 fcf1 	bl	8003238 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000856:	b007      	add	sp, #28
 8000858:	bd30      	pop	{r4, r5, pc}
 800085a:	bf00      	nop
 800085c:	40012400 	.word	0x40012400
 8000860:	40010800 	.word	0x40010800
 8000864:	200004c0 	.word	0x200004c0
 8000868:	40020008 	.word	0x40020008

0800086c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 800086c:	b508      	push	{r3, lr}

  hcrc.Instance = CRC;
 800086e:	4805      	ldr	r0, [pc, #20]	; (8000884 <MX_CRC_Init+0x18>)
 8000870:	4b05      	ldr	r3, [pc, #20]	; (8000888 <MX_CRC_Init+0x1c>)
 8000872:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000874:	f002 fd0c 	bl	8003290 <HAL_CRC_Init>
 8000878:	b118      	cbz	r0, 8000882 <MX_CRC_Init+0x16>
  {
    Error_Handler();
  }

}
 800087a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800087e:	f001 bb51 	b.w	8001f24 <Error_Handler>
 8000882:	bd08      	pop	{r3, pc}
 8000884:	20000504 	.word	0x20000504
 8000888:	40023000 	.word	0x40023000

0800088c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{

  if(crcHandle->Instance==CRC)
 800088c:	6802      	ldr	r2, [r0, #0]
 800088e:	4b08      	ldr	r3, [pc, #32]	; (80008b0 <HAL_CRC_MspInit+0x24>)
{
 8000890:	b082      	sub	sp, #8
  if(crcHandle->Instance==CRC)
 8000892:	429a      	cmp	r2, r3
 8000894:	d10a      	bne.n	80008ac <HAL_CRC_MspInit+0x20>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000896:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 800089a:	695a      	ldr	r2, [r3, #20]
 800089c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80008a0:	615a      	str	r2, [r3, #20]
 80008a2:	695b      	ldr	r3, [r3, #20]
 80008a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008a8:	9301      	str	r3, [sp, #4]
 80008aa:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80008ac:	b002      	add	sp, #8
 80008ae:	4770      	bx	lr
 80008b0:	40023000 	.word	0x40023000

080008b4 <StartADC>:
//uint32_t adc_cnt1=0;

void StartADC(){
	//HAL_ADC_Start_IT(&hadc);
	//ADC->CCR |= ADC_CCR_TSEN | ADC_CCR_VREFEN;
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*) &ADC_Data,ADC_ChannelCnt);
 80008b4:	2203      	movs	r2, #3
 80008b6:	4902      	ldr	r1, [pc, #8]	; (80008c0 <StartADC+0xc>)
 80008b8:	4802      	ldr	r0, [pc, #8]	; (80008c4 <StartADC+0x10>)
 80008ba:	f002 bacd 	b.w	8002e58 <HAL_ADC_Start_DMA>
 80008be:	bf00      	nop
 80008c0:	20000518 	.word	0x20000518
 80008c4:	20000490 	.word	0x20000490

080008c8 <ResetV_data>:

//******* ADC **********//

//******* AMPLITUDE **********//
void ResetV_data() {
	 V_1=0;
 80008c8:	2300      	movs	r3, #0
 80008ca:	4a1f      	ldr	r2, [pc, #124]	; (8000948 <ResetV_data+0x80>)
void ResetV_data() {
 80008cc:	b510      	push	{r4, lr}
	 V_1=0;
 80008ce:	6013      	str	r3, [r2, #0]
	 V_2=0;
 80008d0:	4a1e      	ldr	r2, [pc, #120]	; (800094c <ResetV_data+0x84>)
	 V_3=0;
	 V_4=0;

	 V_Cnt[0]=1;
 80008d2:	491f      	ldr	r1, [pc, #124]	; (8000950 <ResetV_data+0x88>)
	 V_2=0;
 80008d4:	6013      	str	r3, [r2, #0]
	 V_3=0;
 80008d6:	4a1f      	ldr	r2, [pc, #124]	; (8000954 <ResetV_data+0x8c>)
	 V_Cnt[1]=1;
	 V_Cnt[2]=1;
	 V_Cnt[3]=1;

	 V_Out_Cnt=1;
	 V_Out_RawData=0;
 80008d8:	2000      	movs	r0, #0
	 V_3=0;
 80008da:	6013      	str	r3, [r2, #0]
	 V_4=0;
 80008dc:	4a1e      	ldr	r2, [pc, #120]	; (8000958 <ResetV_data+0x90>)
	 V_Out_RawData=0;
 80008de:	4c1f      	ldr	r4, [pc, #124]	; (800095c <ResetV_data+0x94>)
	 V_4=0;
 80008e0:	6013      	str	r3, [r2, #0]
	 V_Cnt[0]=1;
 80008e2:	2201      	movs	r2, #1
 80008e4:	600a      	str	r2, [r1, #0]
	 V_Cnt[1]=1;
 80008e6:	604a      	str	r2, [r1, #4]
	 V_Cnt[2]=1;
 80008e8:	608a      	str	r2, [r1, #8]
	 V_Cnt[3]=1;
 80008ea:	60ca      	str	r2, [r1, #12]
	 V_Out_Cnt=1;
 80008ec:	491c      	ldr	r1, [pc, #112]	; (8000960 <ResetV_data+0x98>)
 80008ee:	600a      	str	r2, [r1, #0]
	 V_Out_RawData=0;
 80008f0:	2100      	movs	r1, #0
 80008f2:	e9c4 0100 	strd	r0, r1, [r4]

	 I_Out_Cnt=1;
 80008f6:	4c1b      	ldr	r4, [pc, #108]	; (8000964 <ResetV_data+0x9c>)
 80008f8:	6022      	str	r2, [r4, #0]
	 I_Out_RawData=0;
 80008fa:	4a1b      	ldr	r2, [pc, #108]	; (8000968 <ResetV_data+0xa0>)
 80008fc:	e9c2 0100 	strd	r0, r1, [r2]
	 V_Cnt[4]=1;
	 V_5=1500;
	#endif

	#ifdef DC_PROTECTION
	 	 DC_Data=0;
 8000900:	4a1a      	ldr	r2, [pc, #104]	; (800096c <ResetV_data+0xa4>)
 8000902:	6013      	str	r3, [r2, #0]
	 	 DC_DataCnt=0;
 8000904:	4a1a      	ldr	r2, [pc, #104]	; (8000970 <ResetV_data+0xa8>)
 8000906:	6013      	str	r3, [r2, #0]
	#endif

	 	//reset temp buffer
	 	V_1_temp=0;
 8000908:	4a1a      	ldr	r2, [pc, #104]	; (8000974 <ResetV_data+0xac>)
 800090a:	6013      	str	r3, [r2, #0]
	 	V_2_temp=0;
 800090c:	4a1a      	ldr	r2, [pc, #104]	; (8000978 <ResetV_data+0xb0>)
 800090e:	6013      	str	r3, [r2, #0]
	 	V_3_temp=0;
 8000910:	4a1a      	ldr	r2, [pc, #104]	; (800097c <ResetV_data+0xb4>)
 8000912:	6013      	str	r3, [r2, #0]
	 	V_4_temp=0;
 8000914:	4a1a      	ldr	r2, [pc, #104]	; (8000980 <ResetV_data+0xb8>)
 8000916:	6013      	str	r3, [r2, #0]

	 	Vcnt_1_temp=0;
 8000918:	4a1a      	ldr	r2, [pc, #104]	; (8000984 <ResetV_data+0xbc>)
 800091a:	6013      	str	r3, [r2, #0]
	 	Vcnt_2_temp=0;
 800091c:	4a1a      	ldr	r2, [pc, #104]	; (8000988 <ResetV_data+0xc0>)
 800091e:	6013      	str	r3, [r2, #0]
	 	Vcnt_3_temp=0;
 8000920:	4a1a      	ldr	r2, [pc, #104]	; (800098c <ResetV_data+0xc4>)
 8000922:	6013      	str	r3, [r2, #0]
	 	Vcnt_4_temp=0;
 8000924:	4a1a      	ldr	r2, [pc, #104]	; (8000990 <ResetV_data+0xc8>)
 8000926:	6013      	str	r3, [r2, #0]

	 	I_Out_RawData_temp=0;
 8000928:	4a1a      	ldr	r2, [pc, #104]	; (8000994 <ResetV_data+0xcc>)
 800092a:	6013      	str	r3, [r2, #0]
	 	V_Out_RawData_temp=0;
 800092c:	4a1a      	ldr	r2, [pc, #104]	; (8000998 <ResetV_data+0xd0>)
 800092e:	6013      	str	r3, [r2, #0]
	 	I_Out_Cnt_temp=0;
 8000930:	4a1a      	ldr	r2, [pc, #104]	; (800099c <ResetV_data+0xd4>)
 8000932:	6013      	str	r3, [r2, #0]
	 	V_Out_Cnt_temp=0;
 8000934:	4a1a      	ldr	r2, [pc, #104]	; (80009a0 <ResetV_data+0xd8>)
 8000936:	6013      	str	r3, [r2, #0]

	 	#ifdef DC_PROTECTION
	 		DC_Data_temp=0;
 8000938:	4a1a      	ldr	r2, [pc, #104]	; (80009a4 <ResetV_data+0xdc>)
 800093a:	6013      	str	r3, [r2, #0]
	 		DC_DataCnt_temp=0;
 800093c:	4a1a      	ldr	r2, [pc, #104]	; (80009a8 <ResetV_data+0xe0>)
 800093e:	6013      	str	r3, [r2, #0]
	 	#ifdef USE_VREF
	 		V_5_temp=0;
	 		Vcnt_5_temp=0;
	     #endif

	 	TempBuffer_Flag=0;
 8000940:	4a1a      	ldr	r2, [pc, #104]	; (80009ac <ResetV_data+0xe4>)
 8000942:	8013      	strh	r3, [r2, #0]
 8000944:	bd10      	pop	{r4, pc}
 8000946:	bf00      	nop
 8000948:	20000028 	.word	0x20000028
 800094c:	2000002c 	.word	0x2000002c
 8000950:	20000038 	.word	0x20000038
 8000954:	20000030 	.word	0x20000030
 8000958:	20000034 	.word	0x20000034
 800095c:	20000418 	.word	0x20000418
 8000960:	20000048 	.word	0x20000048
 8000964:	20000000 	.word	0x20000000
 8000968:	20000400 	.word	0x20000400
 800096c:	200003d8 	.word	0x200003d8
 8000970:	200003e0 	.word	0x200003e0
 8000974:	2000045c 	.word	0x2000045c
 8000978:	20000460 	.word	0x20000460
 800097c:	20000464 	.word	0x20000464
 8000980:	20000468 	.word	0x20000468
 8000984:	20000474 	.word	0x20000474
 8000988:	20000478 	.word	0x20000478
 800098c:	2000047c 	.word	0x2000047c
 8000990:	20000480 	.word	0x20000480
 8000994:	20000450 	.word	0x20000450
 8000998:	20000470 	.word	0x20000470
 800099c:	2000044c 	.word	0x2000044c
 80009a0:	2000046c 	.word	0x2000046c
 80009a4:	20000430 	.word	0x20000430
 80009a8:	2000042c 	.word	0x2000042c
 80009ac:	200003c4 	.word	0x200003c4

080009b0 <CalcNewAmp>:
	//
}

float CalcNewAmp(uint32_t V_curr, uint32_t V_etalon) {
	float fRes=1;
	if (V_curr>V_etalon) {
 80009b0:	4288      	cmp	r0, r1
float CalcNewAmp(uint32_t V_curr, uint32_t V_etalon) {
 80009b2:	b510      	push	{r4, lr}
	if (V_curr>V_etalon) {
 80009b4:	d922      	bls.n	80009fc <CalcNewAmp+0x4c>
		fRes=fRes+(float)((V_curr-V_etalon)*Amp_CoefPlus);
 80009b6:	1a40      	subs	r0, r0, r1
 80009b8:	f7ff fc8a 	bl	80002d0 <__aeabi_ui2f>
 80009bc:	4912      	ldr	r1, [pc, #72]	; (8000a08 <CalcNewAmp+0x58>)
 80009be:	f7ff fcdf 	bl	8000380 <__aeabi_fmul>
 80009c2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80009c6:	f7ff fbd3 	bl	8000170 <__addsf3>
	}
	if (V_curr<V_etalon) {
		fRes=fRes-(float)((V_etalon-V_curr)*Amp_CoefMinus);
	}

	if (fRes>Amp_max) {
 80009ca:	4910      	ldr	r1, [pc, #64]	; (8000a0c <CalcNewAmp+0x5c>)
		fRes=fRes-(float)((V_etalon-V_curr)*Amp_CoefMinus);
 80009cc:	4604      	mov	r4, r0
	if (fRes>Amp_max) {
 80009ce:	f7ff fe93 	bl	80006f8 <__aeabi_fcmpgt>
 80009d2:	b9b8      	cbnz	r0, 8000a04 <CalcNewAmp+0x54>
		fRes=Amp_max;
	}
	if (fRes<Amp_min) {
 80009d4:	490e      	ldr	r1, [pc, #56]	; (8000a10 <CalcNewAmp+0x60>)
 80009d6:	4620      	mov	r0, r4
 80009d8:	f7ff fe70 	bl	80006bc <__aeabi_fcmplt>
 80009dc:	b100      	cbz	r0, 80009e0 <CalcNewAmp+0x30>
		fRes=Amp_min;
 80009de:	4c0c      	ldr	r4, [pc, #48]	; (8000a10 <CalcNewAmp+0x60>)
	}

	return fRes;
}
 80009e0:	4620      	mov	r0, r4
 80009e2:	bd10      	pop	{r4, pc}
		fRes=fRes-(float)((V_etalon-V_curr)*Amp_CoefMinus);
 80009e4:	1a08      	subs	r0, r1, r0
 80009e6:	f7ff fc73 	bl	80002d0 <__aeabi_ui2f>
 80009ea:	4907      	ldr	r1, [pc, #28]	; (8000a08 <CalcNewAmp+0x58>)
 80009ec:	f7ff fcc8 	bl	8000380 <__aeabi_fmul>
 80009f0:	4601      	mov	r1, r0
 80009f2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80009f6:	f7ff fbb9 	bl	800016c <__aeabi_fsub>
 80009fa:	e7e6      	b.n	80009ca <CalcNewAmp+0x1a>
	if (V_curr<V_etalon) {
 80009fc:	d3f2      	bcc.n	80009e4 <CalcNewAmp+0x34>
	float fRes=1;
 80009fe:	f04f 547e 	mov.w	r4, #1065353216	; 0x3f800000
 8000a02:	e7ed      	b.n	80009e0 <CalcNewAmp+0x30>
		fRes=Amp_max;
 8000a04:	4c01      	ldr	r4, [pc, #4]	; (8000a0c <CalcNewAmp+0x5c>)
 8000a06:	e7eb      	b.n	80009e0 <CalcNewAmp+0x30>
 8000a08:	3999999a 	.word	0x3999999a
 8000a0c:	3fcccccd 	.word	0x3fcccccd
 8000a10:	3ecccccd 	.word	0x3ecccccd

08000a14 <CalcNewAmpByStep>:

#ifdef AMP_CORRECTION_TYPE_STEP
float CalcNewAmpByStep(float CurrAmp, float TargetAmp) {
 8000a14:	b538      	push	{r3, r4, r5, lr}
 8000a16:	4605      	mov	r5, r0
 8000a18:	460c      	mov	r4, r1
	float fRes=CurrAmp;
	if (TargetAmp>CurrAmp) {
 8000a1a:	f7ff fe4f 	bl	80006bc <__aeabi_fcmplt>
 8000a1e:	b160      	cbz	r0, 8000a3a <CalcNewAmpByStep+0x26>
		fRes=fRes+amp_correction_step;
 8000a20:	490e      	ldr	r1, [pc, #56]	; (8000a5c <CalcNewAmpByStep+0x48>)
 8000a22:	4628      	mov	r0, r5
 8000a24:	f7ff fba4 	bl	8000170 <__addsf3>
 8000a28:	4605      	mov	r5, r0
		if (fRes>=TargetAmp) {
 8000a2a:	4601      	mov	r1, r0
 8000a2c:	4620      	mov	r0, r4
 8000a2e:	f7ff fe4f 	bl	80006d0 <__aeabi_fcmple>
		}
		return fRes;
	}
	if (TargetAmp<CurrAmp) {
		fRes=fRes-amp_correction_step;
		if (fRes<=TargetAmp) {
 8000a32:	b900      	cbnz	r0, 8000a36 <CalcNewAmpByStep+0x22>
			fRes=TargetAmp;
		}
		return fRes;
	}
	return fRes;
 8000a34:	462c      	mov	r4, r5
}
 8000a36:	4620      	mov	r0, r4
 8000a38:	bd38      	pop	{r3, r4, r5, pc}
	if (TargetAmp<CurrAmp) {
 8000a3a:	4621      	mov	r1, r4
 8000a3c:	4628      	mov	r0, r5
 8000a3e:	f7ff fe5b 	bl	80006f8 <__aeabi_fcmpgt>
 8000a42:	2800      	cmp	r0, #0
 8000a44:	d0f6      	beq.n	8000a34 <CalcNewAmpByStep+0x20>
		fRes=fRes-amp_correction_step;
 8000a46:	4905      	ldr	r1, [pc, #20]	; (8000a5c <CalcNewAmpByStep+0x48>)
 8000a48:	4628      	mov	r0, r5
 8000a4a:	f7ff fb8f 	bl	800016c <__aeabi_fsub>
 8000a4e:	4605      	mov	r5, r0
		if (fRes<=TargetAmp) {
 8000a50:	4601      	mov	r1, r0
 8000a52:	4620      	mov	r0, r4
 8000a54:	f7ff fe46 	bl	80006e4 <__aeabi_fcmpge>
 8000a58:	e7eb      	b.n	8000a32 <CalcNewAmpByStep+0x1e>
 8000a5a:	bf00      	nop
 8000a5c:	3bc49ba6 	.word	0x3bc49ba6

08000a60 <asqrt>:
  op = x;
  res = 0;

  /* "one" starts at the highest power of four <= than the argument. */

  one = 1 << 30;	/* second-to-top bit set */
 8000a60:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
uint16_t asqrt(uint32_t x) {
 8000a64:	b530      	push	{r4, r5, lr}
  while (one > op) one >>= 2;
 8000a66:	4283      	cmp	r3, r0
 8000a68:	dc05      	bgt.n	8000a76 <asqrt+0x16>
 8000a6a:	2200      	movs	r2, #0
  while (one != 0) {
    if (op >= res + one) {
      op = op - (res + one);
      res = res +  2 * one;
    }
    res /= 2;
 8000a6c:	2402      	movs	r4, #2
    one /= 4;
 8000a6e:	2504      	movs	r5, #4
  while (one != 0) {
 8000a70:	b91b      	cbnz	r3, 8000a7a <asqrt+0x1a>
  }
  return (uint16_t) (res);
}
 8000a72:	b290      	uxth	r0, r2
 8000a74:	bd30      	pop	{r4, r5, pc}
  while (one > op) one >>= 2;
 8000a76:	109b      	asrs	r3, r3, #2
 8000a78:	e7f5      	b.n	8000a66 <asqrt+0x6>
    if (op >= res + one) {
 8000a7a:	18d1      	adds	r1, r2, r3
 8000a7c:	4288      	cmp	r0, r1
      res = res +  2 * one;
 8000a7e:	bfa4      	itt	ge
 8000a80:	185a      	addge	r2, r3, r1
      op = op - (res + one);
 8000a82:	1a40      	subge	r0, r0, r1
    res /= 2;
 8000a84:	fb92 f2f4 	sdiv	r2, r2, r4
    one /= 4;
 8000a88:	fb93 f3f5 	sdiv	r3, r3, r5
 8000a8c:	e7f0      	b.n	8000a70 <asqrt+0x10>
	...

08000a90 <CalcAc_I_ByWave>:


void CalcAc_I_ByWave() {
 8000a90:	b538      	push	{r3, r4, r5, lr}
	// calc AC data for one wave form'
	#ifdef Detect_ZeroI_Point
		ZeroI_point=ADC_Data[1]; // Store last value of V_out via zero point
	#endif
	I_Out = (uint32_t) (I_Out_RawData_temp / I_Out_Cnt_temp);
 8000a92:	4a0c      	ldr	r2, [pc, #48]	; (8000ac4 <CalcAc_I_ByWave+0x34>)
 8000a94:	4b0c      	ldr	r3, [pc, #48]	; (8000ac8 <CalcAc_I_ByWave+0x38>)
 8000a96:	4c0d      	ldr	r4, [pc, #52]	; (8000acc <CalcAc_I_ByWave+0x3c>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	6812      	ldr	r2, [r2, #0]
 8000a9c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000aa0:	6023      	str	r3, [r4, #0]
	I_Out = asqrt(I_Out);
 8000aa2:	6820      	ldr	r0, [r4, #0]
 8000aa4:	f7ff ffdc 	bl	8000a60 <asqrt>
	I_Out = (uint32_t) (I_RATIO * I_Out);
 8000aa8:	4b09      	ldr	r3, [pc, #36]	; (8000ad0 <CalcAc_I_ByWave+0x40>)
	I_Out = asqrt(I_Out);
 8000aaa:	6020      	str	r0, [r4, #0]
	I_Out = (uint32_t) (I_RATIO * I_Out);
 8000aac:	6820      	ldr	r0, [r4, #0]
 8000aae:	681d      	ldr	r5, [r3, #0]
 8000ab0:	f7ff fc0e 	bl	80002d0 <__aeabi_ui2f>
 8000ab4:	4629      	mov	r1, r5
 8000ab6:	f7ff fc63 	bl	8000380 <__aeabi_fmul>
 8000aba:	f7ff fe27 	bl	800070c <__aeabi_f2uiz>
 8000abe:	6020      	str	r0, [r4, #0]
 8000ac0:	bd38      	pop	{r3, r4, r5, pc}
 8000ac2:	bf00      	nop
 8000ac4:	2000044c 	.word	0x2000044c
 8000ac8:	20000450 	.word	0x20000450
 8000acc:	200003f8 	.word	0x200003f8
 8000ad0:	20000004 	.word	0x20000004

08000ad4 <CalcAc_V_ByWave>:
}


void CalcAc_V_ByWave() {
 8000ad4:	b538      	push	{r3, r4, r5, lr}
	// calc AC data for one wave form'
	#ifdef Detect_ZeroV_Point
		ZeroV_point=ADC_Data[0]; // Store last value of V_out via zero point
	#endif
	V_Out = (uint32_t) (V_Out_RawData_temp / V_Out_Cnt_temp);
 8000ad6:	4a0c      	ldr	r2, [pc, #48]	; (8000b08 <CalcAc_V_ByWave+0x34>)
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	; (8000b0c <CalcAc_V_ByWave+0x38>)
 8000ada:	4c0d      	ldr	r4, [pc, #52]	; (8000b10 <CalcAc_V_ByWave+0x3c>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	6812      	ldr	r2, [r2, #0]
 8000ae0:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ae4:	6023      	str	r3, [r4, #0]
	V_Out = asqrt(V_Out);
 8000ae6:	6820      	ldr	r0, [r4, #0]
 8000ae8:	f7ff ffba 	bl	8000a60 <asqrt>
	V_Out = (uint32_t) (V_RATIO * V_Out);
 8000aec:	4b09      	ldr	r3, [pc, #36]	; (8000b14 <CalcAc_V_ByWave+0x40>)
	V_Out = asqrt(V_Out);
 8000aee:	6020      	str	r0, [r4, #0]
	V_Out = (uint32_t) (V_RATIO * V_Out);
 8000af0:	6820      	ldr	r0, [r4, #0]
 8000af2:	681d      	ldr	r5, [r3, #0]
 8000af4:	f7ff fbec 	bl	80002d0 <__aeabi_ui2f>
 8000af8:	4629      	mov	r1, r5
 8000afa:	f7ff fc41 	bl	8000380 <__aeabi_fmul>
 8000afe:	f7ff fe05 	bl	800070c <__aeabi_f2uiz>
 8000b02:	6020      	str	r0, [r4, #0]
 8000b04:	bd38      	pop	{r3, r4, r5, pc}
 8000b06:	bf00      	nop
 8000b08:	2000046c 	.word	0x2000046c
 8000b0c:	20000470 	.word	0x20000470
 8000b10:	20000414 	.word	0x20000414
 8000b14:	2000004c 	.word	0x2000004c

08000b18 <CalcDC_Average>:
}

void CalcDC_Average() {
	#ifdef DC_PROTECTION
		 DC_DataAverage=(DC_Data_temp/DC_DataCnt_temp);
 8000b18:	4b04      	ldr	r3, [pc, #16]	; (8000b2c <CalcDC_Average+0x14>)
 8000b1a:	4a05      	ldr	r2, [pc, #20]	; (8000b30 <CalcDC_Average+0x18>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	6812      	ldr	r2, [r2, #0]
 8000b20:	fbb3 f3f2 	udiv	r3, r3, r2
 8000b24:	4a03      	ldr	r2, [pc, #12]	; (8000b34 <CalcDC_Average+0x1c>)
 8000b26:	6013      	str	r3, [r2, #0]
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	20000430 	.word	0x20000430
 8000b30:	2000042c 	.word	0x2000042c
 8000b34:	200003dc 	.word	0x200003dc

08000b38 <ReadTempValue>:
	#endif
}

void ReadTempValue() {
		if (TempBuffer_Flag==1) {
 8000b38:	4a1f      	ldr	r2, [pc, #124]	; (8000bb8 <ReadTempValue+0x80>)
 8000b3a:	8813      	ldrh	r3, [r2, #0]
 8000b3c:	b29b      	uxth	r3, r3
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d038      	beq.n	8000bb4 <ReadTempValue+0x7c>
			return;
		}
		TempBuffer_Flag=1;
 8000b42:	2301      	movs	r3, #1
 8000b44:	8013      	strh	r3, [r2, #0]
		V_1_temp=V_1;
 8000b46:	4b1d      	ldr	r3, [pc, #116]	; (8000bbc <ReadTempValue+0x84>)
 8000b48:	681a      	ldr	r2, [r3, #0]
 8000b4a:	4b1d      	ldr	r3, [pc, #116]	; (8000bc0 <ReadTempValue+0x88>)
 8000b4c:	601a      	str	r2, [r3, #0]
		V_2_temp=V_2;
 8000b4e:	4b1d      	ldr	r3, [pc, #116]	; (8000bc4 <ReadTempValue+0x8c>)
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	4b1d      	ldr	r3, [pc, #116]	; (8000bc8 <ReadTempValue+0x90>)
 8000b54:	601a      	str	r2, [r3, #0]
		V_3_temp=V_3;
 8000b56:	4b1d      	ldr	r3, [pc, #116]	; (8000bcc <ReadTempValue+0x94>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	4b1d      	ldr	r3, [pc, #116]	; (8000bd0 <ReadTempValue+0x98>)
 8000b5c:	601a      	str	r2, [r3, #0]
		V_4_temp=V_4;
 8000b5e:	4b1d      	ldr	r3, [pc, #116]	; (8000bd4 <ReadTempValue+0x9c>)
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	4b1d      	ldr	r3, [pc, #116]	; (8000bd8 <ReadTempValue+0xa0>)
 8000b64:	601a      	str	r2, [r3, #0]

		Vcnt_1_temp=V_Cnt[0];
 8000b66:	4b1d      	ldr	r3, [pc, #116]	; (8000bdc <ReadTempValue+0xa4>)
 8000b68:	4a1d      	ldr	r2, [pc, #116]	; (8000be0 <ReadTempValue+0xa8>)
 8000b6a:	6819      	ldr	r1, [r3, #0]
 8000b6c:	6011      	str	r1, [r2, #0]
		Vcnt_2_temp=V_Cnt[1];
 8000b6e:	6859      	ldr	r1, [r3, #4]
 8000b70:	4a1c      	ldr	r2, [pc, #112]	; (8000be4 <ReadTempValue+0xac>)
 8000b72:	6011      	str	r1, [r2, #0]
		Vcnt_3_temp=V_Cnt[2];
 8000b74:	6899      	ldr	r1, [r3, #8]
 8000b76:	4a1c      	ldr	r2, [pc, #112]	; (8000be8 <ReadTempValue+0xb0>)
 8000b78:	6011      	str	r1, [r2, #0]
		Vcnt_4_temp=V_Cnt[3];
 8000b7a:	68da      	ldr	r2, [r3, #12]
 8000b7c:	4b1b      	ldr	r3, [pc, #108]	; (8000bec <ReadTempValue+0xb4>)
 8000b7e:	601a      	str	r2, [r3, #0]

		I_Out_RawData_temp=I_Out_RawData;
 8000b80:	4b1b      	ldr	r3, [pc, #108]	; (8000bf0 <ReadTempValue+0xb8>)
 8000b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b86:	4b1b      	ldr	r3, [pc, #108]	; (8000bf4 <ReadTempValue+0xbc>)
 8000b88:	601a      	str	r2, [r3, #0]
		V_Out_RawData_temp=V_Out_RawData;
 8000b8a:	4b1b      	ldr	r3, [pc, #108]	; (8000bf8 <ReadTempValue+0xc0>)
 8000b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b90:	4b1a      	ldr	r3, [pc, #104]	; (8000bfc <ReadTempValue+0xc4>)
 8000b92:	601a      	str	r2, [r3, #0]
		I_Out_Cnt_temp=I_Out_Cnt;
 8000b94:	4b1a      	ldr	r3, [pc, #104]	; (8000c00 <ReadTempValue+0xc8>)
 8000b96:	681a      	ldr	r2, [r3, #0]
 8000b98:	4b1a      	ldr	r3, [pc, #104]	; (8000c04 <ReadTempValue+0xcc>)
 8000b9a:	601a      	str	r2, [r3, #0]
		V_Out_Cnt_temp=V_Out_Cnt;
 8000b9c:	4b1a      	ldr	r3, [pc, #104]	; (8000c08 <ReadTempValue+0xd0>)
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	4b1a      	ldr	r3, [pc, #104]	; (8000c0c <ReadTempValue+0xd4>)
 8000ba2:	601a      	str	r2, [r3, #0]

		#ifdef DC_PROTECTION
			DC_Data_temp=DC_Data;
 8000ba4:	4b1a      	ldr	r3, [pc, #104]	; (8000c10 <ReadTempValue+0xd8>)
 8000ba6:	681a      	ldr	r2, [r3, #0]
 8000ba8:	4b1a      	ldr	r3, [pc, #104]	; (8000c14 <ReadTempValue+0xdc>)
 8000baa:	601a      	str	r2, [r3, #0]
			DC_DataCnt_temp=DC_DataCnt;
 8000bac:	4b1a      	ldr	r3, [pc, #104]	; (8000c18 <ReadTempValue+0xe0>)
 8000bae:	681a      	ldr	r2, [r3, #0]
 8000bb0:	4b1a      	ldr	r3, [pc, #104]	; (8000c1c <ReadTempValue+0xe4>)
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	200003c4 	.word	0x200003c4
 8000bbc:	20000028 	.word	0x20000028
 8000bc0:	2000045c 	.word	0x2000045c
 8000bc4:	2000002c 	.word	0x2000002c
 8000bc8:	20000460 	.word	0x20000460
 8000bcc:	20000030 	.word	0x20000030
 8000bd0:	20000464 	.word	0x20000464
 8000bd4:	20000034 	.word	0x20000034
 8000bd8:	20000468 	.word	0x20000468
 8000bdc:	20000038 	.word	0x20000038
 8000be0:	20000474 	.word	0x20000474
 8000be4:	20000478 	.word	0x20000478
 8000be8:	2000047c 	.word	0x2000047c
 8000bec:	20000480 	.word	0x20000480
 8000bf0:	20000400 	.word	0x20000400
 8000bf4:	20000450 	.word	0x20000450
 8000bf8:	20000418 	.word	0x20000418
 8000bfc:	20000470 	.word	0x20000470
 8000c00:	20000000 	.word	0x20000000
 8000c04:	2000044c 	.word	0x2000044c
 8000c08:	20000048 	.word	0x20000048
 8000c0c:	2000046c 	.word	0x2000046c
 8000c10:	200003d8 	.word	0x200003d8
 8000c14:	20000430 	.word	0x20000430
 8000c18:	200003e0 	.word	0x200003e0
 8000c1c:	2000042c 	.word	0x2000042c

08000c20 <UpdateAmplitudeByV>:
			V_5_temp=V_5;
			Vcnt_5_temp=V_Cnt[4];
	    #endif
}

void UpdateAmplitudeByV() {
 8000c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//store value in temp
	if (TempBuffer_Flag==0) {
 8000c22:	4b6a      	ldr	r3, [pc, #424]	; (8000dcc <UpdateAmplitudeByV+0x1ac>)
 8000c24:	881b      	ldrh	r3, [r3, #0]
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	b90b      	cbnz	r3, 8000c2e <UpdateAmplitudeByV+0xe>
		ReadTempValue();
 8000c2a:	f7ff ff85 	bl	8000b38 <ReadTempValue>
	}
	//

	CalcAc_V_ByWave();
 8000c2e:	f7ff ff51 	bl	8000ad4 <CalcAc_V_ByWave>
	CalcAc_I_ByWave();
 8000c32:	f7ff ff2d 	bl	8000a90 <CalcAc_I_ByWave>
	CalcDC_Average();
 8000c36:	f7ff ff6f 	bl	8000b18 <CalcDC_Average>

	#ifndef USE_VREF_FOR_ADC_CORRECTION
		V_1_temp=(uint32_t) (V_1_temp/Vcnt_1_temp);
 8000c3a:	4b65      	ldr	r3, [pc, #404]	; (8000dd0 <UpdateAmplitudeByV+0x1b0>)
 8000c3c:	4965      	ldr	r1, [pc, #404]	; (8000dd4 <UpdateAmplitudeByV+0x1b4>)
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	6809      	ldr	r1, [r1, #0]
		V_2_temp=(uint32_t) (V_2_temp/Vcnt_2_temp);
 8000c42:	4c65      	ldr	r4, [pc, #404]	; (8000dd8 <UpdateAmplitudeByV+0x1b8>)
		V_1_temp=(uint32_t) (V_1_temp/Vcnt_1_temp);
 8000c44:	fbb2 f2f1 	udiv	r2, r2, r1
		V_2_temp=(uint32_t) (V_2_temp/Vcnt_2_temp);
 8000c48:	4964      	ldr	r1, [pc, #400]	; (8000ddc <UpdateAmplitudeByV+0x1bc>)
		V_1_temp=(uint32_t) (V_1_temp/Vcnt_1_temp);
 8000c4a:	601a      	str	r2, [r3, #0]
		V_2_temp=(uint32_t) (V_2_temp/Vcnt_2_temp);
 8000c4c:	6822      	ldr	r2, [r4, #0]
 8000c4e:	6809      	ldr	r1, [r1, #0]
		V_3_temp=(uint32_t) (V_3_temp/Vcnt_3_temp);
 8000c50:	4d63      	ldr	r5, [pc, #396]	; (8000de0 <UpdateAmplitudeByV+0x1c0>)
		V_2_temp=(uint32_t) (V_2_temp/Vcnt_2_temp);
 8000c52:	fbb2 f2f1 	udiv	r2, r2, r1
		V_3_temp=(uint32_t) (V_3_temp/Vcnt_3_temp);
 8000c56:	4963      	ldr	r1, [pc, #396]	; (8000de4 <UpdateAmplitudeByV+0x1c4>)
		V_2_temp=(uint32_t) (V_2_temp/Vcnt_2_temp);
 8000c58:	6022      	str	r2, [r4, #0]
		V_3_temp=(uint32_t) (V_3_temp/Vcnt_3_temp);
 8000c5a:	682a      	ldr	r2, [r5, #0]
 8000c5c:	6809      	ldr	r1, [r1, #0]
		V_4_temp=(uint32_t) (V_4_temp/Vcnt_4_temp);
 8000c5e:	4e62      	ldr	r6, [pc, #392]	; (8000de8 <UpdateAmplitudeByV+0x1c8>)
		V_3_temp=(uint32_t) (V_3_temp/Vcnt_3_temp);
 8000c60:	fbb2 f2f1 	udiv	r2, r2, r1
		V_4_temp=(uint32_t) (V_4_temp/Vcnt_4_temp);
 8000c64:	4961      	ldr	r1, [pc, #388]	; (8000dec <UpdateAmplitudeByV+0x1cc>)
		V_3_temp=(uint32_t) (V_3_temp/Vcnt_3_temp);
 8000c66:	602a      	str	r2, [r5, #0]
		V_4_temp=(uint32_t) (V_4_temp/Vcnt_4_temp);
 8000c68:	6832      	ldr	r2, [r6, #0]
 8000c6a:	6809      	ldr	r1, [r1, #0]
		Sine_Amplitude_4=CalcNewAmp(V_4_temp,V4_etalon);
	#endif

	#ifdef AMP_CORRECTION_TYPE_STEP
		amp1_target=CalcNewAmp(V_1_temp,V1_etalon);
		Sine_Amplitude_1=CalcNewAmpByStep(Sine_Amplitude_1,amp1_target);
 8000c6c:	4f60      	ldr	r7, [pc, #384]	; (8000df0 <UpdateAmplitudeByV+0x1d0>)
		V_4_temp=(uint32_t) (V_4_temp/Vcnt_4_temp);
 8000c6e:	fbb2 f2f1 	udiv	r2, r2, r1
 8000c72:	6032      	str	r2, [r6, #0]
		amp1_target=CalcNewAmp(V_1_temp,V1_etalon);
 8000c74:	6818      	ldr	r0, [r3, #0]
 8000c76:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c7a:	f7ff fe99 	bl	80009b0 <CalcNewAmp>
 8000c7e:	4b5d      	ldr	r3, [pc, #372]	; (8000df4 <UpdateAmplitudeByV+0x1d4>)
 8000c80:	4601      	mov	r1, r0
 8000c82:	6018      	str	r0, [r3, #0]
		Sine_Amplitude_1=CalcNewAmpByStep(Sine_Amplitude_1,amp1_target);
 8000c84:	6838      	ldr	r0, [r7, #0]
 8000c86:	f7ff fec5 	bl	8000a14 <CalcNewAmpByStep>
 8000c8a:	6038      	str	r0, [r7, #0]

		amp2_target=CalcNewAmp(V_2_temp,V2_etalon);
 8000c8c:	6820      	ldr	r0, [r4, #0]
 8000c8e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c92:	f7ff fe8d 	bl	80009b0 <CalcNewAmp>
		Sine_Amplitude_2=CalcNewAmpByStep(Sine_Amplitude_2,amp2_target);
 8000c96:	4c58      	ldr	r4, [pc, #352]	; (8000df8 <UpdateAmplitudeByV+0x1d8>)
		amp2_target=CalcNewAmp(V_2_temp,V2_etalon);
 8000c98:	4b58      	ldr	r3, [pc, #352]	; (8000dfc <UpdateAmplitudeByV+0x1dc>)
 8000c9a:	4601      	mov	r1, r0
 8000c9c:	6018      	str	r0, [r3, #0]
		Sine_Amplitude_2=CalcNewAmpByStep(Sine_Amplitude_2,amp2_target);
 8000c9e:	6820      	ldr	r0, [r4, #0]
 8000ca0:	f7ff feb8 	bl	8000a14 <CalcNewAmpByStep>
 8000ca4:	6020      	str	r0, [r4, #0]

		amp3_target=CalcNewAmp(V_3_temp,V3_etalon);
 8000ca6:	6828      	ldr	r0, [r5, #0]
 8000ca8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cac:	f7ff fe80 	bl	80009b0 <CalcNewAmp>
		Sine_Amplitude_3=CalcNewAmpByStep(Sine_Amplitude_3,amp3_target);
 8000cb0:	4d53      	ldr	r5, [pc, #332]	; (8000e00 <UpdateAmplitudeByV+0x1e0>)
		amp3_target=CalcNewAmp(V_3_temp,V3_etalon);
 8000cb2:	4b54      	ldr	r3, [pc, #336]	; (8000e04 <UpdateAmplitudeByV+0x1e4>)
 8000cb4:	4601      	mov	r1, r0
 8000cb6:	6018      	str	r0, [r3, #0]
		Sine_Amplitude_3=CalcNewAmpByStep(Sine_Amplitude_3,amp3_target);
 8000cb8:	6828      	ldr	r0, [r5, #0]
 8000cba:	f7ff feab 	bl	8000a14 <CalcNewAmpByStep>
 8000cbe:	6028      	str	r0, [r5, #0]

		amp4_target=CalcNewAmp(V_4_temp,V4_etalon);
 8000cc0:	6830      	ldr	r0, [r6, #0]
 8000cc2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cc6:	f7ff fe73 	bl	80009b0 <CalcNewAmp>
		Sine_Amplitude_4=CalcNewAmpByStep(Sine_Amplitude_4,amp4_target);
 8000cca:	4e4f      	ldr	r6, [pc, #316]	; (8000e08 <UpdateAmplitudeByV+0x1e8>)
		amp4_target=CalcNewAmp(V_4_temp,V4_etalon);
 8000ccc:	4b4f      	ldr	r3, [pc, #316]	; (8000e0c <UpdateAmplitudeByV+0x1ec>)
 8000cce:	4601      	mov	r1, r0
 8000cd0:	6018      	str	r0, [r3, #0]
		Sine_Amplitude_4=CalcNewAmpByStep(Sine_Amplitude_4,amp4_target);
 8000cd2:	6830      	ldr	r0, [r6, #0]
 8000cd4:	f7ff fe9e 	bl	8000a14 <CalcNewAmpByStep>
 8000cd8:	6030      	str	r0, [r6, #0]
	#endif

	#ifdef AMP_PROTECTION
		uint16_t AverageAmplitude=(uint16_t) (100*(float)(Sine_Amplitude_4+Sine_Amplitude_3+Sine_Amplitude_2+Sine_Amplitude_1));
 8000cda:	6830      	ldr	r0, [r6, #0]
 8000cdc:	6829      	ldr	r1, [r5, #0]
 8000cde:	6826      	ldr	r6, [r4, #0]
		if ((AMP_BLOCKED==0) && ((AverageAmplitude>=AMP_PROTECTION_MAX) || (AverageAmplitude<=AMP_PROTECTION_MIN))) {
 8000ce0:	4c4b      	ldr	r4, [pc, #300]	; (8000e10 <UpdateAmplitudeByV+0x1f0>)
		uint16_t AverageAmplitude=(uint16_t) (100*(float)(Sine_Amplitude_4+Sine_Amplitude_3+Sine_Amplitude_2+Sine_Amplitude_1));
 8000ce2:	683d      	ldr	r5, [r7, #0]
		if ((AMP_BLOCKED==0) && ((AverageAmplitude>=AMP_PROTECTION_MAX) || (AverageAmplitude<=AMP_PROTECTION_MIN))) {
 8000ce4:	6823      	ldr	r3, [r4, #0]
 8000ce6:	b9d3      	cbnz	r3, 8000d1e <UpdateAmplitudeByV+0xfe>
		uint16_t AverageAmplitude=(uint16_t) (100*(float)(Sine_Amplitude_4+Sine_Amplitude_3+Sine_Amplitude_2+Sine_Amplitude_1));
 8000ce8:	f7ff fa42 	bl	8000170 <__addsf3>
 8000cec:	4631      	mov	r1, r6
 8000cee:	f7ff fa3f 	bl	8000170 <__addsf3>
 8000cf2:	4629      	mov	r1, r5
 8000cf4:	f7ff fa3c 	bl	8000170 <__addsf3>
 8000cf8:	4946      	ldr	r1, [pc, #280]	; (8000e14 <UpdateAmplitudeByV+0x1f4>)
 8000cfa:	f7ff fb41 	bl	8000380 <__aeabi_fmul>
 8000cfe:	f7ff fd05 	bl	800070c <__aeabi_f2uiz>
		if ((AMP_BLOCKED==0) && ((AverageAmplitude>=AMP_PROTECTION_MAX) || (AverageAmplitude<=AMP_PROTECTION_MIN))) {
 8000d02:	38c9      	subs	r0, #201	; 0xc9
 8000d04:	b280      	uxth	r0, r0
 8000d06:	f5b0 7fc7 	cmp.w	r0, #398	; 0x18e
 8000d0a:	d908      	bls.n	8000d1e <UpdateAmplitudeByV+0xfe>
			AMP_PROTECTION_CNT++;
 8000d0c:	4a42      	ldr	r2, [pc, #264]	; (8000e18 <UpdateAmplitudeByV+0x1f8>)
 8000d0e:	6813      	ldr	r3, [r2, #0]
 8000d10:	3301      	adds	r3, #1
			if (AMP_PROTECTION_CNT>AMP_PROTECTION_MINMAX_CNT) {
 8000d12:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
			AMP_PROTECTION_CNT++;
 8000d16:	6013      	str	r3, [r2, #0]
				AMP_BLOCKED=1;
 8000d18:	bfc4      	itt	gt
 8000d1a:	2301      	movgt	r3, #1
 8000d1c:	6023      	strgt	r3, [r4, #0]

		}
	#endif

	#ifdef DC_PROTECTION
			 if ((DC_BLOCKED==0) && (DC_DataAverage>=DC_PROTECTION_MAX) ) {
 8000d1e:	4a3f      	ldr	r2, [pc, #252]	; (8000e1c <UpdateAmplitudeByV+0x1fc>)
 8000d20:	6813      	ldr	r3, [r2, #0]
 8000d22:	b973      	cbnz	r3, 8000d42 <UpdateAmplitudeByV+0x122>
 8000d24:	4b3e      	ldr	r3, [pc, #248]	; (8000e20 <UpdateAmplitudeByV+0x200>)
 8000d26:	6819      	ldr	r1, [r3, #0]
 8000d28:	f640 53ab 	movw	r3, #3499	; 0xdab
 8000d2c:	4299      	cmp	r1, r3
 8000d2e:	d908      	bls.n	8000d42 <UpdateAmplitudeByV+0x122>
				 DC_PROTECTION_CNT++;
 8000d30:	493c      	ldr	r1, [pc, #240]	; (8000e24 <UpdateAmplitudeByV+0x204>)
 8000d32:	680b      	ldr	r3, [r1, #0]
 8000d34:	3301      	adds	r3, #1
				 if (DC_PROTECTION_CNT>DC_PROTECTION_WAVE_CNT) {
 8000d36:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
				 DC_PROTECTION_CNT++;
 8000d3a:	600b      	str	r3, [r1, #0]
				 	DC_BLOCKED=1;
 8000d3c:	bfc4      	itt	gt
 8000d3e:	2301      	movgt	r3, #1
 8000d40:	6013      	strgt	r3, [r2, #0]
				 }
			 }
	#endif

	#ifdef VOUT_PROTECTION
		if ((VOUT_BLOCKED==0) && ((V_Out>=VOUT_PROTECTION_MAX) || (V_Out<=VOUT_PROTECTION_MIN))) {
 8000d42:	4b39      	ldr	r3, [pc, #228]	; (8000e28 <UpdateAmplitudeByV+0x208>)
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	b9da      	cbnz	r2, 8000d80 <UpdateAmplitudeByV+0x160>
 8000d48:	4a38      	ldr	r2, [pc, #224]	; (8000e2c <UpdateAmplitudeByV+0x20c>)
 8000d4a:	6811      	ldr	r1, [r2, #0]
 8000d4c:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
 8000d50:	d202      	bcs.n	8000d58 <UpdateAmplitudeByV+0x138>
 8000d52:	6811      	ldr	r1, [r2, #0]
 8000d54:	2964      	cmp	r1, #100	; 0x64
 8000d56:	d809      	bhi.n	8000d6c <UpdateAmplitudeByV+0x14c>
				VOUT_PROTECTION_CNT++;
 8000d58:	4835      	ldr	r0, [pc, #212]	; (8000e30 <UpdateAmplitudeByV+0x210>)
 8000d5a:	6801      	ldr	r1, [r0, #0]
 8000d5c:	3101      	adds	r1, #1
				if (VOUT_PROTECTION_CNT>VOUT_PROTECTION_MINMAX_CNT) {
 8000d5e:	f5b1 7ffa 	cmp.w	r1, #500	; 0x1f4
				VOUT_PROTECTION_CNT++;
 8000d62:	6001      	str	r1, [r0, #0]
				if (VOUT_PROTECTION_CNT>VOUT_PROTECTION_MINMAX_CNT) {
 8000d64:	dd02      	ble.n	8000d6c <UpdateAmplitudeByV+0x14c>
				}
		}
		if ((VOUT_BLOCKED==0) && (V_Out>=VOUT_PROTECTION_ULTRA) ) {
						VOUT_PROTECTION_CNT++;
						if (VOUT_PROTECTION_CNT>VOUT_PROTECTION_MOMENTARY_CNT) {
							VOUT_BLOCKED=1;
 8000d66:	2201      	movs	r2, #1
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	e009      	b.n	8000d80 <UpdateAmplitudeByV+0x160>
		if ((VOUT_BLOCKED==0) && (V_Out>=VOUT_PROTECTION_ULTRA) ) {
 8000d6c:	6812      	ldr	r2, [r2, #0]
 8000d6e:	f5b2 7fbe 	cmp.w	r2, #380	; 0x17c
 8000d72:	d305      	bcc.n	8000d80 <UpdateAmplitudeByV+0x160>
						VOUT_PROTECTION_CNT++;
 8000d74:	492e      	ldr	r1, [pc, #184]	; (8000e30 <UpdateAmplitudeByV+0x210>)
 8000d76:	680a      	ldr	r2, [r1, #0]
 8000d78:	3201      	adds	r2, #1
						if (VOUT_PROTECTION_CNT>VOUT_PROTECTION_MOMENTARY_CNT) {
 8000d7a:	2a02      	cmp	r2, #2
						VOUT_PROTECTION_CNT++;
 8000d7c:	600a      	str	r2, [r1, #0]
						if (VOUT_PROTECTION_CNT>VOUT_PROTECTION_MOMENTARY_CNT) {
 8000d7e:	dcf2      	bgt.n	8000d66 <UpdateAmplitudeByV+0x146>
						}
				}
	#endif

	#ifdef IOUT_PROTECTION
		if ((IOUT_BLOCKED==0) && (I_Out>=IOUT_PROTECTION_MAX)) {
 8000d80:	492c      	ldr	r1, [pc, #176]	; (8000e34 <UpdateAmplitudeByV+0x214>)
 8000d82:	680b      	ldr	r3, [r1, #0]
 8000d84:	460c      	mov	r4, r1
 8000d86:	b973      	cbnz	r3, 8000da6 <UpdateAmplitudeByV+0x186>
 8000d88:	f241 3287 	movw	r2, #4999	; 0x1387
 8000d8c:	4b2a      	ldr	r3, [pc, #168]	; (8000e38 <UpdateAmplitudeByV+0x218>)
 8000d8e:	6818      	ldr	r0, [r3, #0]
 8000d90:	4290      	cmp	r0, r2
 8000d92:	d90c      	bls.n	8000dae <UpdateAmplitudeByV+0x18e>
				IOUT_PROTECTION_CNT++;
 8000d94:	4829      	ldr	r0, [pc, #164]	; (8000e3c <UpdateAmplitudeByV+0x21c>)
 8000d96:	6802      	ldr	r2, [r0, #0]
 8000d98:	3201      	adds	r2, #1
				if (IOUT_PROTECTION_CNT>IOUT_PROTECTION_MINMAX_CNT) {
 8000d9a:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
				IOUT_PROTECTION_CNT++;
 8000d9e:	6002      	str	r2, [r0, #0]
				if (IOUT_PROTECTION_CNT>IOUT_PROTECTION_MINMAX_CNT) {
 8000da0:	dd05      	ble.n	8000dae <UpdateAmplitudeByV+0x18e>
					IOUT_BLOCKED=1;
 8000da2:	2301      	movs	r3, #1
 8000da4:	600b      	str	r3, [r1, #0]
						}
				}
	#endif

	ResetV_data();
}
 8000da6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	ResetV_data();
 8000daa:	f7ff bd8d 	b.w	80008c8 <ResetV_data>
		if ((IOUT_BLOCKED==0) && (I_Out>=IOUT_PROTECTION_ULTRA) ) {
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	f242 3327 	movw	r3, #8999	; 0x2327
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d9f6      	bls.n	8000da6 <UpdateAmplitudeByV+0x186>
			IOUT_PROTECTION_CNT++;
 8000db8:	4a20      	ldr	r2, [pc, #128]	; (8000e3c <UpdateAmplitudeByV+0x21c>)
 8000dba:	6813      	ldr	r3, [r2, #0]
 8000dbc:	3301      	adds	r3, #1
						if (IOUT_PROTECTION_CNT>IOUT_PROTECTION_MOMENTARY_CNT) {
 8000dbe:	2b02      	cmp	r3, #2
			IOUT_PROTECTION_CNT++;
 8000dc0:	6013      	str	r3, [r2, #0]
							IOUT_BLOCKED=1;
 8000dc2:	bfc4      	itt	gt
 8000dc4:	2301      	movgt	r3, #1
 8000dc6:	6023      	strgt	r3, [r4, #0]
 8000dc8:	e7ed      	b.n	8000da6 <UpdateAmplitudeByV+0x186>
 8000dca:	bf00      	nop
 8000dcc:	200003c4 	.word	0x200003c4
 8000dd0:	2000045c 	.word	0x2000045c
 8000dd4:	20000474 	.word	0x20000474
 8000dd8:	20000460 	.word	0x20000460
 8000ddc:	20000478 	.word	0x20000478
 8000de0:	20000464 	.word	0x20000464
 8000de4:	2000047c 	.word	0x2000047c
 8000de8:	20000468 	.word	0x20000468
 8000dec:	20000480 	.word	0x20000480
 8000df0:	20000018 	.word	0x20000018
 8000df4:	20000050 	.word	0x20000050
 8000df8:	2000001c 	.word	0x2000001c
 8000dfc:	20000054 	.word	0x20000054
 8000e00:	20000020 	.word	0x20000020
 8000e04:	20000058 	.word	0x20000058
 8000e08:	20000024 	.word	0x20000024
 8000e0c:	2000005c 	.word	0x2000005c
 8000e10:	200003c8 	.word	0x200003c8
 8000e14:	42c80000 	.word	0x42c80000
 8000e18:	200003cc 	.word	0x200003cc
 8000e1c:	200003d4 	.word	0x200003d4
 8000e20:	200003dc 	.word	0x200003dc
 8000e24:	200003e4 	.word	0x200003e4
 8000e28:	20000408 	.word	0x20000408
 8000e2c:	20000414 	.word	0x20000414
 8000e30:	2000040c 	.word	0x2000040c
 8000e34:	200003ec 	.word	0x200003ec
 8000e38:	200003f8 	.word	0x200003f8
 8000e3c:	200003f0 	.word	0x200003f0

08000e40 <CheckV_Feedback>:

void CheckV_Feedback() {

		///Calc I_out data AC coltage
			I_Out_Cnt++;
 8000e40:	4a32      	ldr	r2, [pc, #200]	; (8000f0c <CheckV_Feedback+0xcc>)
void CheckV_Feedback() {
 8000e42:	b530      	push	{r4, r5, lr}
			I_Out_Cnt++;
 8000e44:	6813      	ldr	r3, [r2, #0]
					I_Out_RawData=I_Out_RawData+TempVal*TempVal;
				}
			#endif

			#ifndef Detect_ZeroV_Point
				I_Out_RawData=I_Out_RawData+ADC_Data[1]*ADC_Data[1];
 8000e46:	4d32      	ldr	r5, [pc, #200]	; (8000f10 <CheckV_Feedback+0xd0>)
			I_Out_Cnt++;
 8000e48:	3301      	adds	r3, #1
 8000e4a:	6013      	str	r3, [r2, #0]
				I_Out_RawData=I_Out_RawData+ADC_Data[1]*ADC_Data[1];
 8000e4c:	4b31      	ldr	r3, [pc, #196]	; (8000f14 <CheckV_Feedback+0xd4>)
 8000e4e:	885a      	ldrh	r2, [r3, #2]
 8000e50:	b294      	uxth	r4, r2
 8000e52:	885a      	ldrh	r2, [r3, #2]
 8000e54:	e9d5 0100 	ldrd	r0, r1, [r5]
 8000e58:	b292      	uxth	r2, r2
 8000e5a:	4362      	muls	r2, r4
 8000e5c:	1880      	adds	r0, r0, r2
 8000e5e:	eb41 71e2 	adc.w	r1, r1, r2, asr #31
 8000e62:	e9c5 0100 	strd	r0, r1, [r5]

			//


	    //Calc V_out data AC coltage
		V_Out_Cnt++;
 8000e66:	492c      	ldr	r1, [pc, #176]	; (8000f18 <CheckV_Feedback+0xd8>)
				V_Out_RawData=V_Out_RawData+TempVal*TempVal;
			}
		#endif

		#ifndef Detect_ZeroV_Point
			V_Out_RawData=V_Out_RawData+ADC_Data[0]*ADC_Data[0];
 8000e68:	4d2c      	ldr	r5, [pc, #176]	; (8000f1c <CheckV_Feedback+0xdc>)
		V_Out_Cnt++;
 8000e6a:	680a      	ldr	r2, [r1, #0]
 8000e6c:	3201      	adds	r2, #1
 8000e6e:	600a      	str	r2, [r1, #0]
			V_Out_RawData=V_Out_RawData+ADC_Data[0]*ADC_Data[0];
 8000e70:	881a      	ldrh	r2, [r3, #0]
 8000e72:	b294      	uxth	r4, r2
 8000e74:	881a      	ldrh	r2, [r3, #0]
 8000e76:	e9d5 0100 	ldrd	r0, r1, [r5]
 8000e7a:	b292      	uxth	r2, r2
 8000e7c:	4362      	muls	r2, r4
 8000e7e:	1880      	adds	r0, r0, r2
 8000e80:	eb41 71e2 	adc.w	r1, r1, r2, asr #31
 8000e84:	e9c5 0100 	strd	r0, r1, [r5]
			V_5=V_5+ADC_Data[3];
			V_Cnt[4]= V_Cnt[4]+1;
		#endif

		#ifdef DC_PROTECTION
			 DC_Data=DC_Data+ADC_Data[2];
 8000e88:	4925      	ldr	r1, [pc, #148]	; (8000f20 <CheckV_Feedback+0xe0>)
 8000e8a:	889a      	ldrh	r2, [r3, #4]
 8000e8c:	6808      	ldr	r0, [r1, #0]
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	4402      	add	r2, r0
 8000e92:	600a      	str	r2, [r1, #0]
			 DC_DataCnt=DC_DataCnt+1;
 8000e94:	4923      	ldr	r1, [pc, #140]	; (8000f24 <CheckV_Feedback+0xe4>)
		#endif


		if (sin_step>Sin_Amp_ind[2]) {
 8000e96:	4824      	ldr	r0, [pc, #144]	; (8000f28 <CheckV_Feedback+0xe8>)
			 DC_DataCnt=DC_DataCnt+1;
 8000e98:	680a      	ldr	r2, [r1, #0]
		if (sin_step>Sin_Amp_ind[2]) {
 8000e9a:	6884      	ldr	r4, [r0, #8]
			 DC_DataCnt=DC_DataCnt+1;
 8000e9c:	3201      	adds	r2, #1
 8000e9e:	600a      	str	r2, [r1, #0]
		if (sin_step>Sin_Amp_ind[2]) {
 8000ea0:	4922      	ldr	r1, [pc, #136]	; (8000f2c <CheckV_Feedback+0xec>)
 8000ea2:	880a      	ldrh	r2, [r1, #0]
 8000ea4:	b292      	uxth	r2, r2
 8000ea6:	42a2      	cmp	r2, r4
 8000ea8:	4a21      	ldr	r2, [pc, #132]	; (8000f30 <CheckV_Feedback+0xf0>)
 8000eaa:	dd09      	ble.n	8000ec0 <CheckV_Feedback+0x80>
			V_4=V_4+ADC_Data[0];
 8000eac:	4921      	ldr	r1, [pc, #132]	; (8000f34 <CheckV_Feedback+0xf4>)
 8000eae:	881b      	ldrh	r3, [r3, #0]
 8000eb0:	6808      	ldr	r0, [r1, #0]
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	4403      	add	r3, r0
 8000eb6:	600b      	str	r3, [r1, #0]
			V_Cnt[3]= V_Cnt[3]+1;
 8000eb8:	68d3      	ldr	r3, [r2, #12]
 8000eba:	3301      	adds	r3, #1
 8000ebc:	60d3      	str	r3, [r2, #12]
			return;
 8000ebe:	bd30      	pop	{r4, r5, pc}
		}
		if (sin_step>Sin_Amp_ind[1]) {
 8000ec0:	880c      	ldrh	r4, [r1, #0]
 8000ec2:	6845      	ldr	r5, [r0, #4]
 8000ec4:	b2a4      	uxth	r4, r4
 8000ec6:	42ac      	cmp	r4, r5
 8000ec8:	dd09      	ble.n	8000ede <CheckV_Feedback+0x9e>
			V_3=V_3+ADC_Data[0];
 8000eca:	491b      	ldr	r1, [pc, #108]	; (8000f38 <CheckV_Feedback+0xf8>)
 8000ecc:	881b      	ldrh	r3, [r3, #0]
 8000ece:	6808      	ldr	r0, [r1, #0]
 8000ed0:	b29b      	uxth	r3, r3
 8000ed2:	4403      	add	r3, r0
 8000ed4:	600b      	str	r3, [r1, #0]
			V_Cnt[2]= V_Cnt[2]+1;
 8000ed6:	6893      	ldr	r3, [r2, #8]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	6093      	str	r3, [r2, #8]
			return;
 8000edc:	bd30      	pop	{r4, r5, pc}
		}
		if (sin_step>Sin_Amp_ind[0]) {
 8000ede:	8809      	ldrh	r1, [r1, #0]
 8000ee0:	6800      	ldr	r0, [r0, #0]
 8000ee2:	b289      	uxth	r1, r1
			V_2=V_2+ADC_Data[0];
 8000ee4:	881b      	ldrh	r3, [r3, #0]
		if (sin_step>Sin_Amp_ind[0]) {
 8000ee6:	4281      	cmp	r1, r0
			V_2=V_2+ADC_Data[0];
 8000ee8:	b29b      	uxth	r3, r3
		if (sin_step>Sin_Amp_ind[0]) {
 8000eea:	dd07      	ble.n	8000efc <CheckV_Feedback+0xbc>
			V_2=V_2+ADC_Data[0];
 8000eec:	4913      	ldr	r1, [pc, #76]	; (8000f3c <CheckV_Feedback+0xfc>)
 8000eee:	6808      	ldr	r0, [r1, #0]
 8000ef0:	4403      	add	r3, r0
 8000ef2:	600b      	str	r3, [r1, #0]
			V_Cnt[1]= V_Cnt[1]+1;
 8000ef4:	6853      	ldr	r3, [r2, #4]
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	6053      	str	r3, [r2, #4]
			return;
 8000efa:	bd30      	pop	{r4, r5, pc}
		} else {
			V_1=V_1+ADC_Data[0];
 8000efc:	4910      	ldr	r1, [pc, #64]	; (8000f40 <CheckV_Feedback+0x100>)
 8000efe:	6808      	ldr	r0, [r1, #0]
 8000f00:	4403      	add	r3, r0
 8000f02:	600b      	str	r3, [r1, #0]
			V_Cnt[0]= V_Cnt[0]+1;
 8000f04:	6813      	ldr	r3, [r2, #0]
 8000f06:	3301      	adds	r3, #1
 8000f08:	6013      	str	r3, [r2, #0]
 8000f0a:	bd30      	pop	{r4, r5, pc}
 8000f0c:	20000000 	.word	0x20000000
 8000f10:	20000400 	.word	0x20000400
 8000f14:	20000518 	.word	0x20000518
 8000f18:	20000048 	.word	0x20000048
 8000f1c:	20000418 	.word	0x20000418
 8000f20:	200003d8 	.word	0x200003d8
 8000f24:	200003e0 	.word	0x200003e0
 8000f28:	20000008 	.word	0x20000008
 8000f2c:	20000422 	.word	0x20000422
 8000f30:	20000038 	.word	0x20000038
 8000f34:	20000034 	.word	0x20000034
 8000f38:	20000030 	.word	0x20000030
 8000f3c:	2000002c 	.word	0x2000002c
 8000f40:	20000028 	.word	0x20000028

08000f44 <TM_CRC_Calculate8>:
		volatile uint32_t DC_Data_temp=0;
		volatile uint32_t DC_DataCnt_temp=0;
	#endif


uint32_t TM_CRC_Calculate8(uint8_t* arr, uint32_t count, uint8_t reset) {
 8000f44:	b510      	push	{r4, lr}
	uint32_t cnt;

	/* Reset CRC data register if necessary */
	if (reset) {
 8000f46:	b112      	cbz	r2, 8000f4e <TM_CRC_Calculate8+0xa>
		/* Reset generator */
		CRC->CR = CRC_CR_RESET;
 8000f48:	2201      	movs	r2, #1
 8000f4a:	4b0c      	ldr	r3, [pc, #48]	; (8000f7c <TM_CRC_Calculate8+0x38>)
 8000f4c:	609a      	str	r2, [r3, #8]
 8000f4e:	f021 0303 	bic.w	r3, r1, #3
 8000f52:	4a0a      	ldr	r2, [pc, #40]	; (8000f7c <TM_CRC_Calculate8+0x38>)
 8000f54:	4403      	add	r3, r0

	/* Calculate number of 32-bit blocks */
	cnt = count >> 2;

	/* Calculate */
	while (cnt--) {
 8000f56:	4298      	cmp	r0, r3
 8000f58:	d107      	bne.n	8000f6a <TM_CRC_Calculate8+0x26>
		/* Increase by 4 */
		arr += 4;
	}

	/* Calculate remaining data as 8-bit */
	cnt = count % 4;
 8000f5a:	f001 0103 	and.w	r1, r1, #3

	/* Calculate */
	while (cnt--) {
		/* Set new value */
		*((uint8_t *)&CRC->DR) = *arr++;
 8000f5e:	4807      	ldr	r0, [pc, #28]	; (8000f7c <TM_CRC_Calculate8+0x38>)
 8000f60:	4419      	add	r1, r3
	while (cnt--) {
 8000f62:	428b      	cmp	r3, r1
 8000f64:	d105      	bne.n	8000f72 <TM_CRC_Calculate8+0x2e>
	}

	/* Return data */
	return CRC->DR;
 8000f66:	6810      	ldr	r0, [r2, #0]
}
 8000f68:	bd10      	pop	{r4, pc}
		CRC->DR = *(uint32_t *)arr;
 8000f6a:	f850 4b04 	ldr.w	r4, [r0], #4
 8000f6e:	6014      	str	r4, [r2, #0]
 8000f70:	e7f1      	b.n	8000f56 <TM_CRC_Calculate8+0x12>
		*((uint8_t *)&CRC->DR) = *arr++;
 8000f72:	f813 4b01 	ldrb.w	r4, [r3], #1
 8000f76:	7004      	strb	r4, [r0, #0]
 8000f78:	e7f3      	b.n	8000f62 <TM_CRC_Calculate8+0x1e>
 8000f7a:	bf00      	nop
 8000f7c:	40023000 	.word	0x40023000

08000f80 <TM_CRC_Calculate32>:

	/* Return data */
	return CRC->DR;
}

uint32_t TM_CRC_Calculate32(uint32_t* arr, uint32_t count, uint8_t reset) {
 8000f80:	b510      	push	{r4, lr}
 8000f82:	4b07      	ldr	r3, [pc, #28]	; (8000fa0 <TM_CRC_Calculate32+0x20>)
	/* Reset CRC data register if necessary */
	if (reset) {
 8000f84:	b10a      	cbz	r2, 8000f8a <TM_CRC_Calculate32+0xa>
		/* Reset generator */
		CRC->CR = CRC_CR_RESET;
 8000f86:	2201      	movs	r2, #1
 8000f88:	609a      	str	r2, [r3, #8]
	}

	/* Calculate CRC */
	while (count--) {
		/* Set new value */
		CRC->DR = *arr++;
 8000f8a:	4a05      	ldr	r2, [pc, #20]	; (8000fa0 <TM_CRC_Calculate32+0x20>)
	while (count--) {
 8000f8c:	f111 31ff 	adds.w	r1, r1, #4294967295
 8000f90:	d201      	bcs.n	8000f96 <TM_CRC_Calculate32+0x16>
	}

	/* Return data */
	return CRC->DR;
 8000f92:	6818      	ldr	r0, [r3, #0]
}
 8000f94:	bd10      	pop	{r4, pc}
		CRC->DR = *arr++;
 8000f96:	f850 4b04 	ldr.w	r4, [r0], #4
 8000f9a:	6014      	str	r4, [r2, #0]
 8000f9c:	e7f6      	b.n	8000f8c <TM_CRC_Calculate32+0xc>
 8000f9e:	bf00      	nop
 8000fa0:	40023000 	.word	0x40023000

08000fa4 <AddUART_CRC>:
void AddUART_Header() {
	ClearUART_Buff();
	strcat(uart_buff,"@data@");
}

void AddUART_CRC() {
 8000fa4:	b538      	push	{r3, r4, r5, lr}
	memset(crc_buff, '\0', sizeof(crc_buff));
 8000fa6:	4c0b      	ldr	r4, [pc, #44]	; (8000fd4 <AddUART_CRC+0x30>)
	//uint32_t crc=Get_CRC((uint8_t *) &uart_buff, sizeof(uart_buff));
	uint32_t crc=TM_CRC_Calculate8((uint8_t *) &uart_buff, sizeof(uart_buff), 1);
 8000fa8:	4d0b      	ldr	r5, [pc, #44]	; (8000fd8 <AddUART_CRC+0x34>)
	memset(crc_buff, '\0', sizeof(crc_buff));
 8000faa:	2214      	movs	r2, #20
 8000fac:	2100      	movs	r1, #0
 8000fae:	4620      	mov	r0, r4
 8000fb0:	f004 fe30 	bl	8005c14 <memset>
	uint32_t crc=TM_CRC_Calculate8((uint8_t *) &uart_buff, sizeof(uart_buff), 1);
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	2164      	movs	r1, #100	; 0x64
 8000fb8:	4628      	mov	r0, r5
 8000fba:	f7ff ffc3 	bl	8000f44 <TM_CRC_Calculate8>
	sprintf(crc_buff, "@crc@%08X@\r\n",  (unsigned int) crc);
 8000fbe:	4907      	ldr	r1, [pc, #28]	; (8000fdc <AddUART_CRC+0x38>)
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	4620      	mov	r0, r4
 8000fc4:	f004 fe2e 	bl	8005c24 <siprintf>
	strcat(uart_buff,crc_buff);
 8000fc8:	4621      	mov	r1, r4
 8000fca:	4628      	mov	r0, r5

}
 8000fcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	strcat(uart_buff,crc_buff);
 8000fd0:	f004 be4c 	b.w	8005c6c <strcat>
 8000fd4:	200005d8 	.word	0x200005d8
 8000fd8:	20000558 	.word	0x20000558
 8000fdc:	080064ec 	.word	0x080064ec

08000fe0 <ClearUART_Buff>:
		WaitForUART_TX();
	}
}

void ClearUART_Buff() {
	memset(uart_buff, '\0', sizeof(uart_buff));
 8000fe0:	2264      	movs	r2, #100	; 0x64
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	4801      	ldr	r0, [pc, #4]	; (8000fec <ClearUART_Buff+0xc>)
 8000fe6:	f004 be15 	b.w	8005c14 <memset>
 8000fea:	bf00      	nop
 8000fec:	20000558 	.word	0x20000558

08000ff0 <Get_ChipID>:
void Get_ChipID(void) {
 8000ff0:	b507      	push	{r0, r1, r2, lr}
	ClearUART_Buff();
 8000ff2:	f7ff fff5 	bl	8000fe0 <ClearUART_Buff>
	sprintf(uart_buff, "@id@%08X-%08X-%08X",   (unsigned int) TM_ID_GetUnique32(0),
 8000ff6:	4b08      	ldr	r3, [pc, #32]	; (8001018 <Get_ChipID+0x28>)
 8000ff8:	4908      	ldr	r1, [pc, #32]	; (800101c <Get_ChipID+0x2c>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	3304      	adds	r3, #4
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	6809      	ldr	r1, [r1, #0]
 8001002:	4807      	ldr	r0, [pc, #28]	; (8001020 <Get_ChipID+0x30>)
 8001004:	9100      	str	r1, [sp, #0]
 8001006:	4907      	ldr	r1, [pc, #28]	; (8001024 <Get_ChipID+0x34>)
 8001008:	f004 fe0c 	bl	8005c24 <siprintf>
}
 800100c:	b003      	add	sp, #12
 800100e:	f85d eb04 	ldr.w	lr, [sp], #4
	AddUART_CRC();
 8001012:	f7ff bfc7 	b.w	8000fa4 <AddUART_CRC>
 8001016:	bf00      	nop
 8001018:	1ffff7ac 	.word	0x1ffff7ac
 800101c:	1ffff7b4 	.word	0x1ffff7b4
 8001020:	20000558 	.word	0x20000558
 8001024:	08006507 	.word	0x08006507

08001028 <Get_FlashSize>:
void Get_FlashSize(void) {
 8001028:	b508      	push	{r3, lr}
	ClearUART_Buff();
 800102a:	f7ff ffd9 	bl	8000fe0 <ClearUART_Buff>
    sprintf(uart_buff, "@flash_size@%02d", TM_ID_GetFlashSize());
 800102e:	4b05      	ldr	r3, [pc, #20]	; (8001044 <Get_FlashSize+0x1c>)
 8001030:	4905      	ldr	r1, [pc, #20]	; (8001048 <Get_FlashSize+0x20>)
 8001032:	881a      	ldrh	r2, [r3, #0]
 8001034:	4805      	ldr	r0, [pc, #20]	; (800104c <Get_FlashSize+0x24>)
 8001036:	b292      	uxth	r2, r2
 8001038:	f004 fdf4 	bl	8005c24 <siprintf>
}
 800103c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    AddUART_CRC();
 8001040:	f7ff bfb0 	b.w	8000fa4 <AddUART_CRC>
 8001044:	1ffff7cc 	.word	0x1ffff7cc
 8001048:	0800651a 	.word	0x0800651a
 800104c:	20000558 	.word	0x20000558

08001050 <Get_Version>:
void Get_Version(void) {
 8001050:	b510      	push	{r4, lr}
	strcat(uart_buff,"@version@");
 8001052:	4c07      	ldr	r4, [pc, #28]	; (8001070 <Get_Version+0x20>)
	ClearUART_Buff();
 8001054:	f7ff ffc4 	bl	8000fe0 <ClearUART_Buff>
	strcat(uart_buff,"@version@");
 8001058:	4906      	ldr	r1, [pc, #24]	; (8001074 <Get_Version+0x24>)
 800105a:	4620      	mov	r0, r4
 800105c:	f004 fe06 	bl	8005c6c <strcat>
    strcat(uart_buff,__DATE__);
 8001060:	4620      	mov	r0, r4
 8001062:	4905      	ldr	r1, [pc, #20]	; (8001078 <Get_Version+0x28>)
 8001064:	f004 fe02 	bl	8005c6c <strcat>
}
 8001068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    AddUART_CRC();
 800106c:	f7ff bf9a 	b.w	8000fa4 <AddUART_CRC>
 8001070:	20000558 	.word	0x20000558
 8001074:	0800652b 	.word	0x0800652b
 8001078:	08006535 	.word	0x08006535

0800107c <WaitForUART_TX>:
}

void WaitForUART_TX() {
	while (!huart1_finished_tx);
 800107c:	4a02      	ldr	r2, [pc, #8]	; (8001088 <WaitForUART_TX+0xc>)
 800107e:	6813      	ldr	r3, [r2, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d0fc      	beq.n	800107e <WaitForUART_TX+0x2>
}
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	20000334 	.word	0x20000334

0800108c <SerialPrintln>:
	huart1_finished_tx = 0;
 800108c:	2200      	movs	r2, #0
void SerialPrintln(int WaitForTX) {
 800108e:	b570      	push	{r4, r5, r6, lr}
 8001090:	4604      	mov	r4, r0
	huart1_finished_tx = 0;
 8001092:	4b08      	ldr	r3, [pc, #32]	; (80010b4 <SerialPrintln+0x28>)
	while (HAL_UART_Transmit_DMA(&huart1, (uint8_t*) uart_buff, sizeof(uart_buff)-1) == HAL_BUSY);
 8001094:	4e08      	ldr	r6, [pc, #32]	; (80010b8 <SerialPrintln+0x2c>)
 8001096:	4d09      	ldr	r5, [pc, #36]	; (80010bc <SerialPrintln+0x30>)
	huart1_finished_tx = 0;
 8001098:	601a      	str	r2, [r3, #0]
	while (HAL_UART_Transmit_DMA(&huart1, (uint8_t*) uart_buff, sizeof(uart_buff)-1) == HAL_BUSY);
 800109a:	2263      	movs	r2, #99	; 0x63
 800109c:	4631      	mov	r1, r6
 800109e:	4628      	mov	r0, r5
 80010a0:	f004 fc08 	bl	80058b4 <HAL_UART_Transmit_DMA>
 80010a4:	2802      	cmp	r0, #2
 80010a6:	d0f8      	beq.n	800109a <SerialPrintln+0xe>
	if (WaitForTX) {
 80010a8:	b11c      	cbz	r4, 80010b2 <SerialPrintln+0x26>
}
 80010aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		WaitForUART_TX();
 80010ae:	f7ff bfe5 	b.w	800107c <WaitForUART_TX>
 80010b2:	bd70      	pop	{r4, r5, r6, pc}
 80010b4:	20000334 	.word	0x20000334
 80010b8:	20000558 	.word	0x20000558
 80010bc:	200007b8 	.word	0x200007b8

080010c0 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
    if (huart->Instance == USART1)  // change USART instance
 80010c0:	6802      	ldr	r2, [r0, #0]
 80010c2:	4b04      	ldr	r3, [pc, #16]	; (80010d4 <HAL_UART_TxCpltCallback+0x14>)
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d104      	bne.n	80010d2 <HAL_UART_TxCpltCallback+0x12>
    {
    	huart1_finished_tx = 1;
 80010c8:	2201      	movs	r2, #1
 80010ca:	4b03      	ldr	r3, [pc, #12]	; (80010d8 <HAL_UART_TxCpltCallback+0x18>)
 80010cc:	601a      	str	r2, [r3, #0]
    	ClearUART_Buff();
 80010ce:	f7ff bf87 	b.w	8000fe0 <ClearUART_Buff>
 80010d2:	4770      	bx	lr
 80010d4:	40013800 	.word	0x40013800
 80010d8:	20000334 	.word	0x20000334

080010dc <ResetWDG>:
    }
}

void ResetWDG() {
	 //HAL_IWDG_Refresh(&hiwdg);
	 IWDG->KR = 0x0000AAAAU;
 80010dc:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80010e0:	4b01      	ldr	r3, [pc, #4]	; (80010e8 <ResetWDG+0xc>)
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	40003000 	.word	0x40003000

080010ec <PrintCurrentState>:
}


void PrintCurrentState() {
 80010ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (DevMode1!=1) {
 80010f0:	4b3b      	ldr	r3, [pc, #236]	; (80011e0 <PrintCurrentState+0xf4>)
void PrintCurrentState() {
 80010f2:	b08d      	sub	sp, #52	; 0x34
	if (DevMode1!=1) {
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d16e      	bne.n	80011d8 <PrintCurrentState+0xec>
	  			HAL_UART_Receive_DMA(&huart1, (uint8_t*) cmd_buff, sizeof(cmd_buff));
	  			hdma_usart1_rx.State=HAL_DMA_STATE_BUSY;
	  			SerialPrintln(0);
	  			return;
	  		}*/
		if ((DC_BLOCKED==1) || (VOUT_BLOCKED==1) || (AMP_BLOCKED==1) || (IOUT_BLOCKED==1)) {
 80010fa:	4c3a      	ldr	r4, [pc, #232]	; (80011e4 <PrintCurrentState+0xf8>)
	ClearUART_Buff();
 80010fc:	f7ff ff70 	bl	8000fe0 <ClearUART_Buff>
		if ((DC_BLOCKED==1) || (VOUT_BLOCKED==1) || (AMP_BLOCKED==1) || (IOUT_BLOCKED==1)) {
 8001100:	6823      	ldr	r3, [r4, #0]
 8001102:	4939      	ldr	r1, [pc, #228]	; (80011e8 <PrintCurrentState+0xfc>)
 8001104:	2b01      	cmp	r3, #1
 8001106:	f8df b114 	ldr.w	fp, [pc, #276]	; 800121c <PrintCurrentState+0x130>
 800110a:	4a38      	ldr	r2, [pc, #224]	; (80011ec <PrintCurrentState+0x100>)
 800110c:	d009      	beq.n	8001122 <PrintCurrentState+0x36>
 800110e:	680b      	ldr	r3, [r1, #0]
 8001110:	2b01      	cmp	r3, #1
 8001112:	d006      	beq.n	8001122 <PrintCurrentState+0x36>
 8001114:	f8db 3000 	ldr.w	r3, [fp]
 8001118:	2b01      	cmp	r3, #1
 800111a:	d002      	beq.n	8001122 <PrintCurrentState+0x36>
 800111c:	6813      	ldr	r3, [r2, #0]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d10b      	bne.n	800113a <PrintCurrentState+0x4e>
 8001122:	920b      	str	r2, [sp, #44]	; 0x2c
 8001124:	910a      	str	r1, [sp, #40]	; 0x28
			//V_Out_RawData=ADC_Data[0]*ADC_Data[0];
			//V_Out_Cnt=1;
			CalcAc_V_ByWave();
 8001126:	f7ff fcd5 	bl	8000ad4 <CalcAc_V_ByWave>
			CalcAc_I_ByWave();
 800112a:	f7ff fcb1 	bl	8000a90 <CalcAc_I_ByWave>
			CalcDC_Average();
 800112e:	f7ff fcf3 	bl	8000b18 <CalcDC_Average>
			ResetV_data();
 8001132:	f7ff fbc9 	bl	80008c8 <ResetV_data>
 8001136:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001138:	990a      	ldr	r1, [sp, #40]	; 0x28
		#endif

		#ifndef USE_VREF
				"V=%4u v, I=%4u W, DC=%4u, A1=%03d,  A2=%03d,  A3=%03d,  A4=%03d, A_F=%01d, F=%01d, DC_F=%01d, V_F=%01d, I_F=%01d \r\n",
		#endif
								(uint16_t) V_Out,
 800113a:	4b2d      	ldr	r3, [pc, #180]	; (80011f0 <PrintCurrentState+0x104>)
		sprintf(uart_buff,
 800113c:	6812      	ldr	r2, [r2, #0]
								(uint16_t) V_Out,
 800113e:	681d      	ldr	r5, [r3, #0]
								(uint16_t) I_Out,
 8001140:	4b2c      	ldr	r3, [pc, #176]	; (80011f4 <PrintCurrentState+0x108>)
		sprintf(uart_buff,
 8001142:	b2ad      	uxth	r5, r5
								(uint16_t) I_Out,
 8001144:	681e      	ldr	r6, [r3, #0]
								(uint16_t) ADC_Data[2],
 8001146:	4b2c      	ldr	r3, [pc, #176]	; (80011f8 <PrintCurrentState+0x10c>)
		sprintf(uart_buff,
 8001148:	b2b6      	uxth	r6, r6
								(uint16_t) ADC_Data[2],
 800114a:	889f      	ldrh	r7, [r3, #4]
								#ifdef USE_VREF
								(uint16_t) (VDDA_Actual),
								#endif
	      		  				(uint16_t) (100*Sine_Amplitude_1),
 800114c:	4b2b      	ldr	r3, [pc, #172]	; (80011fc <PrintCurrentState+0x110>)
								(uint16_t) ADC_Data[2],
 800114e:	b2bf      	uxth	r7, r7
	      		  				(uint16_t) (100*Sine_Amplitude_1),
 8001150:	f8d3 8000 	ldr.w	r8, [r3]
	      		  				(uint16_t) (100*Sine_Amplitude_2),
 8001154:	4b2a      	ldr	r3, [pc, #168]	; (8001200 <PrintCurrentState+0x114>)
 8001156:	f8d3 9000 	ldr.w	r9, [r3]
								(uint16_t) (100*Sine_Amplitude_3),
 800115a:	4b2a      	ldr	r3, [pc, #168]	; (8001204 <PrintCurrentState+0x118>)
 800115c:	f8d3 a000 	ldr.w	sl, [r3]
								(uint16_t) (100*Sine_Amplitude_4),
 8001160:	4b29      	ldr	r3, [pc, #164]	; (8001208 <PrintCurrentState+0x11c>)
 8001162:	6818      	ldr	r0, [r3, #0]
		sprintf(uart_buff,
 8001164:	4b29      	ldr	r3, [pc, #164]	; (800120c <PrintCurrentState+0x120>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	9209      	str	r2, [sp, #36]	; 0x24
 800116a:	680a      	ldr	r2, [r1, #0]
								(uint16_t) (100*Sine_Amplitude_4),
 800116c:	4928      	ldr	r1, [pc, #160]	; (8001210 <PrintCurrentState+0x124>)
		sprintf(uart_buff,
 800116e:	9208      	str	r2, [sp, #32]
 8001170:	6822      	ldr	r2, [r4, #0]
 8001172:	9207      	str	r2, [sp, #28]
 8001174:	1eda      	subs	r2, r3, #3
 8001176:	4253      	negs	r3, r2
 8001178:	4153      	adcs	r3, r2
 800117a:	9306      	str	r3, [sp, #24]
 800117c:	f8db 3000 	ldr.w	r3, [fp]
 8001180:	9305      	str	r3, [sp, #20]
								(uint16_t) (100*Sine_Amplitude_4),
 8001182:	f7ff f8fd 	bl	8000380 <__aeabi_fmul>
 8001186:	f7ff fac1 	bl	800070c <__aeabi_f2uiz>
		sprintf(uart_buff,
 800118a:	b280      	uxth	r0, r0
 800118c:	9004      	str	r0, [sp, #16]
								(uint16_t) (100*Sine_Amplitude_3),
 800118e:	4920      	ldr	r1, [pc, #128]	; (8001210 <PrintCurrentState+0x124>)
 8001190:	4650      	mov	r0, sl
 8001192:	f7ff f8f5 	bl	8000380 <__aeabi_fmul>
 8001196:	f7ff fab9 	bl	800070c <__aeabi_f2uiz>
		sprintf(uart_buff,
 800119a:	b280      	uxth	r0, r0
 800119c:	9003      	str	r0, [sp, #12]
	      		  				(uint16_t) (100*Sine_Amplitude_2),
 800119e:	491c      	ldr	r1, [pc, #112]	; (8001210 <PrintCurrentState+0x124>)
 80011a0:	4648      	mov	r0, r9
 80011a2:	f7ff f8ed 	bl	8000380 <__aeabi_fmul>
 80011a6:	f7ff fab1 	bl	800070c <__aeabi_f2uiz>
		sprintf(uart_buff,
 80011aa:	b280      	uxth	r0, r0
 80011ac:	9002      	str	r0, [sp, #8]
	      		  				(uint16_t) (100*Sine_Amplitude_1),
 80011ae:	4918      	ldr	r1, [pc, #96]	; (8001210 <PrintCurrentState+0x124>)
 80011b0:	4640      	mov	r0, r8
 80011b2:	f7ff f8e5 	bl	8000380 <__aeabi_fmul>
 80011b6:	f7ff faa9 	bl	800070c <__aeabi_f2uiz>
		sprintf(uart_buff,
 80011ba:	b280      	uxth	r0, r0
 80011bc:	9001      	str	r0, [sp, #4]
 80011be:	9700      	str	r7, [sp, #0]
 80011c0:	4633      	mov	r3, r6
 80011c2:	462a      	mov	r2, r5
 80011c4:	4913      	ldr	r1, [pc, #76]	; (8001214 <PrintCurrentState+0x128>)
 80011c6:	4814      	ldr	r0, [pc, #80]	; (8001218 <PrintCurrentState+0x12c>)
 80011c8:	f004 fd2c 	bl	8005c24 <siprintf>
								AMP_BLOCKED,
								(uint16_t) (BoardStatus==sFaultFlag),
								DC_BLOCKED,
								VOUT_BLOCKED,
								IOUT_BLOCKED);
		SerialPrintln(0);
 80011cc:	2000      	movs	r0, #0

	#endif
}
 80011ce:	b00d      	add	sp, #52	; 0x34
 80011d0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		SerialPrintln(0);
 80011d4:	f7ff bf5a 	b.w	800108c <SerialPrintln>
}
 80011d8:	b00d      	add	sp, #52	; 0x34
 80011da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80011de:	bf00      	nop
 80011e0:	20000434 	.word	0x20000434
 80011e4:	200003d4 	.word	0x200003d4
 80011e8:	20000408 	.word	0x20000408
 80011ec:	200003ec 	.word	0x200003ec
 80011f0:	20000414 	.word	0x20000414
 80011f4:	200003f8 	.word	0x200003f8
 80011f8:	20000518 	.word	0x20000518
 80011fc:	20000018 	.word	0x20000018
 8001200:	2000001c 	.word	0x2000001c
 8001204:	20000020 	.word	0x20000020
 8001208:	20000024 	.word	0x20000024
 800120c:	20000424 	.word	0x20000424
 8001210:	42c80000 	.word	0x42c80000
 8001214:	08006541 	.word	0x08006541
 8001218:	20000558 	.word	0x20000558
 800121c:	200003c8 	.word	0x200003c8

08001220 <ResetEEPROM>:

// EEPROM
void ResetEEPROM() {
	EEPROM_DATA[0]=0;
 8001220:	2300      	movs	r3, #0
 8001222:	4a03      	ldr	r2, [pc, #12]	; (8001230 <ResetEEPROM+0x10>)
 8001224:	6013      	str	r3, [r2, #0]
	EEPROM_DATA[1]=0;
 8001226:	6053      	str	r3, [r2, #4]
	EEPROM_CRC=0;
 8001228:	4a02      	ldr	r2, [pc, #8]	; (8001234 <ResetEEPROM+0x14>)
 800122a:	6013      	str	r3, [r2, #0]
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	2000043c 	.word	0x2000043c
 8001234:	20000438 	.word	0x20000438

08001238 <CALC_RATIO>:
}

void CALC_RATIO() {
 8001238:	b510      	push	{r4, lr}
	memcpy(&fVal, &EEPROM_DATA[1],sizeof(fVal));
	I_RATIO=(fVal*(3.3/4096));
	memcpy(&fVal, &EEPROM_DATA[0],sizeof(fVal));
	V_RATIO=(fVal*(3.3/4096));*/

	I_RATIO=(EEPROM_DATA[1]*IV_RATIO);
 800123a:	4c09      	ldr	r4, [pc, #36]	; (8001260 <CALC_RATIO+0x28>)
 800123c:	6860      	ldr	r0, [r4, #4]
 800123e:	f7ff f847 	bl	80002d0 <__aeabi_ui2f>
 8001242:	4908      	ldr	r1, [pc, #32]	; (8001264 <CALC_RATIO+0x2c>)
 8001244:	f7ff f89c 	bl	8000380 <__aeabi_fmul>
 8001248:	4b07      	ldr	r3, [pc, #28]	; (8001268 <CALC_RATIO+0x30>)
 800124a:	6018      	str	r0, [r3, #0]
	V_RATIO=(EEPROM_DATA[0]*IV_RATIO);
 800124c:	6820      	ldr	r0, [r4, #0]
 800124e:	f7ff f83f 	bl	80002d0 <__aeabi_ui2f>
 8001252:	4904      	ldr	r1, [pc, #16]	; (8001264 <CALC_RATIO+0x2c>)
 8001254:	f7ff f894 	bl	8000380 <__aeabi_fmul>
 8001258:	4b04      	ldr	r3, [pc, #16]	; (800126c <CALC_RATIO+0x34>)
 800125a:	6018      	str	r0, [r3, #0]
 800125c:	bd10      	pop	{r4, pc}
 800125e:	bf00      	nop
 8001260:	2000043c 	.word	0x2000043c
 8001264:	3a533333 	.word	0x3a533333
 8001268:	20000004 	.word	0x20000004
 800126c:	2000004c 	.word	0x2000004c

08001270 <USE_DEF_CALIB>:
	//memcpy(&EEPROM_DATA[0], &fVal,sizeof(uint32_t));

	//fVal=3636;
	//memcpy(&EEPROM_DATA[1], &fVal,sizeof(uint32_t));
	EEPROM_DATA[0]=132;
	EEPROM_DATA[1]=3636;
 8001270:	2184      	movs	r1, #132	; 0x84
 8001272:	f640 6234 	movw	r2, #3636	; 0xe34
	EEPROM_DATA[0]=132;
 8001276:	4b02      	ldr	r3, [pc, #8]	; (8001280 <USE_DEF_CALIB+0x10>)
	EEPROM_DATA[1]=3636;
 8001278:	e883 0006 	stmia.w	r3, {r1, r2}
	CALC_RATIO();
 800127c:	f7ff bfdc 	b.w	8001238 <CALC_RATIO>
 8001280:	2000043c 	.word	0x2000043c

08001284 <USE_NEW_CALIB>:
}

void USE_NEW_CALIB() {
	if (EEPROM_CRC==0) {
 8001284:	4b03      	ldr	r3, [pc, #12]	; (8001294 <USE_NEW_CALIB+0x10>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	b90b      	cbnz	r3, 800128e <USE_NEW_CALIB+0xa>
		USE_DEF_CALIB();
 800128a:	f7ff bff1 	b.w	8001270 <USE_DEF_CALIB>
		return;
	}
	CALC_RATIO();
 800128e:	f7ff bfd3 	b.w	8001238 <CALC_RATIO>
 8001292:	bf00      	nop
 8001294:	20000438 	.word	0x20000438

08001298 <StoreEEPROM>:
}

//void StoreEEPROM(float V_CAL, float I_CAL) {
void StoreEEPROM(uint32_t V_CAL, uint32_t I_CAL) {
 8001298:	b570      	push	{r4, r5, r6, lr}
	EEPROM_FLAG=1;
 800129a:	2501      	movs	r5, #1
	//
	//memcpy(&EEPROM_DATA[0], &V_CAL,sizeof(uint32_t));
	//memcpy(&EEPROM_DATA[1], &I_CAL,sizeof(uint32_t));
	EEPROM_DATA[0]=V_CAL;
 800129c:	4c0d      	ldr	r4, [pc, #52]	; (80012d4 <StoreEEPROM+0x3c>)
	EEPROM_FLAG=1;
 800129e:	4e0e      	ldr	r6, [pc, #56]	; (80012d8 <StoreEEPROM+0x40>)
	EEPROM_DATA[1]=I_CAL;
	EEPROM_CRC=TM_CRC_Calculate32((uint32_t *) &EEPROM_DATA, sizeof(EEPROM_DATA), 1);
 80012a0:	462a      	mov	r2, r5
	EEPROM_DATA[1]=I_CAL;
 80012a2:	e884 0003 	stmia.w	r4, {r0, r1}
	EEPROM_CRC=TM_CRC_Calculate32((uint32_t *) &EEPROM_DATA, sizeof(EEPROM_DATA), 1);
 80012a6:	2108      	movs	r1, #8
 80012a8:	4620      	mov	r0, r4
	EEPROM_FLAG=1;
 80012aa:	6035      	str	r5, [r6, #0]
	EEPROM_CRC=TM_CRC_Calculate32((uint32_t *) &EEPROM_DATA, sizeof(EEPROM_DATA), 1);
 80012ac:	f7ff fe68 	bl	8000f80 <TM_CRC_Calculate32>
 80012b0:	4b0a      	ldr	r3, [pc, #40]	; (80012dc <StoreEEPROM+0x44>)
 80012b2:	4601      	mov	r1, r0
 80012b4:	6018      	str	r0, [r3, #0]
	EE_Write(0,EEPROM_CRC);
 80012b6:	2000      	movs	r0, #0
 80012b8:	f000 fb16 	bl	80018e8 <EE_Write>
	EE_Write(1,EEPROM_DATA[0]);
 80012bc:	6821      	ldr	r1, [r4, #0]
 80012be:	4628      	mov	r0, r5
 80012c0:	f000 fb12 	bl	80018e8 <EE_Write>
	EE_Write(2,EEPROM_DATA[1]);
 80012c4:	6861      	ldr	r1, [r4, #4]
 80012c6:	2002      	movs	r0, #2
 80012c8:	f000 fb0e 	bl	80018e8 <EE_Write>
	//
	EEPROM_FLAG=0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	6033      	str	r3, [r6, #0]
 80012d0:	bd70      	pop	{r4, r5, r6, pc}
 80012d2:	bf00      	nop
 80012d4:	2000043c 	.word	0x2000043c
 80012d8:	20000444 	.word	0x20000444
 80012dc:	20000438 	.word	0x20000438

080012e0 <InitEEPROM>:
}

int InitEEPROM() {
 80012e0:	b570      	push	{r4, r5, r6, lr}
	EEPROM_FLAG=1;
 80012e2:	2401      	movs	r4, #1
 80012e4:	4e10      	ldr	r6, [pc, #64]	; (8001328 <InitEEPROM+0x48>)
	//

	ResetEEPROM();
	EE_Read(0,&EEPROM_CRC);
 80012e6:	4d11      	ldr	r5, [pc, #68]	; (800132c <InitEEPROM+0x4c>)
	EEPROM_FLAG=1;
 80012e8:	6034      	str	r4, [r6, #0]
	ResetEEPROM();
 80012ea:	f7ff ff99 	bl	8001220 <ResetEEPROM>
	EE_Read(0,&EEPROM_CRC);
 80012ee:	4629      	mov	r1, r5
 80012f0:	2000      	movs	r0, #0
 80012f2:	f000 fad9 	bl	80018a8 <EE_Read>
	EE_Read(1,&EEPROM_DATA[0]);
 80012f6:	490e      	ldr	r1, [pc, #56]	; (8001330 <InitEEPROM+0x50>)
 80012f8:	4620      	mov	r0, r4
 80012fa:	f000 fad5 	bl	80018a8 <EE_Read>
	EE_Read(2,&EEPROM_DATA[1]);
 80012fe:	490d      	ldr	r1, [pc, #52]	; (8001334 <InitEEPROM+0x54>)
 8001300:	2002      	movs	r0, #2
 8001302:	f000 fad1 	bl	80018a8 <EE_Read>

	uint32_t EEPROM_CRC_tmp=TM_CRC_Calculate32((uint32_t *) &EEPROM_DATA, sizeof(EEPROM_DATA), 1);
 8001306:	2108      	movs	r1, #8
 8001308:	4622      	mov	r2, r4
 800130a:	4809      	ldr	r0, [pc, #36]	; (8001330 <InitEEPROM+0x50>)
 800130c:	f7ff fe38 	bl	8000f80 <TM_CRC_Calculate32>
	EEPROM_FLAG=0;
 8001310:	2100      	movs	r1, #0

	if (EEPROM_CRC_tmp==EEPROM_CRC) {
 8001312:	682b      	ldr	r3, [r5, #0]
	EEPROM_FLAG=0;
 8001314:	6031      	str	r1, [r6, #0]
	if (EEPROM_CRC_tmp==EEPROM_CRC) {
 8001316:	4298      	cmp	r0, r3
 8001318:	d003      	beq.n	8001322 <InitEEPROM+0x42>
		return 1;
	} else {
		ResetEEPROM();
 800131a:	f7ff ff81 	bl	8001220 <ResetEEPROM>
		return 0;
 800131e:	4608      	mov	r0, r1
 8001320:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
 8001322:	4620      	mov	r0, r4
	}
}
 8001324:	bd70      	pop	{r4, r5, r6, pc}
 8001326:	bf00      	nop
 8001328:	20000444 	.word	0x20000444
 800132c:	20000438 	.word	0x20000438
 8001330:	2000043c 	.word	0x2000043c
 8001334:	20000440 	.word	0x20000440

08001338 <CalibSave>:

//Calibration code
void CalibSave() {
 8001338:	b510      	push	{r4, lr}
						EEPROMStoredCnt=0;
 800133a:	2400      	movs	r4, #0
 800133c:	4b08      	ldr	r3, [pc, #32]	; (8001360 <CalibSave+0x28>)
 800133e:	801c      	strh	r4, [r3, #0]
		      			USE_NEW_CALIB();
 8001340:	f7ff ffa0 	bl	8001284 <USE_NEW_CALIB>
		      			StoreEEPROM(EEPROM_DATA[0],EEPROM_DATA[1]);
 8001344:	4b07      	ldr	r3, [pc, #28]	; (8001364 <CalibSave+0x2c>)
 8001346:	e893 0003 	ldmia.w	r3, {r0, r1}
 800134a:	f7ff ffa5 	bl	8001298 <StoreEEPROM>
		      			strcpy(uart_buff,"CALIB DONE!\r\n");
 800134e:	4906      	ldr	r1, [pc, #24]	; (8001368 <CalibSave+0x30>)
 8001350:	4806      	ldr	r0, [pc, #24]	; (800136c <CalibSave+0x34>)
 8001352:	f004 fc9a 	bl	8005c8a <strcpy>
		      			SerialPrintln(0);
 8001356:	4620      	mov	r0, r4
		      		//}
}
 8001358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		      			SerialPrintln(0);
 800135c:	f7ff be96 	b.w	800108c <SerialPrintln>
 8001360:	20000330 	.word	0x20000330
 8001364:	2000043c 	.word	0x2000043c
 8001368:	080064f9 	.word	0x080064f9
 800136c:	20000558 	.word	0x20000558

08001370 <CalibCmdCheck>:

int CalibCmdCheck() {
 8001370:	b510      	push	{r4, lr}
				button_state_t ICAL_FLAG=buttonUpdate(&CALIB_I);
 8001372:	4820      	ldr	r0, [pc, #128]	; (80013f4 <CalibCmdCheck+0x84>)
 8001374:	f000 fb1f 	bl	80019b6 <buttonUpdate>
 8001378:	4604      	mov	r4, r0
				button_state_t VCAL_FLAG=buttonUpdate(&CALIB_V);
 800137a:	481f      	ldr	r0, [pc, #124]	; (80013f8 <CalibCmdCheck+0x88>)
 800137c:	f000 fb1b 	bl	80019b6 <buttonUpdate>

				if (EEPROMStoredCnt<EEPROMDelayBeforeNewStore) {
 8001380:	4a1e      	ldr	r2, [pc, #120]	; (80013fc <CalibCmdCheck+0x8c>)
 8001382:	8813      	ldrh	r3, [r2, #0]
 8001384:	2b09      	cmp	r3, #9
 8001386:	d803      	bhi.n	8001390 <CalibCmdCheck+0x20>
					EEPROMStoredCnt++;
 8001388:	3301      	adds	r3, #1
 800138a:	8013      	strh	r3, [r2, #0]
	      					StoreEEPROM(EEPROM_DATA[0],EEPROM_DATA[1]);
	      					//EEPROMStoredCnt=0;
	      					CalibSave();
	      					return 1;
	      		}
	      		return 0;
 800138c:	2000      	movs	r0, #0
}
 800138e:	bd10      	pop	{r4, pc}
				if ( (VCAL_FLAG == isPressed)
 8001390:	2802      	cmp	r0, #2
 8001392:	d115      	bne.n	80013c0 <CalibCmdCheck+0x50>
	      				  && (ICAL_FLAG != isPressed)){
 8001394:	2c02      	cmp	r4, #2
 8001396:	4c1a      	ldr	r4, [pc, #104]	; (8001400 <CalibCmdCheck+0x90>)
 8001398:	d025      	beq.n	80013e6 <CalibCmdCheck+0x76>
						EEPROM_DATA[0]=(VOLTAGE_ETALONE/(IV_RATIO*ADC_Data[0]));
 800139a:	4b1a      	ldr	r3, [pc, #104]	; (8001404 <CalibCmdCheck+0x94>)
 800139c:	8818      	ldrh	r0, [r3, #0]
 800139e:	b280      	uxth	r0, r0
 80013a0:	f7fe ff9a 	bl	80002d8 <__aeabi_i2f>
 80013a4:	4918      	ldr	r1, [pc, #96]	; (8001408 <CalibCmdCheck+0x98>)
 80013a6:	f7fe ffeb 	bl	8000380 <__aeabi_fmul>
 80013aa:	4601      	mov	r1, r0
 80013ac:	4817      	ldr	r0, [pc, #92]	; (800140c <CalibCmdCheck+0x9c>)
 80013ae:	f7ff f89b 	bl	80004e8 <__aeabi_fdiv>
 80013b2:	f7ff f9ab 	bl	800070c <__aeabi_f2uiz>
 80013b6:	6020      	str	r0, [r4, #0]
	      					CalibSave();
 80013b8:	f7ff ffbe 	bl	8001338 <CalibSave>
	      					return 1;
 80013bc:	2001      	movs	r0, #1
 80013be:	bd10      	pop	{r4, pc}
	      		  if ( (ICAL_FLAG == isPressed)
 80013c0:	2c02      	cmp	r4, #2
 80013c2:	d1e3      	bne.n	800138c <CalibCmdCheck+0x1c>
	      			  	EEPROM_DATA[1]=(POWER_ETALONE/(IV_RATIO*ADC_Data[1]));
 80013c4:	4b0f      	ldr	r3, [pc, #60]	; (8001404 <CalibCmdCheck+0x94>)
 80013c6:	8858      	ldrh	r0, [r3, #2]
 80013c8:	b280      	uxth	r0, r0
 80013ca:	f7fe ff85 	bl	80002d8 <__aeabi_i2f>
 80013ce:	490e      	ldr	r1, [pc, #56]	; (8001408 <CalibCmdCheck+0x98>)
 80013d0:	f7fe ffd6 	bl	8000380 <__aeabi_fmul>
 80013d4:	4601      	mov	r1, r0
 80013d6:	480e      	ldr	r0, [pc, #56]	; (8001410 <CalibCmdCheck+0xa0>)
 80013d8:	f7ff f886 	bl	80004e8 <__aeabi_fdiv>
 80013dc:	f7ff f996 	bl	800070c <__aeabi_f2uiz>
 80013e0:	4b07      	ldr	r3, [pc, #28]	; (8001400 <CalibCmdCheck+0x90>)
 80013e2:	6058      	str	r0, [r3, #4]
 80013e4:	e7e8      	b.n	80013b8 <CalibCmdCheck+0x48>
	      					USE_DEF_CALIB();
 80013e6:	f7ff ff43 	bl	8001270 <USE_DEF_CALIB>
	      					StoreEEPROM(EEPROM_DATA[0],EEPROM_DATA[1]);
 80013ea:	e894 0003 	ldmia.w	r4, {r0, r1}
 80013ee:	f7ff ff53 	bl	8001298 <StoreEEPROM>
 80013f2:	e7e1      	b.n	80013b8 <CalibCmdCheck+0x48>
 80013f4:	2000053c 	.word	0x2000053c
 80013f8:	20000520 	.word	0x20000520
 80013fc:	20000330 	.word	0x20000330
 8001400:	2000043c 	.word	0x2000043c
 8001404:	20000518 	.word	0x20000518
 8001408:	3a533333 	.word	0x3a533333
 800140c:	43660000 	.word	0x43660000
 8001410:	447a0000 	.word	0x447a0000

08001414 <Set50HzDeadTimeNS>:
//#define DeadTime64X 				1 //883,2ns
//#define DeadTime128X 				1 //1766,4ns
void Set50HzDeadTimeNS(void) {

		// Tdts = Tck_int //
	    TIM1->CR1 &= ~TIM_CR1_CKD;
 8001414:	4b0e      	ldr	r3, [pc, #56]	; (8001450 <Set50HzDeadTimeNS+0x3c>)
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800141c:	601a      	str	r2, [r3, #0]
	    TIM1->BDTR &= ~TIM_BDTR_DTG;
 800141e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001420:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001424:	645a      	str	r2, [r3, #68]	; 0x44

	    TIM1->BDTR  |= TIM_BDTR_DTG_7;//128x //1766,4ns
 8001426:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001428:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800142c:	645a      	str	r2, [r3, #68]	; 0x44
	    //TIM1->BDTR  |= TIM_BDTR_DTG_6;//64x //883,2ns
	    //TIM1->BDTR  |= TIM_BDTR_DTG_5;//32x //441,6ns
	    //TIM1->BDTR  |= TIM_BDTR_DTG_4;//16x //220,8ns
	    TIM1->BDTR  |= TIM_BDTR_DTG_3;//8x //110,4ns
 800142e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001430:	f042 0208 	orr.w	r2, r2, #8
 8001434:	645a      	str	r2, [r3, #68]	; 0x44
	    TIM1->BDTR  |= TIM_BDTR_DTG_2;//4x //55,2ns
 8001436:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001438:	f042 0204 	orr.w	r2, r2, #4
 800143c:	645a      	str	r2, [r3, #68]	; 0x44
	    TIM1->BDTR  |= TIM_BDTR_DTG_1;//2x  //27,6ns
 800143e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001440:	f042 0202 	orr.w	r2, r2, #2
 8001444:	645a      	str	r2, [r3, #68]	; 0x44
	    TIM1->BDTR  |= TIM_BDTR_DTG_0;//1x // Dead time base value 1/Fosc=1/72000=13.8ns
 8001446:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001448:	f042 0201 	orr.w	r2, r2, #1
 800144c:	645a      	str	r2, [r3, #68]	; 0x44
 800144e:	4770      	bx	lr
 8001450:	40012c00 	.word	0x40012c00

08001454 <SetNormalSignal>:
////////////////////// DEAD TIME - END //////////////////////


////////////////////// SIGNAL INVERSE - BEGIN //////////////////////
void SetNormalSignal(void) {
		TIM1->CCER |= TIM_CCER_CC3NP; // active high level: 0 - high, 1 - low
 8001454:	4b04      	ldr	r3, [pc, #16]	; (8001468 <SetNormalSignal+0x14>)
 8001456:	6a1a      	ldr	r2, [r3, #32]
 8001458:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800145c:	621a      	str	r2, [r3, #32]
		TIM1->CCER |= TIM_CCER_CC3P; // active high level: 0 - high, 1 - low
 800145e:	6a1a      	ldr	r2, [r3, #32]
 8001460:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001464:	621a      	str	r2, [r3, #32]
 8001466:	4770      	bx	lr
 8001468:	40012c00 	.word	0x40012c00

0800146c <Idle_SET>:
////////////////////// SIGNAL INVERSE - END //////////////////////

////////////////////// IDLE STATE - BEGIN //////////////////////
void Idle_SET(void) {
	    /* output idle state HIGHT */
		TIM1->CR2 |= TIM_CR2_OIS3;
 800146c:	4b04      	ldr	r3, [pc, #16]	; (8001480 <Idle_SET+0x14>)
 800146e:	685a      	ldr	r2, [r3, #4]
 8001470:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001474:	605a      	str	r2, [r3, #4]
		TIM1->CR2 |= TIM_CR2_OIS3N;
 8001476:	685a      	ldr	r2, [r3, #4]
 8001478:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800147c:	605a      	str	r2, [r3, #4]
 800147e:	4770      	bx	lr
 8001480:	40012c00 	.word	0x40012c00

08001484 <PWM_50Hz_Init>:
	//GPIOB->CRH	&= ~GPIO_CRH_MODE15;
	//GPIOB->CRH	|= GPIO_CRH_MODE15; // gpio speed 50 MHz

	/************************** Config PWM channel ************************************/

	TIM1->PSC = 960-1; // div for clock: F = SYSCLK / [PSC + 1]
 8001484:	f240 32bf 	movw	r2, #959	; 0x3bf
void PWM_50Hz_Init (void) {
 8001488:	b508      	push	{r3, lr}
	TIM1->PSC = 960-1; // div for clock: F = SYSCLK / [PSC + 1]
 800148a:	4b12      	ldr	r3, [pc, #72]	; (80014d4 <PWM_50Hz_Init+0x50>)
 800148c:	629a      	str	r2, [r3, #40]	; 0x28
	TIM1->ARR = 999; // count to 1000
 800148e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001492:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM1->CCR3 = 500; // duty cycle 50%
 8001494:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001498:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CR1 &= ~TIM_CR1_DIR; // count up: 0 - up, 1 - down
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	f022 0210 	bic.w	r2, r2, #16
 80014a0:	601a      	str	r2, [r3, #0]
    TIM1->CR1 &= ~TIM_CR1_CMS; // aligned on the front signal
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80014a8:	601a      	str	r2, [r3, #0]

    TIM1->CCMR2 &= ~TIM_CCMR2_OC3M;
 80014aa:	69da      	ldr	r2, [r3, #28]
 80014ac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80014b0:	61da      	str	r2, [r3, #28]
    TIM1->CCMR2 |= TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_1; // positiv PWM
 80014b2:	69da      	ldr	r2, [r3, #28]
 80014b4:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80014b8:	61da      	str	r2, [r3, #28]

	/* Enable channel outputs */
	TIM1->CCER |= TIM_CCER_CC3E | TIM_CCER_CC3NE; // enable PWM complementary out
 80014ba:	6a1a      	ldr	r2, [r3, #32]
 80014bc:	f442 62a0 	orr.w	r2, r2, #1280	; 0x500
 80014c0:	621a      	str	r2, [r3, #32]

	SetNormalSignal(); // NORMAL or INVERSE
 80014c2:	f7ff ffc7 	bl	8001454 <SetNormalSignal>
	Idle_SET(); // se idle state /* output idle state HIGHT */
 80014c6:	f7ff ffd1 	bl	800146c <Idle_SET>
	Set50HzDeadTimeNS(); // 1976 ns

	//ch50HZ_OUTEN(); // OUTPUT ENABLE
	//ch50HZ_START(); // start CNT

}
 80014ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Set50HzDeadTimeNS(); // 1976 ns
 80014ce:	f7ff bfa1 	b.w	8001414 <Set50HzDeadTimeNS>
 80014d2:	bf00      	nop
 80014d4:	40012c00 	.word	0x40012c00

080014d8 <PWM_50Hz_START>:
////////////////////// INIT GENERATOR 50Hz - END //////////////////////


////////////////////// CONTROL 50Hz - BEGIN //////////////////////
void PWM_50Hz_START(void)
{
 80014d8:	b508      	push	{r3, lr}
	//TIM1->CNT = 0;
	TIM1->CCR3=500;
 80014da:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80014de:	490d      	ldr	r1, [pc, #52]	; (8001514 <PWM_50Hz_START+0x3c>)
 80014e0:	63cb      	str	r3, [r1, #60]	; 0x3c
	/* Enable channel outputs */
		TIM1->CCER |= TIM_CCER_CC3E | TIM_CCER_CC3NE; // enable PWM complementary out
 80014e2:	6a0b      	ldr	r3, [r1, #32]
 80014e4:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 80014e8:	620b      	str	r3, [r1, #32]

		SetNormalSignal(); // NORMAL or INVERSE
 80014ea:	f7ff ffb3 	bl	8001454 <SetNormalSignal>
		Idle_SET(); // se idle state /* output idle state HIGHT */
 80014ee:	f7ff ffbd 	bl	800146c <Idle_SET>

		Set50HzDeadTimeNS(); // 1976 ns
 80014f2:	f7ff ff8f 	bl	8001414 <Set50HzDeadTimeNS>

	TIM1->DIER |= TIM_DIER_UIE;
 80014f6:	68cb      	ldr	r3, [r1, #12]
 80014f8:	f043 0301 	orr.w	r3, r3, #1
 80014fc:	60cb      	str	r3, [r1, #12]
	TIM1->CR1 |= TIM_CR1_CEN;
 80014fe:	680b      	ldr	r3, [r1, #0]
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	600b      	str	r3, [r1, #0]

	ResetV_data();
 8001506:	f7ff f9df 	bl	80008c8 <ResetV_data>
	UpdateAmplitudeByV();
}
 800150a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	UpdateAmplitudeByV();
 800150e:	f7ff bb87 	b.w	8000c20 <UpdateAmplitudeByV>
 8001512:	bf00      	nop
 8001514:	40012c00 	.word	0x40012c00

08001518 <PWM_50Hz_STOP>:

void PWM_50Hz_STOP(void)
{
	//TIM1->CNT = 0;
	TIM1->SR&=~TIM_SR_UIF; // clear update flag
 8001518:	4b10      	ldr	r3, [pc, #64]	; (800155c <PWM_50Hz_STOP+0x44>)
 800151a:	691a      	ldr	r2, [r3, #16]
 800151c:	f022 0201 	bic.w	r2, r2, #1
 8001520:	611a      	str	r2, [r3, #16]

	TIM1->DIER &= ~TIM_DIER_UIE; // stop interrupt
 8001522:	68da      	ldr	r2, [r3, #12]
 8001524:	f022 0201 	bic.w	r2, r2, #1
 8001528:	60da      	str	r2, [r3, #12]
	TIM1->CR1 &= (uint16_t)~TIM_CR1_CEN; // stop cnt
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	f022 0201 	bic.w	r2, r2, #1
 8001530:	0412      	lsls	r2, r2, #16
 8001532:	0c12      	lsrs	r2, r2, #16
 8001534:	601a      	str	r2, [r3, #0]

	//TIM1->CR1 &= ~TIM_CR1_CKD; // off dead time
	//TIM1->BDTR &= ~TIM_BDTR_DTG;

	TIM1->CR2 |= TIM_CR2_OIS3N; // revert level
 8001536:	685a      	ldr	r2, [r3, #4]
 8001538:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800153c:	605a      	str	r2, [r3, #4]
	TIM1->CR2 &= ~TIM_CR2_OIS3;
 800153e:	685a      	ldr	r2, [r3, #4]
 8001540:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001544:	605a      	str	r2, [r3, #4]

	TIM1->CCER |= TIM_CCER_CC3P; // active high level: 0 - high, 1 - low
 8001546:	6a1a      	ldr	r2, [r3, #32]
 8001548:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800154c:	621a      	str	r2, [r3, #32]
	TIM1->CCER &= ~TIM_CCER_CC3NP; // active high level: 0 - high, 1 - low
 800154e:	6a1a      	ldr	r2, [r3, #32]
 8001550:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001554:	621a      	str	r2, [r3, #32]

	TIM1->CCR3=0;
 8001556:	2200      	movs	r2, #0
 8001558:	63da      	str	r2, [r3, #60]	; 0x3c
 800155a:	4770      	bx	lr
 800155c:	40012c00 	.word	0x40012c00

08001560 <PWM_50Hz_OUTEN>:

}

void PWM_50Hz_OUTEN(void)
{
	TIM1->BDTR |= TIM_BDTR_MOE | TIM_BDTR_AOE; // enable generation output
 8001560:	4a02      	ldr	r2, [pc, #8]	; (800156c <PWM_50Hz_OUTEN+0xc>)
 8001562:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8001564:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001568:	6453      	str	r3, [r2, #68]	; 0x44
 800156a:	4770      	bx	lr
 800156c:	40012c00 	.word	0x40012c00

08001570 <PWM_50Hz_OUTDIS>:
	//HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3);
}

void PWM_50Hz_OUTDIS(void)
{
    TIM1->BDTR &= ~TIM_BDTR_MOE;
 8001570:	4b04      	ldr	r3, [pc, #16]	; (8001584 <PWM_50Hz_OUTDIS+0x14>)
 8001572:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001574:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001578:	645a      	str	r2, [r3, #68]	; 0x44
    TIM1->BDTR &= ~TIM_BDTR_AOE;
 800157a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800157c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001580:	645a      	str	r2, [r3, #68]	; 0x44
 8001582:	4770      	bx	lr
 8001584:	40012c00 	.word	0x40012c00

08001588 <PWM_50Hz_ON>:
    //HAL_TIM_PWM_Stop(&htim1,TIM_CHANNEL_3);
}

void PWM_50Hz_ON(void){
 8001588:	b508      	push	{r3, lr}
	PWM_50Hz_OUTEN(); // OUTPUT ENABLE
 800158a:	f7ff ffe9 	bl	8001560 <PWM_50Hz_OUTEN>
	PWM_50Hz_START(); // start CNT
}
 800158e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	PWM_50Hz_START(); // start CNT
 8001592:	f7ff bfa1 	b.w	80014d8 <PWM_50Hz_START>

08001596 <PWM_50Hz_OFF>:

void PWM_50Hz_OFF(void){
 8001596:	b508      	push	{r3, lr}
	PWM_50Hz_OUTDIS(); // OUTPUT ENABLE
 8001598:	f7ff ffea 	bl	8001570 <PWM_50Hz_OUTDIS>
	PWM_50Hz_STOP(); // start CNT
}
 800159c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	PWM_50Hz_STOP(); // start CNT
 80015a0:	f7ff bfba 	b.w	8001518 <PWM_50Hz_STOP>

080015a4 <PWM_Sinus_START>:


////////////////////// INIT GENERATOR PWM LOW - BEGIN //////////////////////
void PWM_Sinus_START(void)
{
	sin_step=0;
 80015a4:	2200      	movs	r2, #0
 80015a6:	4b07      	ldr	r3, [pc, #28]	; (80015c4 <PWM_Sinus_START+0x20>)
 80015a8:	801a      	strh	r2, [r3, #0]
	//TIM1->CNT = 0;
	TIM3->CCR1=0;
 80015aa:	4b07      	ldr	r3, [pc, #28]	; (80015c8 <PWM_Sinus_START+0x24>)
 80015ac:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2=0;
 80015ae:	639a      	str	r2, [r3, #56]	; 0x38
	//TIM3->CCER |= TIM_CCER_CC1P;

	//TIM3->CCER |= TIM_CCER_CC2E; // enable PWM complementary out to PA9
	//TIM3->CCER |= TIM_CCER_CC2P;

	TIM3->DIER |= TIM_DIER_UIE;
 80015b0:	68da      	ldr	r2, [r3, #12]
 80015b2:	f042 0201 	orr.w	r2, r2, #1
 80015b6:	60da      	str	r2, [r3, #12]
	TIM3->CR1 |= TIM_CR1_CEN;
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	f042 0201 	orr.w	r2, r2, #1
 80015be:	601a      	str	r2, [r3, #0]

	ResetAmplitude();
 80015c0:	f000 b8e2 	b.w	8001788 <ResetAmplitude>
 80015c4:	20000422 	.word	0x20000422
 80015c8:	40000400 	.word	0x40000400

080015cc <PWM_Sinus_STOP>:
}

void PWM_Sinus_STOP(void)
{
	//TIM1->CNT = 0;
	TIM3->SR&=~TIM_SR_UIF; // clear update flag
 80015cc:	4b09      	ldr	r3, [pc, #36]	; (80015f4 <PWM_Sinus_STOP+0x28>)
 80015ce:	691a      	ldr	r2, [r3, #16]
 80015d0:	f022 0201 	bic.w	r2, r2, #1
 80015d4:	611a      	str	r2, [r3, #16]

	TIM3->DIER &= ~TIM_DIER_UIE; // stop interrupt
 80015d6:	68da      	ldr	r2, [r3, #12]
 80015d8:	f022 0201 	bic.w	r2, r2, #1
 80015dc:	60da      	str	r2, [r3, #12]
	TIM3->CR1 &= (uint16_t)~TIM_CR1_CEN; // stop cnt
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	f022 0201 	bic.w	r2, r2, #1
 80015e4:	0412      	lsls	r2, r2, #16
 80015e6:	0c12      	lsrs	r2, r2, #16
 80015e8:	601a      	str	r2, [r3, #0]

	TIM3->CCR1=0;
 80015ea:	2200      	movs	r2, #0
 80015ec:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2=0;
 80015ee:	639a      	str	r2, [r3, #56]	; 0x38
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	40000400 	.word	0x40000400

080015f8 <PWM_Sinus_OUTEN>:
}

void PWM_Sinus_OUTEN(void)
{
	TIM3->BDTR |= TIM_BDTR_MOE | TIM_BDTR_AOE; // enable generation output
 80015f8:	4a02      	ldr	r2, [pc, #8]	; (8001604 <PWM_Sinus_OUTEN+0xc>)
 80015fa:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80015fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001600:	6453      	str	r3, [r2, #68]	; 0x44
 8001602:	4770      	bx	lr
 8001604:	40000400 	.word	0x40000400

08001608 <PWM_Sinus_OUTDIS>:
	//HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
}

void PWM_Sinus_OUTDIS(void)
{
    TIM3->BDTR &= ~TIM_BDTR_MOE;
 8001608:	4b04      	ldr	r3, [pc, #16]	; (800161c <PWM_Sinus_OUTDIS+0x14>)
 800160a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800160c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001610:	645a      	str	r2, [r3, #68]	; 0x44
    TIM3->BDTR &= ~TIM_BDTR_AOE;
 8001612:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001614:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001618:	645a      	str	r2, [r3, #68]	; 0x44
 800161a:	4770      	bx	lr
 800161c:	40000400 	.word	0x40000400

08001620 <PWM_Sinus_ON>:

    //HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_1);
    //HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_2);
}

void PWM_Sinus_ON(void) {
 8001620:	b508      	push	{r3, lr}
	PWM_Sinus_OUTEN(); // OUTPUT ENABLE
 8001622:	f7ff ffe9 	bl	80015f8 <PWM_Sinus_OUTEN>
	PWM_Sinus_START(); // start CNT
}
 8001626:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	PWM_Sinus_START(); // start CNT
 800162a:	f7ff bfbb 	b.w	80015a4 <PWM_Sinus_START>

0800162e <PWM_Sinus_OFF>:

void PWM_Sinus_OFF(void){
 800162e:	b508      	push	{r3, lr}
	PWM_Sinus_OUTDIS(); // OUTPUT ENABLE
 8001630:	f7ff ffea 	bl	8001608 <PWM_Sinus_OUTDIS>
	PWM_Sinus_STOP(); // start CNT
}
 8001634:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	PWM_Sinus_STOP(); // start CNT
 8001638:	f7ff bfc8 	b.w	80015cc <PWM_Sinus_STOP>

0800163c <PWM_Sinus_Init>:

	//GPIOA->CRL	&= ~GPIO_CRL_MODE1;
	//GPIOA->CRL	|= GPIO_CRL_MODE1; // gpio speed 50 MHz

	/*************************** Config PWM channel ***********************************/
		TIM3->PSC = SinResPSC; // div for clock: F = SYSCLK / [PSC + 1]
 800163c:	2200      	movs	r2, #0
		TIM3->ARR = 1000-1; // count to 1000
 800163e:	f240 31e7 	movw	r1, #999	; 0x3e7
		TIM3->PSC = SinResPSC; // div for clock: F = SYSCLK / [PSC + 1]
 8001642:	4b19      	ldr	r3, [pc, #100]	; (80016a8 <PWM_Sinus_Init+0x6c>)
 8001644:	629a      	str	r2, [r3, #40]	; 0x28
		TIM3->ARR = 1000-1; // count to 1000
 8001646:	62d9      	str	r1, [r3, #44]	; 0x2c
		TIM3->CCR1 = 0; // duty cycle 0%
 8001648:	635a      	str	r2, [r3, #52]	; 0x34
		TIM3->CCR2 = 0; // duty cycle 0%
 800164a:	639a      	str	r2, [r3, #56]	; 0x38

			TIM3->CCER |= TIM_CCER_CC1E; // enable PWM out to PA8
 800164c:	6a1a      	ldr	r2, [r3, #32]
 800164e:	f042 0201 	orr.w	r2, r2, #1
 8001652:	621a      	str	r2, [r3, #32]
			//TIM3->CCER &= ~TIM_CCER_CC1P; // active high level: 0 - high, 1 - low
			TIM3->CCER |= TIM_CCER_CC1P;
 8001654:	6a1a      	ldr	r2, [r3, #32]
 8001656:	f042 0202 	orr.w	r2, r2, #2
 800165a:	621a      	str	r2, [r3, #32]

			TIM3->CCER |= TIM_CCER_CC2E; // enable PWM complementary out to PA9
 800165c:	6a1a      	ldr	r2, [r3, #32]
 800165e:	f042 0210 	orr.w	r2, r2, #16
 8001662:	621a      	str	r2, [r3, #32]
			//TIM3->CCER &= ~TIM_CCER_CC2P; // active high level: 0 - high, 1 - low
			TIM3->CCER |= TIM_CCER_CC2P;
 8001664:	6a1a      	ldr	r2, [r3, #32]
 8001666:	f042 0220 	orr.w	r2, r2, #32
 800166a:	621a      	str	r2, [r3, #32]

		// se idle state
		TIM3->CR2 |= TIM_CR2_OIS1;
 800166c:	685a      	ldr	r2, [r3, #4]
 800166e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001672:	605a      	str	r2, [r3, #4]
		TIM3->CR2 |= TIM_CR2_OIS2;
 8001674:	685a      	ldr	r2, [r3, #4]
 8001676:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800167a:	605a      	str	r2, [r3, #4]

		TIM3->CCMR1 &= ~(TIM_CCMR1_OC1M | TIM_CCMR1_OC2M);
 800167c:	699a      	ldr	r2, [r3, #24]
 800167e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8001682:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001686:	619a      	str	r2, [r3, #24]
		TIM3->CCMR1 |= TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 |
 8001688:	699a      	ldr	r2, [r3, #24]
 800168a:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 800168e:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001692:	619a      	str	r2, [r3, #24]
		 TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1; // positiv PWM1_CH1 and PWM1_CH2

		/*******************************************************************************/

		TIM3->CR1 &= ~TIM_CR1_DIR; // count up: 0 - up, 1 - down
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	f022 0210 	bic.w	r2, r2, #16
 800169a:	601a      	str	r2, [r3, #0]
		TIM3->CR1 &= ~TIM_CR1_CMS; // aligned on the front signal: 00 - front; 01, 10, 11 - center
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	40000400 	.word	0x40000400

080016ac <DigiTOS_IWDG_Init>:
	
	/* Check if the system has resumed from IWDG reset */
#if defined(STM32F4xx)
	if (RCC->CSR & RCC_CSR_WDGRSTF) {
#else
	if (RCC->CSR & RCC_CSR_IWDGRSTF) {	
 80016ac:	4a2a      	ldr	r2, [pc, #168]	; (8001758 <DigiTOS_IWDG_Init+0xac>)
uint8_t DigiTOS_IWDG_Init(DigiTOS_IWDG_Timeout_t timeout) {
 80016ae:	4603      	mov	r3, r0
	if (RCC->CSR & RCC_CSR_IWDGRSTF) {	
 80016b0:	6a50      	ldr	r0, [r2, #36]	; 0x24
 80016b2:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
#endif
		/* Reset by IWDG */
		result = 1;
		
		/* Clear reset flags */
		RCC->CSR |= RCC_CSR_RMVF;
 80016b6:	bf1f      	itttt	ne
 80016b8:	6a51      	ldrne	r1, [r2, #36]	; 0x24
		result = 1;
 80016ba:	2001      	movne	r0, #1
		RCC->CSR |= RCC_CSR_RMVF;
 80016bc:	f041 7180 	orrne.w	r1, r1, #16777216	; 0x1000000
 80016c0:	6251      	strne	r1, [r2, #36]	; 0x24
	}

	/* Enable write access to IWDG_PR and IWDG_RLR registers */
	IWDG->KR = 0x5555;
 80016c2:	f245 5155 	movw	r1, #21845	; 0x5555
 80016c6:	4a25      	ldr	r2, [pc, #148]	; (800175c <DigiTOS_IWDG_Init+0xb0>)

	/* Set proper clock depending on timeout user select */
	if (timeout >= DigiTOS_IWDG_Timeout_8s) {
 80016c8:	2b0a      	cmp	r3, #10
	IWDG->KR = 0x5555;
 80016ca:	6011      	str	r1, [r2, #0]
	if (timeout >= DigiTOS_IWDG_Timeout_8s) {
 80016cc:	d925      	bls.n	800171a <DigiTOS_IWDG_Init+0x6e>
		/* IWDG counter clock: LSI/256 = 128Hz */
		IWDG->PR = 0x07;
 80016ce:	2107      	movs	r1, #7
 80016d0:	6051      	str	r1, [r2, #4]
	/* Set counter reload value */
	if (timeout == DigiTOS_IWDG_Timeout_5ms) {
		reload = 5; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_10ms) {
		reload = 10; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_15ms) {
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d02a      	beq.n	800172c <DigiTOS_IWDG_Init+0x80>
		reload = 15; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_30ms) {
 80016d6:	2b03      	cmp	r3, #3
 80016d8:	d02a      	beq.n	8001730 <DigiTOS_IWDG_Init+0x84>
		reload = 31; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_60ms) {
 80016da:	2b04      	cmp	r3, #4
 80016dc:	d02a      	beq.n	8001734 <DigiTOS_IWDG_Init+0x88>
		reload = 61; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_120ms) {
 80016de:	2b05      	cmp	r3, #5
 80016e0:	d02a      	beq.n	8001738 <DigiTOS_IWDG_Init+0x8c>
		reload = 123; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_250ms) {
 80016e2:	2b06      	cmp	r3, #6
 80016e4:	d02a      	beq.n	800173c <DigiTOS_IWDG_Init+0x90>
		reload = 255; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_500ms) {
 80016e6:	2b07      	cmp	r3, #7
 80016e8:	d02a      	beq.n	8001740 <DigiTOS_IWDG_Init+0x94>
		reload = 511; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_1s) {
 80016ea:	2b08      	cmp	r3, #8
 80016ec:	d02e      	beq.n	800174c <DigiTOS_IWDG_Init+0xa0>
		reload = 1023; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_2s) {
 80016ee:	2b09      	cmp	r3, #9
 80016f0:	d02f      	beq.n	8001752 <DigiTOS_IWDG_Init+0xa6>
		reload = 2047; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_4s) {
 80016f2:	2b0a      	cmp	r3, #10
 80016f4:	d027      	beq.n	8001746 <DigiTOS_IWDG_Init+0x9a>
		reload = 4095; /* 1024 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_8s) {
 80016f6:	2b0b      	cmp	r3, #11
 80016f8:	d028      	beq.n	800174c <DigiTOS_IWDG_Init+0xa0>
		reload = 1023; /* 128 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_16s) {
 80016fa:	2b0c      	cmp	r3, #12
 80016fc:	d029      	beq.n	8001752 <DigiTOS_IWDG_Init+0xa6>
		reload = 2047; /* 128 Hz IWDG ticking */
	} else if (timeout == DigiTOS_IWDG_Timeout_32s) {
 80016fe:	2b0d      	cmp	r3, #13
		reload = 4095; /* 128 Hz IWDG ticking */
 8001700:	f640 73ff 	movw	r3, #4095	; 0xfff
 8001704:	bf18      	it	ne
 8001706:	2300      	movne	r3, #0
	}
	
	/* Set reload */
	IWDG->RLR = reload;
 8001708:	4a14      	ldr	r2, [pc, #80]	; (800175c <DigiTOS_IWDG_Init+0xb0>)
 800170a:	6093      	str	r3, [r2, #8]

	/* Reload IWDG counter */
	IWDG->KR = 0xAAAA;
 800170c:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 8001710:	6013      	str	r3, [r2, #0]

	/* Enable IWDG (the LSI oscillator will be enabled by hardware) */
	IWDG->KR = 0xCCCC;
 8001712:	f64c 43cc 	movw	r3, #52428	; 0xcccc
 8001716:	6013      	str	r3, [r2, #0]
	
	/* Return status */
	return result;
}
 8001718:	4770      	bx	lr
		IWDG->PR = 0x03;
 800171a:	2103      	movs	r1, #3
 800171c:	6051      	str	r1, [r2, #4]
	if (timeout == DigiTOS_IWDG_Timeout_5ms) {
 800171e:	b11b      	cbz	r3, 8001728 <DigiTOS_IWDG_Init+0x7c>
	} else if (timeout == DigiTOS_IWDG_Timeout_10ms) {
 8001720:	2b01      	cmp	r3, #1
 8001722:	d1d6      	bne.n	80016d2 <DigiTOS_IWDG_Init+0x26>
		reload = 10; /* 1024 Hz IWDG ticking */
 8001724:	230a      	movs	r3, #10
 8001726:	e7ef      	b.n	8001708 <DigiTOS_IWDG_Init+0x5c>
		reload = 5; /* 1024 Hz IWDG ticking */
 8001728:	2305      	movs	r3, #5
 800172a:	e7ed      	b.n	8001708 <DigiTOS_IWDG_Init+0x5c>
		reload = 15; /* 1024 Hz IWDG ticking */
 800172c:	230f      	movs	r3, #15
 800172e:	e7eb      	b.n	8001708 <DigiTOS_IWDG_Init+0x5c>
		reload = 31; /* 1024 Hz IWDG ticking */
 8001730:	231f      	movs	r3, #31
 8001732:	e7e9      	b.n	8001708 <DigiTOS_IWDG_Init+0x5c>
		reload = 61; /* 1024 Hz IWDG ticking */
 8001734:	233d      	movs	r3, #61	; 0x3d
 8001736:	e7e7      	b.n	8001708 <DigiTOS_IWDG_Init+0x5c>
		reload = 123; /* 1024 Hz IWDG ticking */
 8001738:	237b      	movs	r3, #123	; 0x7b
 800173a:	e7e5      	b.n	8001708 <DigiTOS_IWDG_Init+0x5c>
		reload = 255; /* 1024 Hz IWDG ticking */
 800173c:	23ff      	movs	r3, #255	; 0xff
 800173e:	e7e3      	b.n	8001708 <DigiTOS_IWDG_Init+0x5c>
		reload = 511; /* 1024 Hz IWDG ticking */
 8001740:	f240 13ff 	movw	r3, #511	; 0x1ff
 8001744:	e7e0      	b.n	8001708 <DigiTOS_IWDG_Init+0x5c>
		reload = 4095; /* 1024 Hz IWDG ticking */
 8001746:	f640 73ff 	movw	r3, #4095	; 0xfff
 800174a:	e7dd      	b.n	8001708 <DigiTOS_IWDG_Init+0x5c>
		reload = 1023; /* 1024 Hz IWDG ticking */
 800174c:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8001750:	e7da      	b.n	8001708 <DigiTOS_IWDG_Init+0x5c>
		reload = 2047; /* 1024 Hz IWDG ticking */
 8001752:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001756:	e7d7      	b.n	8001708 <DigiTOS_IWDG_Init+0x5c>
 8001758:	40021000 	.word	0x40021000
 800175c:	40003000 	.word	0x40003000

08001760 <SetSoftstart>:
#include "digiTOS-Sinus.h"

#ifdef AMP_CORRECTION_TYPE_STEP
void SetSoftstart() {
		#ifdef USE_SOFT_START
			Sine_Amplitude_4=SOFT_START_FROM;
 8001760:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8001764:	4a04      	ldr	r2, [pc, #16]	; (8001778 <SetSoftstart+0x18>)
 8001766:	6013      	str	r3, [r2, #0]
			Sine_Amplitude_3=SOFT_START_FROM;
 8001768:	4a04      	ldr	r2, [pc, #16]	; (800177c <SetSoftstart+0x1c>)
 800176a:	6013      	str	r3, [r2, #0]
			Sine_Amplitude_2=SOFT_START_FROM;
 800176c:	4a04      	ldr	r2, [pc, #16]	; (8001780 <SetSoftstart+0x20>)
 800176e:	6013      	str	r3, [r2, #0]
			Sine_Amplitude_1=SOFT_START_FROM;
 8001770:	4a04      	ldr	r2, [pc, #16]	; (8001784 <SetSoftstart+0x24>)
 8001772:	6013      	str	r3, [r2, #0]
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	20000024 	.word	0x20000024
 800177c:	20000020 	.word	0x20000020
 8001780:	2000001c 	.word	0x2000001c
 8001784:	20000018 	.word	0x20000018

08001788 <ResetAmplitude>:
			Sine_Amplitude_1=1;
		#endif
}
#endif

void ResetAmplitude() {
 8001788:	b508      	push	{r3, lr}
		Sine_Amplitude_2=1;
		Sine_Amplitude_1=1;
	#endif

	#ifdef AMP_CORRECTION_TYPE_STEP
		SetSoftstart();
 800178a:	f7ff ffe9 	bl	8001760 <SetSoftstart>
	#endif

	#ifdef AMP_PROTECTION
			AMP_BLOCKED=0;
 800178e:	2300      	movs	r3, #0
 8001790:	4a06      	ldr	r2, [pc, #24]	; (80017ac <ResetAmplitude+0x24>)
 8001792:	6013      	str	r3, [r2, #0]
			AMP_PROTECTION_CNT_BEFORESTART=0;
 8001794:	4a06      	ldr	r2, [pc, #24]	; (80017b0 <ResetAmplitude+0x28>)
 8001796:	6013      	str	r3, [r2, #0]
			AMP_PROTECTION_CNT=0;
 8001798:	4a06      	ldr	r2, [pc, #24]	; (80017b4 <ResetAmplitude+0x2c>)
 800179a:	6013      	str	r3, [r2, #0]
	#endif

	#ifdef VOUT_PROTECTION
		VOUT_PROTECTION_CNT=0;
 800179c:	4a06      	ldr	r2, [pc, #24]	; (80017b8 <ResetAmplitude+0x30>)
 800179e:	6013      	str	r3, [r2, #0]
		VOUT_PROTECTION_CNT_BEFORESTART=0;
 80017a0:	4a06      	ldr	r2, [pc, #24]	; (80017bc <ResetAmplitude+0x34>)
 80017a2:	6013      	str	r3, [r2, #0]
		VOUT_BLOCKED=0;
 80017a4:	4a06      	ldr	r2, [pc, #24]	; (80017c0 <ResetAmplitude+0x38>)
 80017a6:	6013      	str	r3, [r2, #0]
 80017a8:	bd08      	pop	{r3, pc}
 80017aa:	bf00      	nop
 80017ac:	200003c8 	.word	0x200003c8
 80017b0:	200003d0 	.word	0x200003d0
 80017b4:	200003cc 	.word	0x200003cc
 80017b8:	2000040c 	.word	0x2000040c
 80017bc:	20000410 	.word	0x20000410
 80017c0:	20000408 	.word	0x20000408

080017c4 <GetApmlitude>:
		return;
	}
}

float GetApmlitude() {
	if (sin_step>Sin_Amp_ind[2]) {
 80017c4:	4b0c      	ldr	r3, [pc, #48]	; (80017f8 <GetApmlitude+0x34>)
 80017c6:	4a0d      	ldr	r2, [pc, #52]	; (80017fc <GetApmlitude+0x38>)
 80017c8:	8819      	ldrh	r1, [r3, #0]
 80017ca:	6890      	ldr	r0, [r2, #8]
 80017cc:	b289      	uxth	r1, r1
 80017ce:	4281      	cmp	r1, r0
 80017d0:	dd02      	ble.n	80017d8 <GetApmlitude+0x14>
		return Sine_Amplitude_4;
 80017d2:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <GetApmlitude+0x3c>)
		return Sine_Amplitude_3;
	}
	if (sin_step>Sin_Amp_ind[0]) {
		return Sine_Amplitude_2;
	}
	return Sine_Amplitude_1;
 80017d4:	6818      	ldr	r0, [r3, #0]
}
 80017d6:	4770      	bx	lr
	if (sin_step>Sin_Amp_ind[1]) {
 80017d8:	8819      	ldrh	r1, [r3, #0]
 80017da:	6850      	ldr	r0, [r2, #4]
 80017dc:	b289      	uxth	r1, r1
 80017de:	4281      	cmp	r1, r0
 80017e0:	dd01      	ble.n	80017e6 <GetApmlitude+0x22>
		return Sine_Amplitude_3;
 80017e2:	4b08      	ldr	r3, [pc, #32]	; (8001804 <GetApmlitude+0x40>)
 80017e4:	e7f6      	b.n	80017d4 <GetApmlitude+0x10>
	if (sin_step>Sin_Amp_ind[0]) {
 80017e6:	881b      	ldrh	r3, [r3, #0]
 80017e8:	6812      	ldr	r2, [r2, #0]
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	4293      	cmp	r3, r2
		return Sine_Amplitude_2;
 80017ee:	bfcc      	ite	gt
 80017f0:	4b05      	ldrgt	r3, [pc, #20]	; (8001808 <GetApmlitude+0x44>)
	return Sine_Amplitude_1;
 80017f2:	4b06      	ldrle	r3, [pc, #24]	; (800180c <GetApmlitude+0x48>)
 80017f4:	e7ee      	b.n	80017d4 <GetApmlitude+0x10>
 80017f6:	bf00      	nop
 80017f8:	20000422 	.word	0x20000422
 80017fc:	20000008 	.word	0x20000008
 8001800:	20000024 	.word	0x20000024
 8001804:	20000020 	.word	0x20000020
 8001808:	2000001c 	.word	0x2000001c
 800180c:	20000018 	.word	0x20000018

08001810 <GetSinus>:

uint16_t GetSinus() {
	if (sin_step >= SinRes) {
 8001810:	4a14      	ldr	r2, [pc, #80]	; (8001864 <GetSinus+0x54>)
uint16_t GetSinus() {
 8001812:	b538      	push	{r3, r4, r5, lr}
	if (sin_step >= SinRes) {
 8001814:	8813      	ldrh	r3, [r2, #0]
 8001816:	b29b      	uxth	r3, r3
 8001818:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 800181c:	d21f      	bcs.n	800185e <GetSinus+0x4e>
		//sin_step = 0;
		return 0;
	}
	uint16_t fSinusData=sin_data[sin_step];
 800181e:	8813      	ldrh	r3, [r2, #0]
 8001820:	4a11      	ldr	r2, [pc, #68]	; (8001868 <GetSinus+0x58>)
 8001822:	b29b      	uxth	r3, r3
 8001824:	f832 4013 	ldrh.w	r4, [r2, r3, lsl #1]
	float curAmplitude=GetApmlitude();
 8001828:	f7ff ffcc 	bl	80017c4 <GetApmlitude>
	if (curAmplitude!=1) {
 800182c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
	uint16_t fSinusData=sin_data[sin_step];
 8001830:	b2a4      	uxth	r4, r4
	float curAmplitude=GetApmlitude();
 8001832:	4605      	mov	r5, r0
	if (curAmplitude!=1) {
 8001834:	f7fe ff38 	bl	80006a8 <__aeabi_fcmpeq>
 8001838:	b940      	cbnz	r0, 800184c <GetSinus+0x3c>
		fSinusData=(uint16_t) (curAmplitude*fSinusData);
 800183a:	4620      	mov	r0, r4
 800183c:	f7fe fd4c 	bl	80002d8 <__aeabi_i2f>
 8001840:	4629      	mov	r1, r5
 8001842:	f7fe fd9d 	bl	8000380 <__aeabi_fmul>
 8001846:	f7fe ff61 	bl	800070c <__aeabi_f2uiz>
 800184a:	b284      	uxth	r4, r0
 800184c:	f240 30ca 	movw	r0, #970	; 0x3ca
 8001850:	42a0      	cmp	r0, r4
 8001852:	bf28      	it	cs
 8001854:	4620      	movcs	r0, r4
 8001856:	281e      	cmp	r0, #30
 8001858:	bf38      	it	cc
 800185a:	201e      	movcc	r0, #30
 800185c:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
 800185e:	2000      	movs	r0, #0
	}
	if (fSinusData>=MaxSinusData) {
		return MaxSinusData;
	}
	return fSinusData;
}
 8001860:	bd38      	pop	{r3, r4, r5, pc}
 8001862:	bf00      	nop
 8001864:	20000422 	.word	0x20000422
 8001868:	20000060 	.word	0x20000060

0800186c <EE_Format>:

//##########################################################################################################
//##########################################################################################################
//##########################################################################################################
bool	EE_Format(void)
{
 800186c:	b510      	push	{r4, lr}
 800186e:	b086      	sub	sp, #24
	uint32_t	error;
	HAL_FLASH_Unlock();
 8001870:	f001 ffa0 	bl	80037b4 <HAL_FLASH_Unlock>
	FLASH_EraseInitTypeDef	flashErase;
	flashErase.NbPages=1;
 8001874:	2301      	movs	r3, #1
	//flashErase.Banks = FLASH_BANK_1;
	flashErase.PageAddress = _EEPROM_FLASH_PAGE_ADDRESS;
	flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8001876:	2400      	movs	r4, #0
	flashErase.NbPages=1;
 8001878:	9305      	str	r3, [sp, #20]
	flashErase.PageAddress = _EEPROM_FLASH_PAGE_ADDRESS;
 800187a:	4b0a      	ldr	r3, [pc, #40]	; (80018a4 <EE_Format+0x38>)
	if(HAL_FLASHEx_Erase(&flashErase,&error)==HAL_OK)
 800187c:	a901      	add	r1, sp, #4
 800187e:	a802      	add	r0, sp, #8
	flashErase.PageAddress = _EEPROM_FLASH_PAGE_ADDRESS;
 8001880:	9304      	str	r3, [sp, #16]
	flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8001882:	9402      	str	r4, [sp, #8]
	if(HAL_FLASHEx_Erase(&flashErase,&error)==HAL_OK)
 8001884:	f002 f860 	bl	8003948 <HAL_FLASHEx_Erase>
 8001888:	b938      	cbnz	r0, 800189a <EE_Format+0x2e>
	{
		HAL_FLASH_Lock();
 800188a:	f001 ffa5 	bl	80037d8 <HAL_FLASH_Lock>
		if(error != 0xFFFFFFFF)
 800188e:	9801      	ldr	r0, [sp, #4]
 8001890:	1c43      	adds	r3, r0, #1
 8001892:	4258      	negs	r0, r3
 8001894:	4158      	adcs	r0, r3
		else
			return true;	
	}
	HAL_FLASH_Lock();
	return false;	
}
 8001896:	b006      	add	sp, #24
 8001898:	bd10      	pop	{r4, pc}
	HAL_FLASH_Lock();
 800189a:	f001 ff9d 	bl	80037d8 <HAL_FLASH_Lock>
	return false;	
 800189e:	4620      	mov	r0, r4
 80018a0:	e7f9      	b.n	8001896 <EE_Format+0x2a>
 80018a2:	bf00      	nop
 80018a4:	0800fc00 	.word	0x0800fc00

080018a8 <EE_Read>:
//##########################################################################################################
bool EE_Read(uint16_t VirtualAddress, uint32_t* Data)
{
	if(VirtualAddress >=	(_EEPROM_SIZE))
 80018a8:	2809      	cmp	r0, #9
		return false;
	*Data =  (*(__IO uint32_t*)((VirtualAddress*4)+_EEPROM_FLASH_PAGE_ADDRESS));
 80018aa:	bf9f      	itttt	ls
 80018ac:	0080      	lslls	r0, r0, #2
 80018ae:	f100 6000 	addls.w	r0, r0, #134217728	; 0x8000000
 80018b2:	f500 407c 	addls.w	r0, r0, #64512	; 0xfc00
 80018b6:	6803      	ldrls	r3, [r0, #0]
	return true;
 80018b8:	bf9a      	itte	ls
 80018ba:	2001      	movls	r0, #1
	*Data =  (*(__IO uint32_t*)((VirtualAddress*4)+_EEPROM_FLASH_PAGE_ADDRESS));
 80018bc:	600b      	strls	r3, [r1, #0]
		return false;
 80018be:	2000      	movhi	r0, #0
}
 80018c0:	4770      	bx	lr

080018c2 <EE_Reads>:

}
//##########################################################################################################
bool EE_Reads(uint16_t StartVirtualAddress,uint16_t HowMuchToRead,uint32_t* Data)
{
	if((StartVirtualAddress+HowMuchToRead) >	(_EEPROM_SIZE))
 80018c2:	4401      	add	r1, r0
 80018c4:	290a      	cmp	r1, #10
 80018c6:	dd0b      	ble.n	80018e0 <EE_Reads+0x1e>
		return false;
 80018c8:	2000      	movs	r0, #0
	{
		*Data =  (*(__IO uint32_t*)((i*4)+_EEPROM_FLASH_PAGE_ADDRESS));
		Data++;
	}
	return true;
}
 80018ca:	4770      	bx	lr
		*Data =  (*(__IO uint32_t*)((i*4)+_EEPROM_FLASH_PAGE_ADDRESS));
 80018cc:	0083      	lsls	r3, r0, #2
 80018ce:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80018d2:	f503 437c 	add.w	r3, r3, #64512	; 0xfc00
 80018d6:	681b      	ldr	r3, [r3, #0]
	for(uint16_t	i=StartVirtualAddress ; i<HowMuchToRead+StartVirtualAddress ; i++)
 80018d8:	3001      	adds	r0, #1
		*Data =  (*(__IO uint32_t*)((i*4)+_EEPROM_FLASH_PAGE_ADDRESS));
 80018da:	f842 3b04 	str.w	r3, [r2], #4
	for(uint16_t	i=StartVirtualAddress ; i<HowMuchToRead+StartVirtualAddress ; i++)
 80018de:	b280      	uxth	r0, r0
 80018e0:	4281      	cmp	r1, r0
 80018e2:	dcf3      	bgt.n	80018cc <EE_Reads+0xa>
	return true;
 80018e4:	2001      	movs	r0, #1
 80018e6:	4770      	bx	lr

080018e8 <EE_Write>:
	if(VirtualAddress >=	(_EEPROM_SIZE))
 80018e8:	2809      	cmp	r0, #9
{
 80018ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018ee:	4605      	mov	r5, r0
 80018f0:	460f      	mov	r7, r1
	if(VirtualAddress >=	(_EEPROM_SIZE))
 80018f2:	d819      	bhi.n	8001928 <EE_Write+0x40>
	if((*(__IO uint32_t*)((VirtualAddress*4)+_EEPROM_FLASH_PAGE_ADDRESS)) != 0xFFFFFFFF)
 80018f4:	0084      	lsls	r4, r0, #2
 80018f6:	f104 6400 	add.w	r4, r4, #134217728	; 0x8000000
 80018fa:	f504 447c 	add.w	r4, r4, #64512	; 0xfc00
 80018fe:	6823      	ldr	r3, [r4, #0]
 8001900:	3301      	adds	r3, #1
 8001902:	d108      	bne.n	8001916 <EE_Write+0x2e>
	HAL_FLASH_Unlock();
 8001904:	f001 ff56 	bl	80037b4 <HAL_FLASH_Unlock>
	if(Data!=0xFFFFFFFF)
 8001908:	1c7b      	adds	r3, r7, #1
 800190a:	d129      	bne.n	8001960 <EE_Write+0x78>
			HAL_FLASH_Lock();
 800190c:	f001 ff64 	bl	80037d8 <HAL_FLASH_Lock>
			return true;
 8001910:	2001      	movs	r0, #1
 8001912:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if( EE_Reads(0,(_EEPROM_SIZE),EEPROMPageBackup)==false)
 8001916:	4e17      	ldr	r6, [pc, #92]	; (8001974 <EE_Write+0x8c>)
 8001918:	210a      	movs	r1, #10
 800191a:	4632      	mov	r2, r6
 800191c:	2000      	movs	r0, #0
 800191e:	f7ff ffd0 	bl	80018c2 <EE_Reads>
 8001922:	b920      	cbnz	r0, 800192e <EE_Write+0x46>
			HAL_FLASH_Lock();
 8001924:	f001 ff58 	bl	80037d8 <HAL_FLASH_Lock>
		return false;
 8001928:	2000      	movs	r0, #0
}
 800192a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		EEPROMPageBackup[VirtualAddress]=Data;
 800192e:	f846 7025 	str.w	r7, [r6, r5, lsl #2]
		EE_Format();
 8001932:	f7ff ff9b 	bl	800186c <EE_Format>
		HAL_FLASH_Unlock();
 8001936:	f001 ff3d 	bl	80037b4 <HAL_FLASH_Unlock>
 800193a:	4d0f      	ldr	r5, [pc, #60]	; (8001978 <EE_Write+0x90>)
		for(uint16_t	i=0 ; i<_EEPROM_SIZE ; i++)
 800193c:	f8df 803c 	ldr.w	r8, [pc, #60]	; 800197c <EE_Write+0x94>
      if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,(i*4)+_EEPROM_FLASH_PAGE_ADDRESS,(uint64_t)EEPROMPageBackup[i])!=HAL_OK)
 8001940:	f105 4378 	add.w	r3, r5, #4160749568	; 0xf8000000
 8001944:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8001948:	58f2      	ldr	r2, [r6, r3]
 800194a:	4629      	mov	r1, r5
 800194c:	2300      	movs	r3, #0
 800194e:	2002      	movs	r0, #2
 8001950:	f001 ff76 	bl	8003840 <HAL_FLASH_Program>
 8001954:	2800      	cmp	r0, #0
 8001956:	d1e5      	bne.n	8001924 <EE_Write+0x3c>
 8001958:	3504      	adds	r5, #4
		for(uint16_t	i=0 ; i<_EEPROM_SIZE ; i++)
 800195a:	4545      	cmp	r5, r8
 800195c:	d1f0      	bne.n	8001940 <EE_Write+0x58>
 800195e:	e7d1      	b.n	8001904 <EE_Write+0x1c>
		if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,(VirtualAddress*4)+_EEPROM_FLASH_PAGE_ADDRESS,(uint64_t)Data)==HAL_OK)
 8001960:	463a      	mov	r2, r7
 8001962:	2300      	movs	r3, #0
 8001964:	4621      	mov	r1, r4
 8001966:	2002      	movs	r0, #2
 8001968:	f001 ff6a 	bl	8003840 <HAL_FLASH_Program>
 800196c:	2800      	cmp	r0, #0
 800196e:	d1d9      	bne.n	8001924 <EE_Write+0x3c>
 8001970:	e7cc      	b.n	800190c <EE_Write+0x24>
 8001972:	bf00      	nop
 8001974:	20000640 	.word	0x20000640
 8001978:	0800fc00 	.word	0x0800fc00
 800197c:	0800fc28 	.word	0x0800fc28

08001980 <buttonInit>:
			GPIO_InitStruct.Pull = GPIO_PULLDOWN;
		}	
		HAL_GPIO_Init(GPIO_Port, &GPIO_InitStruct);
	#endif
	
	button_struct->GPIO_Pin = GPIO_Pin;
 8001980:	6002      	str	r2, [r0, #0]
	button_struct->GPIO_Port = GPIO_Port;
	button_struct->debounce_time = debounce_time;
 8001982:	9a00      	ldr	r2, [sp, #0]
	button_struct->long_press_time = long_press_time;
	button_struct->active_state = active_state;
 8001984:	7203      	strb	r3, [r0, #8]
	button_struct->debounce_time = debounce_time;
 8001986:	60c2      	str	r2, [r0, #12]
	button_struct->long_press_time = long_press_time;
 8001988:	9a01      	ldr	r2, [sp, #4]
	
	button_struct->short_press_handled = 0;
 800198a:	2300      	movs	r3, #0
	button_struct->long_press_time = long_press_time;
 800198c:	6102      	str	r2, [r0, #16]
	button_struct->long_press_handled = 0;
	button_struct->_on_press_time = 0;
	button_struct->_previous_state = button_off;
 800198e:	2201      	movs	r2, #1
	button_struct->GPIO_Port = GPIO_Port;
 8001990:	6041      	str	r1, [r0, #4]
	button_struct->short_press_handled = 0;
 8001992:	7503      	strb	r3, [r0, #20]
	button_struct->long_press_handled = 0;
 8001994:	7543      	strb	r3, [r0, #21]
	button_struct->_on_press_time = 0;
 8001996:	6183      	str	r3, [r0, #24]
	button_struct->_previous_state = button_off;
 8001998:	75c2      	strb	r2, [r0, #23]
	button_struct->_state_changed = 0;
 800199a:	7583      	strb	r3, [r0, #22]
	button_struct->_state = noEvent;
 800199c:	7243      	strb	r3, [r0, #9]
 800199e:	4770      	bx	lr

080019a0 <_button_state>:
/*	PRIVATE FUNCTIONS */
/**********************************************************/
/* Low level GPIO read routine.
button_on - button is currently read as pressed
*/
_phy_state_t _button_state(button_struct_t *button_struct){
 80019a0:	b510      	push	{r4, lr}
 80019a2:	4604      	mov	r4, r0
	if(HAL_GPIO_ReadPin(button_struct->GPIO_Port, button_struct->GPIO_Pin) == button_struct->active_state){
 80019a4:	8801      	ldrh	r1, [r0, #0]
 80019a6:	6840      	ldr	r0, [r0, #4]
 80019a8:	f002 f9e2 	bl	8003d70 <HAL_GPIO_ReadPin>
 80019ac:	7a23      	ldrb	r3, [r4, #8]
		return button_on;
	}
	else{
		return button_off;
	}
}
 80019ae:	1a18      	subs	r0, r3, r0
 80019b0:	bf18      	it	ne
 80019b2:	2001      	movne	r0, #1
 80019b4:	bd10      	pop	{r4, pc}

080019b6 <buttonUpdate>:
button_state_t buttonUpdate(button_struct_t *button_struct){
 80019b6:	b570      	push	{r4, r5, r6, lr}
 80019b8:	4604      	mov	r4, r0
	_phy_state_t state = _button_state(button_struct);	// get button state
 80019ba:	f7ff fff1 	bl	80019a0 <_button_state>
	if(state != button_struct->_previous_state){	// state is	different
 80019be:	7de6      	ldrb	r6, [r4, #23]
	_phy_state_t state = _button_state(button_struct);	// get button state
 80019c0:	4605      	mov	r5, r0
	if(state != button_struct->_previous_state){	// state is	different
 80019c2:	4286      	cmp	r6, r0
 80019c4:	d01a      	beq.n	80019fc <buttonUpdate+0x46>
		if(state == button_on){	
 80019c6:	b938      	cbnz	r0, 80019d8 <buttonUpdate+0x22>
			button_struct->_on_press_time = HAL_GetTick(); // get current time
 80019c8:	f001 f872 	bl	8002ab0 <HAL_GetTick>
			button_struct->_state_changed = 1;	// state is changed
 80019cc:	2301      	movs	r3, #1
			button_struct->_on_press_time = HAL_GetTick(); // get current time
 80019ce:	61a0      	str	r0, [r4, #24]
			button_struct->_state_changed = 1;	// state is changed
 80019d0:	75a3      	strb	r3, [r4, #22]
			button_struct->_previous_state = button_on;
 80019d2:	75e5      	strb	r5, [r4, #23]
			return_status = noEvent;
 80019d4:	2000      	movs	r0, #0
 80019d6:	bd70      	pop	{r4, r5, r6, pc}
			if(HAL_GetTick() >= (button_struct->_on_press_time + button_struct->debounce_time)){	
 80019d8:	f001 f86a 	bl	8002ab0 <HAL_GetTick>
 80019dc:	69a3      	ldr	r3, [r4, #24]
 80019de:	68e2      	ldr	r2, [r4, #12]
 80019e0:	4413      	add	r3, r2
 80019e2:	4298      	cmp	r0, r3
				button_struct->_state = isReleased;
 80019e4:	bf28      	it	cs
 80019e6:	2304      	movcs	r3, #4
 80019e8:	f04f 0001 	mov.w	r0, #1
 80019ec:	bf22      	ittt	cs
 80019ee:	7263      	strbcs	r3, [r4, #9]
				button_struct->_previous_state = button_off;
 80019f0:	75e0      	strbcs	r0, [r4, #23]
				return_status = button_struct->_state;
 80019f2:	4618      	movcs	r0, r3
			button_struct->long_press_handled = 0;
 80019f4:	2300      	movs	r3, #0
 80019f6:	7563      	strb	r3, [r4, #21]
			button_struct->short_press_handled = 0;
 80019f8:	7523      	strb	r3, [r4, #20]
 80019fa:	bd70      	pop	{r4, r5, r6, pc}
		if(state == button_on){	// state = button_on, prevous state = button_on
 80019fc:	2e00      	cmp	r6, #0
 80019fe:	d1e9      	bne.n	80019d4 <buttonUpdate+0x1e>
			if(HAL_GetTick() >= (button_struct->_on_press_time + button_struct->long_press_time)){	
 8001a00:	f001 f856 	bl	8002ab0 <HAL_GetTick>
 8001a04:	69a3      	ldr	r3, [r4, #24]
 8001a06:	6922      	ldr	r2, [r4, #16]
 8001a08:	4413      	add	r3, r2
 8001a0a:	4298      	cmp	r0, r3
 8001a0c:	d308      	bcc.n	8001a20 <buttonUpdate+0x6a>
				if(button_struct->long_press_handled == 1){	//was button handled yet?
 8001a0e:	7d63      	ldrb	r3, [r4, #21]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d102      	bne.n	8001a1a <buttonUpdate+0x64>
						button_struct->_state = noEvent;
 8001a14:	7266      	strb	r6, [r4, #9]
					return_status = button_struct->_state;
 8001a16:	7a60      	ldrb	r0, [r4, #9]
}
 8001a18:	bd70      	pop	{r4, r5, r6, pc}
					button_struct->_state = isPressedLong;
 8001a1a:	2303      	movs	r3, #3
						button_struct->_state = isPressed;
 8001a1c:	7263      	strb	r3, [r4, #9]
 8001a1e:	e7fa      	b.n	8001a16 <buttonUpdate+0x60>
				if(HAL_GetTick() >= (button_struct->_on_press_time + button_struct->debounce_time)){	
 8001a20:	f001 f846 	bl	8002ab0 <HAL_GetTick>
 8001a24:	69a3      	ldr	r3, [r4, #24]
 8001a26:	68e2      	ldr	r2, [r4, #12]
 8001a28:	4413      	add	r3, r2
 8001a2a:	4298      	cmp	r0, r3
 8001a2c:	d3d2      	bcc.n	80019d4 <buttonUpdate+0x1e>
					if(button_struct->short_press_handled == 1){	//was button handled yet?
 8001a2e:	7d23      	ldrb	r3, [r4, #20]
 8001a30:	2b01      	cmp	r3, #1
 8001a32:	d0ef      	beq.n	8001a14 <buttonUpdate+0x5e>
						button_struct->_state = isPressed;
 8001a34:	2302      	movs	r3, #2
 8001a36:	e7f1      	b.n	8001a1c <buttonUpdate+0x66>

08001a38 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a38:	4b0e      	ldr	r3, [pc, #56]	; (8001a74 <MX_DMA_Init+0x3c>)
{
 8001a3a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a3c:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 8001a3e:	2102      	movs	r1, #2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a40:	f042 0201 	orr.w	r2, r2, #1
 8001a44:	615a      	str	r2, [r3, #20]
 8001a46:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 8001a48:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 8001a50:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001a52:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 8001a54:	f001 fbae 	bl	80031b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001a58:	200b      	movs	r0, #11
 8001a5a:	f001 fbed 	bl	8003238 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 3, 0);
 8001a5e:	2200      	movs	r2, #0
 8001a60:	2103      	movs	r1, #3
 8001a62:	200e      	movs	r0, #14
 8001a64:	f001 fba6 	bl	80031b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001a68:	200e      	movs	r0, #14
 8001a6a:	f001 fbe5 	bl	8003238 <HAL_NVIC_EnableIRQ>

}
 8001a6e:	b003      	add	sp, #12
 8001a70:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a74:	40021000 	.word	0x40021000

08001a78 <MX_GPIO_Init>:
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a78:	2210      	movs	r2, #16
{
 8001a7a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a7c:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7e:	eb0d 0002 	add.w	r0, sp, r2
 8001a82:	2100      	movs	r1, #0
 8001a84:	f004 f8c6 	bl	8005c14 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a88:	4b32      	ldr	r3, [pc, #200]	; (8001b54 <MX_GPIO_Init+0xdc>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED3_Pin|LED4_Pin|LED1_Pin 
 8001a8a:	4d33      	ldr	r5, [pc, #204]	; (8001b58 <MX_GPIO_Init+0xe0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a8c:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED3_Pin|LED4_Pin|LED1_Pin 
 8001a8e:	4628      	mov	r0, r5
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a90:	f042 0210 	orr.w	r2, r2, #16
 8001a94:	619a      	str	r2, [r3, #24]
 8001a96:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED3_Pin|LED4_Pin|LED1_Pin 
 8001a98:	f247 0121 	movw	r1, #28705	; 0x7021
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a9c:	f002 0210 	and.w	r2, r2, #16
 8001aa0:	9200      	str	r2, [sp, #0]
 8001aa2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aa4:	699a      	ldr	r2, [r3, #24]
                          |RST_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001aa6:	2603      	movs	r6, #3
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001aa8:	f042 0220 	orr.w	r2, r2, #32
 8001aac:	619a      	str	r2, [r3, #24]
 8001aae:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pins : PA0 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab0:	4f2a      	ldr	r7, [pc, #168]	; (8001b5c <MX_GPIO_Init+0xe4>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ab2:	f002 0220 	and.w	r2, r2, #32
 8001ab6:	9201      	str	r2, [sp, #4]
 8001ab8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aba:	699a      	ldr	r2, [r3, #24]
  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED3_Pin|LED4_Pin|LED1_Pin 
                          |RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abc:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abe:	f042 0204 	orr.w	r2, r2, #4
 8001ac2:	619a      	str	r2, [r3, #24]
 8001ac4:	699a      	ldr	r2, [r3, #24]
 8001ac6:	f002 0204 	and.w	r2, r2, #4
 8001aca:	9202      	str	r2, [sp, #8]
 8001acc:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ace:	699a      	ldr	r2, [r3, #24]
 8001ad0:	f042 0208 	orr.w	r2, r2, #8
 8001ad4:	619a      	str	r2, [r3, #24]
 8001ad6:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED3_Pin|LED4_Pin|LED1_Pin 
 8001ad8:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ada:	f003 0308 	and.w	r3, r3, #8
 8001ade:	9303      	str	r3, [sp, #12]
 8001ae0:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED3_Pin|LED4_Pin|LED1_Pin 
 8001ae2:	f002 f957 	bl	8003d94 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001ae6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aea:	a904      	add	r1, sp, #16
 8001aec:	481c      	ldr	r0, [pc, #112]	; (8001b60 <MX_GPIO_Init+0xe8>)
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001aee:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001af0:	9605      	str	r6, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001af2:	f001 ffd1 	bl	8003a98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_9;
 8001af6:	f240 2301 	movw	r3, #513	; 0x201
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afa:	a904      	add	r1, sp, #16
 8001afc:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_9;
 8001afe:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b00:	9605      	str	r6, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b02:	f001 ffc9 	bl	8003a98 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED2_Pin|LED3_Pin|LED4_Pin|LED1_Pin 
 8001b06:	f247 0321 	movw	r3, #28705	; 0x7021
 8001b0a:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b0c:	2301      	movs	r3, #1
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b0e:	a904      	add	r1, sp, #16
 8001b10:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b12:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b14:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b16:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b18:	f001 ffbe 	bl	8003a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DEV_MODE2_Pin|FAULT_FEEDBACK_Pin|CALIB_MODE_Pin;
 8001b1c:	f248 4304 	movw	r3, #33796	; 0x8404
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b20:	a904      	add	r1, sp, #16
 8001b22:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = DEV_MODE2_Pin|FAULT_FEEDBACK_Pin|CALIB_MODE_Pin;
 8001b24:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b26:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b28:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2a:	f001 ffb5 	bl	8003a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB4 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9;
 8001b2e:	f44f 6331 	mov.w	r3, #2832	; 0xb10
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b32:	a904      	add	r1, sp, #16
 8001b34:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9;
 8001b36:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b38:	9605      	str	r6, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b3a:	f001 ffad 	bl	8003a98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DEV_MODE1_Pin|CALIB_V_Pin|CALIB_I_Pin;
 8001b3e:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b42:	a904      	add	r1, sp, #16
 8001b44:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = DEV_MODE1_Pin|CALIB_V_Pin|CALIB_I_Pin;
 8001b46:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b48:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4a:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b4c:	f001 ffa4 	bl	8003a98 <HAL_GPIO_Init>

}
 8001b50:	b009      	add	sp, #36	; 0x24
 8001b52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b54:	40021000 	.word	0x40021000
 8001b58:	40010c00 	.word	0x40010c00
 8001b5c:	40010800 	.word	0x40010800
 8001b60:	40011000 	.word	0x40011000

08001b64 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8001b64:	b508      	push	{r3, lr}

  hiwdg.Instance = IWDG;
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
  hiwdg.Init.Reload = 4095;
 8001b66:	2206      	movs	r2, #6
 8001b68:	f640 73ff 	movw	r3, #4095	; 0xfff
  hiwdg.Instance = IWDG;
 8001b6c:	4805      	ldr	r0, [pc, #20]	; (8001b84 <MX_IWDG_Init+0x20>)
  hiwdg.Init.Reload = 4095;
 8001b6e:	4906      	ldr	r1, [pc, #24]	; (8001b88 <MX_IWDG_Init+0x24>)
 8001b70:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001b74:	f002 f938 	bl	8003de8 <HAL_IWDG_Init>
 8001b78:	b118      	cbz	r0, 8001b82 <MX_IWDG_Init+0x1e>
  {
    Error_Handler();
  }

}
 8001b7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001b7e:	f000 b9d1 	b.w	8001f24 <Error_Handler>
 8001b82:	bd08      	pop	{r3, pc}
 8001b84:	20000668 	.word	0x20000668
 8001b88:	40003000 	.word	0x40003000

08001b8c <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b8c:	2228      	movs	r2, #40	; 0x28
{
 8001b8e:	b510      	push	{r4, lr}
 8001b90:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b92:	eb0d 0002 	add.w	r0, sp, r2
 8001b96:	2100      	movs	r1, #0
 8001b98:	f004 f83c 	bl	8005c14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b9c:	2214      	movs	r2, #20
 8001b9e:	2100      	movs	r1, #0
 8001ba0:	eb0d 0002 	add.w	r0, sp, r2
 8001ba4:	f004 f836 	bl	8005c14 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ba8:	2100      	movs	r1, #0
 8001baa:	2210      	movs	r2, #16
 8001bac:	a801      	add	r0, sp, #4
 8001bae:	f004 f831 	bl	8005c14 <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001bb2:	2309      	movs	r3, #9
 8001bb4:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001bb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bba:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bbc:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001bbe:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bc0:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001bc2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bc6:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bc8:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001bca:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001bcc:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bce:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bd0:	f002 f958 	bl	8003e84 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bd4:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bd6:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bda:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bdc:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001bde:	4621      	mov	r1, r4
 8001be0:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001be2:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001be4:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001be6:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001be8:	9406      	str	r4, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001bea:	f002 fb89 	bl	8004300 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001bee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bf2:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001bf4:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001bf6:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bf8:	f002 fcb2 	bl	8004560 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8001bfc:	b014      	add	sp, #80	; 0x50
 8001bfe:	bd10      	pop	{r4, pc}

08001c00 <main>:
				DBGMCU->CR |=DBGMCU_CR_DBG_STOP;
 8001c00:	4bb0      	ldr	r3, [pc, #704]	; (8001ec4 <main+0x2c4>)
{
 8001c02:	b583      	push	{r0, r1, r7, lr}
				DBGMCU->CR |=DBGMCU_CR_DBG_STOP;
 8001c04:	685a      	ldr	r2, [r3, #4]
    BoardStatus=sBoot;
 8001c06:	2400      	movs	r4, #0
				DBGMCU->CR |=DBGMCU_CR_DBG_STOP;
 8001c08:	f042 0202 	orr.w	r2, r2, #2
 8001c0c:	605a      	str	r2, [r3, #4]
		__HAL_DBGMCU_FREEZE_IWDG();
 8001c0e:	685a      	ldr	r2, [r3, #4]
      buttonInit(&CALIB_V, CALIB_V_GPIO_Port, CALIB_V_Pin, GPIO_PIN_RESET, 4000, 10000);
 8001c10:	f44f 667a 	mov.w	r6, #4000	; 0xfa0
		__HAL_DBGMCU_FREEZE_IWDG();
 8001c14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c18:	605a      	str	r2, [r3, #4]
  HAL_Init();
 8001c1a:	f000 ff2b 	bl	8002a74 <HAL_Init>
  SystemClock_Config();
 8001c1e:	f7ff ffb5 	bl	8001b8c <SystemClock_Config>
  MX_GPIO_Init();
 8001c22:	f7ff ff29 	bl	8001a78 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c26:	f7ff ff07 	bl	8001a38 <MX_DMA_Init>
  MX_CRC_Init();
 8001c2a:	f7fe fe1f 	bl	800086c <MX_CRC_Init>
  MX_IWDG_Init();
 8001c2e:	f7ff ff99 	bl	8001b64 <MX_IWDG_Init>
  MX_TIM1_Init();
 8001c32:	f000 fdb1 	bl	8002798 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001c36:	f000 fe1f 	bl	8002878 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001c3a:	f000 fcaf 	bl	800259c <MX_TIM4_Init>
  MX_TIM2_Init();
 8001c3e:	f000 fc77 	bl	8002530 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001c42:	f000 fe71 	bl	8002928 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001c46:	f7fe fd81 	bl	800074c <MX_ADC1_Init>
    DigiTOS_IWDG_Init(DigiTOS_IWDG_Timeout_16s);
 8001c4a:	200c      	movs	r0, #12
 8001c4c:	f7ff fd2e 	bl	80016ac <DigiTOS_IWDG_Init>
    ResetWDG();
 8001c50:	f7ff fa44 	bl	80010dc <ResetWDG>
    StartADC();
 8001c54:	f7fe fe2e 	bl	80008b4 <StartADC>
    SinWave=swNOP;
 8001c58:	2203      	movs	r2, #3
 8001c5a:	4b9b      	ldr	r3, [pc, #620]	; (8001ec8 <main+0x2c8>)
      buttonInit(&CALIB_V, CALIB_V_GPIO_Port, CALIB_V_Pin, GPIO_PIN_RESET, 4000, 10000);
 8001c5c:	f242 7710 	movw	r7, #10000	; 0x2710
    SinWave=swNOP;
 8001c60:	701a      	strb	r2, [r3, #0]
    PWM_50Hz_Init();
 8001c62:	f7ff fc0f 	bl	8001484 <PWM_50Hz_Init>
    PWM_50Hz_ON();
 8001c66:	f7ff fc8f 	bl	8001588 <PWM_50Hz_ON>
    PWM_50Hz_OFF();
 8001c6a:	f7ff fc94 	bl	8001596 <PWM_50Hz_OFF>
    PWM_Sinus_Init();
 8001c6e:	f7ff fce5 	bl	800163c <PWM_Sinus_Init>
    PWM_Sinus_ON();
 8001c72:	f7ff fcd5 	bl	8001620 <PWM_Sinus_ON>
    PWM_Sinus_OFF();
 8001c76:	f7ff fcda 	bl	800162e <PWM_Sinus_OFF>
    ResetWDG();
 8001c7a:	f7ff fa2f 	bl	80010dc <ResetWDG>
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,GPIO_PIN_SET);
 8001c7e:	2201      	movs	r2, #1
 8001c80:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c84:	4891      	ldr	r0, [pc, #580]	; (8001ecc <main+0x2cc>)
 8001c86:	f002 f885 	bl	8003d94 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin,GPIO_PIN_SET);
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	488f      	ldr	r0, [pc, #572]	; (8001ecc <main+0x2cc>)
 8001c8e:	4611      	mov	r1, r2
 8001c90:	f002 f880 	bl	8003d94 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin,GPIO_PIN_SET);
 8001c94:	2201      	movs	r2, #1
 8001c96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c9a:	488c      	ldr	r0, [pc, #560]	; (8001ecc <main+0x2cc>)
 8001c9c:	f002 f87a 	bl	8003d94 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin,GPIO_PIN_SET);
 8001ca0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	4889      	ldr	r0, [pc, #548]	; (8001ecc <main+0x2cc>)
 8001ca8:	f002 f874 	bl	8003d94 <HAL_GPIO_WritePin>
    HAL_TIM_Base_Start(&htim4);
 8001cac:	4888      	ldr	r0, [pc, #544]	; (8001ed0 <main+0x2d0>)
 8001cae:	f002 fdc1 	bl	8004834 <HAL_TIM_Base_Start>
    HAL_TIM_Base_Start_IT(&htim4);
 8001cb2:	4887      	ldr	r0, [pc, #540]	; (8001ed0 <main+0x2d0>)
 8001cb4:	f002 fde6 	bl	8004884 <HAL_TIM_Base_Start_IT>
    TIM2->ARR=sBoot_Delay;
 8001cb8:	2264      	movs	r2, #100	; 0x64
 8001cba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    BoardStatus=sBoot;
 8001cbe:	4d85      	ldr	r5, [pc, #532]	; (8001ed4 <main+0x2d4>)
 8001cc0:	702c      	strb	r4, [r5, #0]
    TIM2->ARR=sBoot_Delay;
 8001cc2:	62da      	str	r2, [r3, #44]	; 0x2c
      ResetWDG();
 8001cc4:	f7ff fa0a 	bl	80010dc <ResetWDG>
      buttonInit(&CALIB_V, CALIB_V_GPIO_Port, CALIB_V_Pin, GPIO_PIN_RESET, 4000, 10000);
 8001cc8:	e88d 00c0 	stmia.w	sp, {r6, r7}
 8001ccc:	4623      	mov	r3, r4
 8001cce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001cd2:	4981      	ldr	r1, [pc, #516]	; (8001ed8 <main+0x2d8>)
 8001cd4:	4881      	ldr	r0, [pc, #516]	; (8001edc <main+0x2dc>)
 8001cd6:	f7ff fe53 	bl	8001980 <buttonInit>
      buttonInit(&CALIB_I, CALIB_I_GPIO_Port, CALIB_I_Pin, GPIO_PIN_RESET, 4000, 10000);
 8001cda:	e88d 00c0 	stmia.w	sp, {r6, r7}
      buttonInit(&CALIB_MODE, CALIB_MODE_GPIO_Port, CALIB_MODE_Pin, GPIO_PIN_RESET, 30, 2000);
 8001cde:	261e      	movs	r6, #30
 8001ce0:	f44f 67fa 	mov.w	r7, #2000	; 0x7d0
      buttonInit(&CALIB_I, CALIB_I_GPIO_Port, CALIB_I_Pin, GPIO_PIN_RESET, 4000, 10000);
 8001ce4:	4623      	mov	r3, r4
 8001ce6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001cea:	497b      	ldr	r1, [pc, #492]	; (8001ed8 <main+0x2d8>)
 8001cec:	487c      	ldr	r0, [pc, #496]	; (8001ee0 <main+0x2e0>)
 8001cee:	f7ff fe47 	bl	8001980 <buttonInit>
      buttonInit(&CALIB_MODE, CALIB_MODE_GPIO_Port, CALIB_MODE_Pin, GPIO_PIN_RESET, 30, 2000);
 8001cf2:	e88d 00c0 	stmia.w	sp, {r6, r7}
 8001cf6:	4623      	mov	r3, r4
 8001cf8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001cfc:	4973      	ldr	r1, [pc, #460]	; (8001ecc <main+0x2cc>)
 8001cfe:	4879      	ldr	r0, [pc, #484]	; (8001ee4 <main+0x2e4>)
 8001d00:	f7ff fe3e 	bl	8001980 <buttonInit>
      buttonInit(&DevModeKey, DEV_MODE1_GPIO_Port, DEV_MODE1_Pin, GPIO_PIN_RESET, 30, 2000);
 8001d04:	e88d 00c0 	stmia.w	sp, {r6, r7}
      buttonInit(&DevModeKey2, DEV_MODE2_GPIO_Port, DEV_MODE2_Pin, GPIO_PIN_RESET, 30, 1000);
 8001d08:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
      buttonInit(&DevModeKey, DEV_MODE1_GPIO_Port, DEV_MODE1_Pin, GPIO_PIN_RESET, 30, 2000);
 8001d0c:	4623      	mov	r3, r4
 8001d0e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d12:	4971      	ldr	r1, [pc, #452]	; (8001ed8 <main+0x2d8>)
 8001d14:	4874      	ldr	r0, [pc, #464]	; (8001ee8 <main+0x2e8>)
 8001d16:	f7ff fe33 	bl	8001980 <buttonInit>
      buttonInit(&DevModeKey2, DEV_MODE2_GPIO_Port, DEV_MODE2_Pin, GPIO_PIN_RESET, 30, 1000);
 8001d1a:	4623      	mov	r3, r4
 8001d1c:	2204      	movs	r2, #4
 8001d1e:	496b      	ldr	r1, [pc, #428]	; (8001ecc <main+0x2cc>)
 8001d20:	4872      	ldr	r0, [pc, #456]	; (8001eec <main+0x2ec>)
 8001d22:	e88d 00c0 	stmia.w	sp, {r6, r7}
 8001d26:	f7ff fe2b 	bl	8001980 <buttonInit>
      buttonInit(&FaultFlag, FAULT_FEEDBACK_GPIO_Port, FAULT_FEEDBACK_Pin, GPIO_PIN_RESET, 30, 1000);
 8001d2a:	4623      	mov	r3, r4
 8001d2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d30:	4966      	ldr	r1, [pc, #408]	; (8001ecc <main+0x2cc>)
 8001d32:	486f      	ldr	r0, [pc, #444]	; (8001ef0 <main+0x2f0>)
 8001d34:	e88d 00c0 	stmia.w	sp, {r6, r7}
 8001d38:	f7ff fe22 	bl	8001980 <buttonInit>
      buttonUpdate(&DevModeKey);
 8001d3c:	486a      	ldr	r0, [pc, #424]	; (8001ee8 <main+0x2e8>)
 8001d3e:	f7ff fe3a 	bl	80019b6 <buttonUpdate>
      buttonUpdate(&DevModeKey2);
 8001d42:	486a      	ldr	r0, [pc, #424]	; (8001eec <main+0x2ec>)
 8001d44:	f7ff fe37 	bl	80019b6 <buttonUpdate>
      buttonUpdate(&FaultFlag);
 8001d48:	4869      	ldr	r0, [pc, #420]	; (8001ef0 <main+0x2f0>)
 8001d4a:	f7ff fe34 	bl	80019b6 <buttonUpdate>
      buttonUpdate(&CALIB_V);
 8001d4e:	4863      	ldr	r0, [pc, #396]	; (8001edc <main+0x2dc>)
 8001d50:	f7ff fe31 	bl	80019b6 <buttonUpdate>
      buttonUpdate(&CALIB_I);
 8001d54:	4862      	ldr	r0, [pc, #392]	; (8001ee0 <main+0x2e0>)
 8001d56:	f7ff fe2e 	bl	80019b6 <buttonUpdate>
      buttonUpdate(&CALIB_MODE);
 8001d5a:	4862      	ldr	r0, [pc, #392]	; (8001ee4 <main+0x2e4>)
 8001d5c:	f7ff fe2b 	bl	80019b6 <buttonUpdate>
      HAL_Delay(500);
 8001d60:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d64:	f000 feaa 	bl	8002abc <HAL_Delay>
                 if (InitEEPROM()==0) {
 8001d68:	f7ff faba 	bl	80012e0 <InitEEPROM>
 8001d6c:	2800      	cmp	r0, #0
 8001d6e:	f040 80a0 	bne.w	8001eb2 <main+0x2b2>
               	  strcpy(uart_buff,"NO EEPROM\r\n");
 8001d72:	4960      	ldr	r1, [pc, #384]	; (8001ef4 <main+0x2f4>)
 8001d74:	4860      	ldr	r0, [pc, #384]	; (8001ef8 <main+0x2f8>)
 8001d76:	f003 ff88 	bl	8005c8a <strcpy>
               	  USE_DEF_CALIB();
 8001d7a:	f7ff fa79 	bl	8001270 <USE_DEF_CALIB>
               	  SerialPrintln(1);
 8001d7e:	2001      	movs	r0, #1
 8001d80:	f7ff f984 	bl	800108c <SerialPrintln>
      Get_Version();
 8001d84:	f7ff f964 	bl	8001050 <Get_Version>
      SerialPrintln(1);
 8001d88:	2001      	movs	r0, #1
 8001d8a:	f7ff f97f 	bl	800108c <SerialPrintln>
      Get_ChipID();
 8001d8e:	f7ff f92f 	bl	8000ff0 <Get_ChipID>
      SerialPrintln(1);
 8001d92:	2001      	movs	r0, #1
 8001d94:	f7ff f97a 	bl	800108c <SerialPrintln>
      Get_FlashSize();
 8001d98:	f7ff f946 	bl	8001028 <Get_FlashSize>
      SerialPrintln(1);
 8001d9c:	2001      	movs	r0, #1
 8001d9e:	f7ff f975 	bl	800108c <SerialPrintln>
      ClearUART_Buff();
 8001da2:	f7ff f91d 	bl	8000fe0 <ClearUART_Buff>
      if(buttonUpdate(&CALIB_MODE) == isPressed){
 8001da6:	484f      	ldr	r0, [pc, #316]	; (8001ee4 <main+0x2e4>)
 8001da8:	f7ff fe05 	bl	80019b6 <buttonUpdate>
 8001dac:	2802      	cmp	r0, #2
 8001dae:	4c53      	ldr	r4, [pc, #332]	; (8001efc <main+0x2fc>)
 8001db0:	f040 8086 	bne.w	8001ec0 <main+0x2c0>
    	  strcpy(uart_buff,"CALIB MODE ENABLED\r\n");
 8001db4:	4952      	ldr	r1, [pc, #328]	; (8001f00 <main+0x300>)
 8001db6:	4850      	ldr	r0, [pc, #320]	; (8001ef8 <main+0x2f8>)
 8001db8:	f003 ff67 	bl	8005c8a <strcpy>
    	  SerialPrintln(1);
 8001dbc:	2001      	movs	r0, #1
 8001dbe:	f7ff f965 	bl	800108c <SerialPrintln>
    	  CalibMode=1;
 8001dc2:	2301      	movs	r3, #1
      buttonUpdate(&FaultFlag);
 8001dc4:	484a      	ldr	r0, [pc, #296]	; (8001ef0 <main+0x2f0>)
    	  CalibMode=0;
 8001dc6:	6023      	str	r3, [r4, #0]
      buttonUpdate(&FaultFlag);
 8001dc8:	f7ff fdf5 	bl	80019b6 <buttonUpdate>
      if(buttonUpdate(&DevModeKey) == isPressed){
 8001dcc:	4846      	ldr	r0, [pc, #280]	; (8001ee8 <main+0x2e8>)
 8001dce:	f7ff fdf2 	bl	80019b6 <buttonUpdate>
 8001dd2:	2802      	cmp	r0, #2
 8001dd4:	d11b      	bne.n	8001e0e <main+0x20e>
    	strcpy(uart_buff,"DEV MODE - wait\r\n");
 8001dd6:	494b      	ldr	r1, [pc, #300]	; (8001f04 <main+0x304>)
 8001dd8:	4847      	ldr	r0, [pc, #284]	; (8001ef8 <main+0x2f8>)
 8001dda:	f003 ff56 	bl	8005c8a <strcpy>
    	SerialPrintln(1);
 8001dde:	2001      	movs	r0, #1
 8001de0:	f7ff f954 	bl	800108c <SerialPrintln>
    	ResetWDG();
 8001de4:	f7ff f97a 	bl	80010dc <ResetWDG>
        HAL_Delay(500);
 8001de8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001dec:	f000 fe66 	bl	8002abc <HAL_Delay>
    	if(buttonUpdate(&DevModeKey) == isPressed){
 8001df0:	483d      	ldr	r0, [pc, #244]	; (8001ee8 <main+0x2e8>)
 8001df2:	f7ff fde0 	bl	80019b6 <buttonUpdate>
 8001df6:	2802      	cmp	r0, #2
 8001df8:	d109      	bne.n	8001e0e <main+0x20e>
    		strcpy(uart_buff,"DEV MODE - confirmed\r\n");
 8001dfa:	4943      	ldr	r1, [pc, #268]	; (8001f08 <main+0x308>)
 8001dfc:	483e      	ldr	r0, [pc, #248]	; (8001ef8 <main+0x2f8>)
 8001dfe:	f003 ff44 	bl	8005c8a <strcpy>
    	    SerialPrintln(1);
 8001e02:	2001      	movs	r0, #1
 8001e04:	f7ff f942 	bl	800108c <SerialPrintln>
    		DevMode1=1;
 8001e08:	2201      	movs	r2, #1
 8001e0a:	4b40      	ldr	r3, [pc, #256]	; (8001f0c <main+0x30c>)
 8001e0c:	601a      	str	r2, [r3, #0]
        strcpy(uart_buff,"Start Loop\r\n");
 8001e0e:	4940      	ldr	r1, [pc, #256]	; (8001f10 <main+0x310>)
 8001e10:	4839      	ldr	r0, [pc, #228]	; (8001ef8 <main+0x2f8>)
 8001e12:	f003 ff3a 	bl	8005c8a <strcpy>
        SerialPrintln(1);
 8001e16:	2001      	movs	r0, #1
 8001e18:	f7ff f938 	bl	800108c <SerialPrintln>
      	BoardStatus=sGEN;
 8001e1c:	2401      	movs	r4, #1
      	TIM2->ARR=sDEF_Delay;
 8001e1e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e22:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
      	BoardStatus=sGEN;
 8001e26:	702c      	strb	r4, [r5, #0]
          HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,GPIO_PIN_RESET);
 8001e28:	f44f 4180 	mov.w	r1, #16384	; 0x4000
      	TIM2->ARR=sDEF_Delay;
 8001e2c:	62da      	str	r2, [r3, #44]	; 0x2c
          HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,GPIO_PIN_RESET);
 8001e2e:	4827      	ldr	r0, [pc, #156]	; (8001ecc <main+0x2cc>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	f001 ffaf 	bl	8003d94 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin,GPIO_PIN_RESET);
 8001e36:	2200      	movs	r2, #0
 8001e38:	4621      	mov	r1, r4
 8001e3a:	4824      	ldr	r0, [pc, #144]	; (8001ecc <main+0x2cc>)
 8001e3c:	f001 ffaa 	bl	8003d94 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin,GPIO_PIN_RESET);
 8001e40:	2200      	movs	r2, #0
 8001e42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e46:	4821      	ldr	r0, [pc, #132]	; (8001ecc <main+0x2cc>)
 8001e48:	f001 ffa4 	bl	8003d94 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin,GPIO_PIN_RESET);
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e52:	481e      	ldr	r0, [pc, #120]	; (8001ecc <main+0x2cc>)
 8001e54:	f001 ff9e 	bl	8003d94 <HAL_GPIO_WritePin>
           buttonUpdate(&FaultFlag);
 8001e58:	4825      	ldr	r0, [pc, #148]	; (8001ef0 <main+0x2f0>)
 8001e5a:	f7ff fdac 	bl	80019b6 <buttonUpdate>
           buttonUpdate(&DevModeKey2);
 8001e5e:	4823      	ldr	r0, [pc, #140]	; (8001eec <main+0x2ec>)
 8001e60:	f7ff fda9 	bl	80019b6 <buttonUpdate>
           HAL_Delay(500);
 8001e64:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001e68:	f000 fe28 	bl	8002abc <HAL_Delay>
           if(buttonUpdate(&DevModeKey2) == isPressedLong){
 8001e6c:	481f      	ldr	r0, [pc, #124]	; (8001eec <main+0x2ec>)
 8001e6e:	f7ff fda2 	bl	80019b6 <buttonUpdate>
 8001e72:	2803      	cmp	r0, #3
 8001e74:	d106      	bne.n	8001e84 <main+0x284>
        	   strcpy(uart_buff,"Start GENERATOR\r\n");
 8001e76:	4927      	ldr	r1, [pc, #156]	; (8001f14 <main+0x314>)
 8001e78:	481f      	ldr	r0, [pc, #124]	; (8001ef8 <main+0x2f8>)
 8001e7a:	f003 ff06 	bl	8005c8a <strcpy>
        	   SerialPrintln(1);
 8001e7e:	4620      	mov	r0, r4
 8001e80:	f7ff f904 	bl	800108c <SerialPrintln>
           TIM4->PSC=SinResPSC;
 8001e84:	2400      	movs	r4, #0
           buttonUpdate(&FaultFlag);
 8001e86:	481a      	ldr	r0, [pc, #104]	; (8001ef0 <main+0x2f0>)
 8001e88:	f7ff fd95 	bl	80019b6 <buttonUpdate>
           TIM4->PSC=SinResPSC;
 8001e8c:	4b22      	ldr	r3, [pc, #136]	; (8001f18 <main+0x318>)
           HAL_TIM_Base_Start(&htim4);
 8001e8e:	4810      	ldr	r0, [pc, #64]	; (8001ed0 <main+0x2d0>)
           TIM4->PSC=SinResPSC;
 8001e90:	629c      	str	r4, [r3, #40]	; 0x28
           HAL_TIM_Base_Start(&htim4);
 8001e92:	f002 fccf 	bl	8004834 <HAL_TIM_Base_Start>
           HAL_TIM_Base_Start_IT(&htim4);
 8001e96:	480e      	ldr	r0, [pc, #56]	; (8001ed0 <main+0x2d0>)
 8001e98:	f002 fcf4 	bl	8004884 <HAL_TIM_Base_Start_IT>
	  			UpdateAmp_FLAG=2;//busy Flag
 8001e9c:	2602      	movs	r6, #2
	  if (UpdateAmp_FLAG==1) {
 8001e9e:	4d1f      	ldr	r5, [pc, #124]	; (8001f1c <main+0x31c>)
 8001ea0:	882b      	ldrh	r3, [r5, #0]
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d1fb      	bne.n	8001ea0 <main+0x2a0>
	  			UpdateAmp_FLAG=2;//busy Flag
 8001ea8:	802e      	strh	r6, [r5, #0]
	  			UpdateAmplitudeByV();
 8001eaa:	f7fe feb9 	bl	8000c20 <UpdateAmplitudeByV>
	  			UpdateAmp_FLAG=0; // clear Flag
 8001eae:	802c      	strh	r4, [r5, #0]
 8001eb0:	e7f6      	b.n	8001ea0 <main+0x2a0>
              	  USE_NEW_CALIB();
 8001eb2:	f7ff f9e7 	bl	8001284 <USE_NEW_CALIB>
               	  strcpy(uart_buff,"OK EEPROM\r\n");
 8001eb6:	491a      	ldr	r1, [pc, #104]	; (8001f20 <main+0x320>)
 8001eb8:	480f      	ldr	r0, [pc, #60]	; (8001ef8 <main+0x2f8>)
 8001eba:	f003 fee6 	bl	8005c8a <strcpy>
 8001ebe:	e75e      	b.n	8001d7e <main+0x17e>
    	  CalibMode=0;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	e77f      	b.n	8001dc4 <main+0x1c4>
 8001ec4:	e0042000 	.word	0xe0042000
 8001ec8:	20000458 	.word	0x20000458
 8001ecc:	40010c00 	.word	0x40010c00
 8001ed0:	20000674 	.word	0x20000674
 8001ed4:	20000424 	.word	0x20000424
 8001ed8:	40010800 	.word	0x40010800
 8001edc:	20000520 	.word	0x20000520
 8001ee0:	2000053c 	.word	0x2000053c
 8001ee4:	200005ec 	.word	0x200005ec
 8001ee8:	200005bc 	.word	0x200005bc
 8001eec:	20000624 	.word	0x20000624
 8001ef0:	20000608 	.word	0x20000608
 8001ef4:	080065b5 	.word	0x080065b5
 8001ef8:	20000558 	.word	0x20000558
 8001efc:	20000428 	.word	0x20000428
 8001f00:	080065cd 	.word	0x080065cd
 8001f04:	080065e2 	.word	0x080065e2
 8001f08:	080065f4 	.word	0x080065f4
 8001f0c:	20000434 	.word	0x20000434
 8001f10:	0800660b 	.word	0x0800660b
 8001f14:	08006618 	.word	0x08006618
 8001f18:	40000800 	.word	0x40000800
 8001f1c:	2000045a 	.word	0x2000045a
 8001f20:	080065c1 	.word	0x080065c1

08001f24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f24:	4770      	bx	lr

08001f26 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 8001f26:	4770      	bx	lr

08001f28 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f28:	4b1c      	ldr	r3, [pc, #112]	; (8001f9c <HAL_MspInit+0x74>)
{
 8001f2a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f2c:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001f2e:	2005      	movs	r0, #5
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f30:	f042 0201 	orr.w	r2, r2, #1
 8001f34:	619a      	str	r2, [r3, #24]
 8001f36:	699a      	ldr	r2, [r3, #24]
 8001f38:	f002 0201 	and.w	r2, r2, #1
 8001f3c:	9200      	str	r2, [sp, #0]
 8001f3e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f40:	69da      	ldr	r2, [r3, #28]
 8001f42:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001f46:	61da      	str	r2, [r3, #28]
 8001f48:	69db      	ldr	r3, [r3, #28]
 8001f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f4e:	9301      	str	r3, [sp, #4]
 8001f50:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8001f52:	f001 f911 	bl	8003178 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 8001f56:	2200      	movs	r2, #0
 8001f58:	2001      	movs	r0, #1
 8001f5a:	4611      	mov	r1, r2
 8001f5c:	f001 f92a 	bl	80031b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8001f60:	2001      	movs	r0, #1
 8001f62:	f001 f969 	bl	8003238 <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 8001f66:	2200      	movs	r2, #0
 8001f68:	2004      	movs	r0, #4
 8001f6a:	4611      	mov	r1, r2
 8001f6c:	f001 f922 	bl	80031b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8001f70:	2004      	movs	r0, #4
 8001f72:	f001 f961 	bl	8003238 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001f76:	2200      	movs	r2, #0
 8001f78:	2005      	movs	r0, #5
 8001f7a:	4611      	mov	r1, r2
 8001f7c:	f001 f91a 	bl	80031b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001f80:	2005      	movs	r0, #5
 8001f82:	f001 f959 	bl	8003238 <HAL_NVIC_EnableIRQ>

  /**NONJTRST: Full SWJ (JTAG-DP + SW-DP) but without NJTRST 
  */
  __HAL_AFIO_REMAP_SWJ_NONJTRST();
 8001f86:	4a06      	ldr	r2, [pc, #24]	; (8001fa0 <HAL_MspInit+0x78>)
 8001f88:	6853      	ldr	r3, [r2, #4]
 8001f8a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001f8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f92:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f94:	b003      	add	sp, #12
 8001f96:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f9a:	bf00      	nop
 8001f9c:	40021000 	.word	0x40021000
 8001fa0:	40010000 	.word	0x40010000

08001fa4 <NMI_Handler>:
 8001fa4:	4770      	bx	lr

08001fa6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fa6:	e7fe      	b.n	8001fa6 <HardFault_Handler>

08001fa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fa8:	e7fe      	b.n	8001fa8 <MemManage_Handler>

08001faa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001faa:	e7fe      	b.n	8001faa <BusFault_Handler>

08001fac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fac:	e7fe      	b.n	8001fac <UsageFault_Handler>

08001fae <SVC_Handler>:
 8001fae:	4770      	bx	lr

08001fb0 <DebugMon_Handler>:
 8001fb0:	4770      	bx	lr

08001fb2 <PendSV_Handler>:
 8001fb2:	4770      	bx	lr

08001fb4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fb4:	f000 bd70 	b.w	8002a98 <HAL_IncTick>

08001fb8 <PVD_IRQHandler>:
void PVD_IRQHandler(void)
{
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8001fb8:	f001 bf56 	b.w	8003e68 <HAL_PWR_PVD_IRQHandler>

08001fbc <FLASH_IRQHandler>:
void FLASH_IRQHandler(void)
{
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8001fbc:	f001 bb70 	b.w	80036a0 <HAL_FLASH_IRQHandler>

08001fc0 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001fc0:	4770      	bx	lr
	...

08001fc4 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001fc4:	4801      	ldr	r0, [pc, #4]	; (8001fcc <DMA1_Channel1_IRQHandler+0x8>)
 8001fc6:	f001 baad 	b.w	8003524 <HAL_DMA_IRQHandler>
 8001fca:	bf00      	nop
 8001fcc:	200004c0 	.word	0x200004c0

08001fd0 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001fd0:	4801      	ldr	r0, [pc, #4]	; (8001fd8 <DMA1_Channel4_IRQHandler+0x8>)
 8001fd2:	f001 baa7 	b.w	8003524 <HAL_DMA_IRQHandler>
 8001fd6:	bf00      	nop
 8001fd8:	20000774 	.word	0x20000774

08001fdc <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001fdc:	4801      	ldr	r0, [pc, #4]	; (8001fe4 <ADC1_2_IRQHandler+0x8>)
 8001fde:	f000 bdaf 	b.w	8002b40 <HAL_ADC_IRQHandler>
 8001fe2:	bf00      	nop
 8001fe4:	20000490 	.word	0x20000490

08001fe8 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8001fe8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001fea:	4c0b      	ldr	r4, [pc, #44]	; (8002018 <TIM1_BRK_IRQHandler+0x30>)
 8001fec:	4620      	mov	r0, r4
 8001fee:	f002 fe96 	bl	8004d1e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  __HAL_TIM_CLEAR_FLAG(&htim1, TIM_FLAG_UPDATE);
 8001ff2:	f06f 0201 	mvn.w	r2, #1
 8001ff6:	6823      	ldr	r3, [r4, #0]
 8001ff8:	611a      	str	r2, [r3, #16]

  TIM3->CNT=0;
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	4b07      	ldr	r3, [pc, #28]	; (800201c <TIM1_BRK_IRQHandler+0x34>)
 8001ffe:	625a      	str	r2, [r3, #36]	; 0x24

  //sinStatus=0;TempBuffer_Flag=0;ReadTempValue();

  //TIM3->CCR2=0;TIM3->CCR1=0;

  if (SinWave==swStart) {
 8002000:	4b07      	ldr	r3, [pc, #28]	; (8002020 <TIM1_BRK_IRQHandler+0x38>)
 8002002:	781a      	ldrb	r2, [r3, #0]
 8002004:	2a01      	cmp	r2, #1
 8002006:	d105      	bne.n	8002014 <TIM1_BRK_IRQHandler+0x2c>
	  SinWave=swGEN;
 8002008:	2202      	movs	r2, #2
 800200a:	701a      	strb	r2, [r3, #0]
	  TIM1->CCR3=500;
 800200c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002010:	4b04      	ldr	r3, [pc, #16]	; (8002024 <TIM1_BRK_IRQHandler+0x3c>)
 8002012:	63da      	str	r2, [r3, #60]	; 0x3c
 8002014:	bd10      	pop	{r4, pc}
 8002016:	bf00      	nop
 8002018:	200006f4 	.word	0x200006f4
 800201c:	40000400 	.word	0x40000400
 8002020:	20000458 	.word	0x20000458
 8002024:	40012c00 	.word	0x40012c00

08002028 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002028:	b538      	push	{r3, r4, r5, lr}
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800202a:	4c1e      	ldr	r4, [pc, #120]	; (80020a4 <TIM1_UP_IRQHandler+0x7c>)
 800202c:	4620      	mov	r0, r4
 800202e:	f002 fe76 	bl	8004d1e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  __HAL_TIM_CLEAR_FLAG(&htim1, TIM_FLAG_UPDATE);
 8002032:	f06f 0201 	mvn.w	r2, #1
 8002036:	6823      	ldr	r3, [r4, #0]
 8002038:	611a      	str	r2, [r3, #16]

  if  (((TIM1->CNT==0) || (TIM1->CNT==999) ) && (sinStatus==1) ){
 800203a:	4b1b      	ldr	r3, [pc, #108]	; (80020a8 <TIM1_UP_IRQHandler+0x80>)
 800203c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800203e:	b122      	cbz	r2, 800204a <TIM1_UP_IRQHandler+0x22>
 8002040:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002042:	f240 33e7 	movw	r3, #999	; 0x3e7
 8002046:	429a      	cmp	r2, r3
 8002048:	d112      	bne.n	8002070 <TIM1_UP_IRQHandler+0x48>
 800204a:	4d18      	ldr	r5, [pc, #96]	; (80020ac <TIM1_UP_IRQHandler+0x84>)
 800204c:	782c      	ldrb	r4, [r5, #0]
 800204e:	b2e4      	uxtb	r4, r4
 8002050:	2c01      	cmp	r4, #1
 8002052:	d10d      	bne.n	8002070 <TIM1_UP_IRQHandler+0x48>
     	  	ReadTempValue();
 8002054:	f7fe fd70 	bl	8000b38 <ReadTempValue>
       	  	sinStatus=0;
 8002058:	2300      	movs	r3, #0
       	  	TIM3->CCR2=0;
 800205a:	4a15      	ldr	r2, [pc, #84]	; (80020b0 <TIM1_UP_IRQHandler+0x88>)
       	  	if (UpdateAmp_FLAG==0) {
 800205c:	4915      	ldr	r1, [pc, #84]	; (80020b4 <TIM1_UP_IRQHandler+0x8c>)
       	  	sinStatus=0;
 800205e:	702b      	strb	r3, [r5, #0]
       	  	TIM3->CCR2=0;
 8002060:	6393      	str	r3, [r2, #56]	; 0x38
       	  	if (UpdateAmp_FLAG==0) {
 8002062:	880a      	ldrh	r2, [r1, #0]
 8002064:	b292      	uxth	r2, r2
 8002066:	b902      	cbnz	r2, 800206a <TIM1_UP_IRQHandler+0x42>
       	  		UpdateAmp_FLAG=1;
 8002068:	800c      	strh	r4, [r1, #0]
       	    }
       	  	sin_step=0;
 800206a:	4a13      	ldr	r2, [pc, #76]	; (80020b8 <TIM1_UP_IRQHandler+0x90>)
 800206c:	8013      	strh	r3, [r2, #0]
       	  	return;
 800206e:	bd38      	pop	{r3, r4, r5, pc}
   }

  if  ((TIM1->CNT==500) && (sinStatus==0) ){
 8002070:	4b0d      	ldr	r3, [pc, #52]	; (80020a8 <TIM1_UP_IRQHandler+0x80>)
 8002072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002074:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002078:	d112      	bne.n	80020a0 <TIM1_UP_IRQHandler+0x78>
 800207a:	4d0c      	ldr	r5, [pc, #48]	; (80020ac <TIM1_UP_IRQHandler+0x84>)
 800207c:	782b      	ldrb	r3, [r5, #0]
 800207e:	f003 04ff 	and.w	r4, r3, #255	; 0xff
 8002082:	b96b      	cbnz	r3, 80020a0 <TIM1_UP_IRQHandler+0x78>
      	  		ReadTempValue();
 8002084:	f7fe fd58 	bl	8000b38 <ReadTempValue>
        	  	sinStatus=0;
        	  	TIM3->CCR1=0;
 8002088:	4b09      	ldr	r3, [pc, #36]	; (80020b0 <TIM1_UP_IRQHandler+0x88>)
        	  	if (UpdateAmp_FLAG==0) {
 800208a:	4a0a      	ldr	r2, [pc, #40]	; (80020b4 <TIM1_UP_IRQHandler+0x8c>)
        	  	sinStatus=0;
 800208c:	702c      	strb	r4, [r5, #0]
        	  	TIM3->CCR1=0;
 800208e:	635c      	str	r4, [r3, #52]	; 0x34
        	  	if (UpdateAmp_FLAG==0) {
 8002090:	8813      	ldrh	r3, [r2, #0]
 8002092:	b29b      	uxth	r3, r3
 8002094:	b90b      	cbnz	r3, 800209a <TIM1_UP_IRQHandler+0x72>
        	  		UpdateAmp_FLAG=1;
 8002096:	2301      	movs	r3, #1
 8002098:	8013      	strh	r3, [r2, #0]
        	    }
        	  	sin_step=0;
 800209a:	2200      	movs	r2, #0
 800209c:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <TIM1_UP_IRQHandler+0x90>)
 800209e:	801a      	strh	r2, [r3, #0]
 80020a0:	bd38      	pop	{r3, r4, r5, pc}
 80020a2:	bf00      	nop
 80020a4:	200006f4 	.word	0x200006f4
 80020a8:	40012c00 	.word	0x40012c00
 80020ac:	20000420 	.word	0x20000420
 80020b0:	40000400 	.word	0x40000400
 80020b4:	2000045a 	.word	0x2000045a
 80020b8:	20000422 	.word	0x20000422

080020bc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80020bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80020be:	4c6b      	ldr	r4, [pc, #428]	; (800226c <TIM2_IRQHandler+0x1b0>)
 80020c0:	4620      	mov	r0, r4
 80020c2:	f002 fe2c 	bl	8004d1e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 80020c6:	f06f 0201 	mvn.w	r2, #1
 80020ca:	6823      	ldr	r3, [r4, #0]

      	// Reset IWDG
        ResetWDG();

          //
          switch(BoardStatus) {
 80020cc:	4c68      	ldr	r4, [pc, #416]	; (8002270 <TIM2_IRQHandler+0x1b4>)
  __HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 80020ce:	611a      	str	r2, [r3, #16]
        ResetWDG();
 80020d0:	f7ff f804 	bl	80010dc <ResetWDG>
          switch(BoardStatus) {
 80020d4:	7823      	ldrb	r3, [r4, #0]
 80020d6:	2b03      	cmp	r3, #3
 80020d8:	f200 80c6 	bhi.w	8002268 <TIM2_IRQHandler+0x1ac>
 80020dc:	e8df f003 	tbb	[pc, r3]
 80020e0:	78021a02 	.word	0x78021a02
        	  case sBoot:
        	  case sUnknown:
        	  	  //TIM3->ARR=sBoot_Delay;
        	  	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80020e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020e8:	4862      	ldr	r0, [pc, #392]	; (8002274 <TIM2_IRQHandler+0x1b8>)
 80020ea:	f001 fe6d 	bl	8003dc8 <HAL_GPIO_TogglePin>
        	  	  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80020ee:	2101      	movs	r1, #1
 80020f0:	4860      	ldr	r0, [pc, #384]	; (8002274 <TIM2_IRQHandler+0x1b8>)
 80020f2:	f001 fe69 	bl	8003dc8 <HAL_GPIO_TogglePin>
        	  	  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 80020f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020fa:	485e      	ldr	r0, [pc, #376]	; (8002274 <TIM2_IRQHandler+0x1b8>)
 80020fc:	f001 fe64 	bl	8003dc8 <HAL_GPIO_TogglePin>
        	  	  HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8002100:	485c      	ldr	r0, [pc, #368]	; (8002274 <TIM2_IRQHandler+0x1b8>)
 8002102:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002106:	f001 fe5f 	bl	8003dc8 <HAL_GPIO_TogglePin>
        		  	  break;
          }


  /* USER CODE END TIM2_IRQn 1 */
}
 800210a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
        	  	  buttonUpdate(&FaultFlag);
 800210e:	485a      	ldr	r0, [pc, #360]	; (8002278 <TIM2_IRQHandler+0x1bc>)
 8002110:	f7ff bc51 	b.w	80019b6 <buttonUpdate>
        		  if (CalibMode == 1) {
 8002114:	4b59      	ldr	r3, [pc, #356]	; (800227c <TIM2_IRQHandler+0x1c0>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2b01      	cmp	r3, #1
 800211a:	d031      	beq.n	8002180 <TIM2_IRQHandler+0xc4>
        		  	PrintCurrentState();
 800211c:	f7fe ffe6 	bl	80010ec <PrintCurrentState>
        		  	  if (AMP_BLOCKED==1) {
 8002120:	4957      	ldr	r1, [pc, #348]	; (8002280 <TIM2_IRQHandler+0x1c4>)
 8002122:	680b      	ldr	r3, [r1, #0]
 8002124:	2b01      	cmp	r3, #1
 8002126:	d105      	bne.n	8002134 <TIM2_IRQHandler+0x78>
        		  		AMP_PROTECTION_CNT_BEFORESTART++;
 8002128:	4a56      	ldr	r2, [pc, #344]	; (8002284 <TIM2_IRQHandler+0x1c8>)
 800212a:	6813      	ldr	r3, [r2, #0]
 800212c:	3301      	adds	r3, #1
        		  		if (AMP_PROTECTION_CNT_BEFORESTART>=DelaySecBeforeStartAfterAmpProtection) {
 800212e:	2b1d      	cmp	r3, #29
 8002130:	dc2b      	bgt.n	800218a <TIM2_IRQHandler+0xce>
        		  		AMP_PROTECTION_CNT_BEFORESTART++;
 8002132:	6013      	str	r3, [r2, #0]
        		  	  if (VOUT_BLOCKED==1) {
 8002134:	4954      	ldr	r1, [pc, #336]	; (8002288 <TIM2_IRQHandler+0x1cc>)
 8002136:	680b      	ldr	r3, [r1, #0]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d105      	bne.n	8002148 <TIM2_IRQHandler+0x8c>
        		  		VOUT_PROTECTION_CNT_BEFORESTART++;
 800213c:	4a53      	ldr	r2, [pc, #332]	; (800228c <TIM2_IRQHandler+0x1d0>)
 800213e:	6813      	ldr	r3, [r2, #0]
 8002140:	3301      	adds	r3, #1
        		  		if (VOUT_PROTECTION_CNT_BEFORESTART>=DelaySecBeforeStartAfterVOUTProtection) {
 8002142:	2b1d      	cmp	r3, #29
 8002144:	dc29      	bgt.n	800219a <TIM2_IRQHandler+0xde>
        		  		VOUT_PROTECTION_CNT_BEFORESTART++;
 8002146:	6013      	str	r3, [r2, #0]
        		  	  if (IOUT_BLOCKED==1) {
 8002148:	4951      	ldr	r1, [pc, #324]	; (8002290 <TIM2_IRQHandler+0x1d4>)
 800214a:	680b      	ldr	r3, [r1, #0]
 800214c:	2b01      	cmp	r3, #1
 800214e:	d105      	bne.n	800215c <TIM2_IRQHandler+0xa0>
        		  		IOUT_PROTECTION_CNT_BEFORESTART++;
 8002150:	4a50      	ldr	r2, [pc, #320]	; (8002294 <TIM2_IRQHandler+0x1d8>)
 8002152:	6813      	ldr	r3, [r2, #0]
 8002154:	3301      	adds	r3, #1
        		  		if (IOUT_PROTECTION_CNT_BEFORESTART>=DelaySecBeforeStartAfterIOUTProtection) {
 8002156:	2b1d      	cmp	r3, #29
 8002158:	dc27      	bgt.n	80021aa <TIM2_IRQHandler+0xee>
        		  		IOUT_PROTECTION_CNT_BEFORESTART++;
 800215a:	6013      	str	r3, [r2, #0]
        		  	  if (DC_BLOCKED==1) {
 800215c:	494e      	ldr	r1, [pc, #312]	; (8002298 <TIM2_IRQHandler+0x1dc>)
 800215e:	680b      	ldr	r3, [r1, #0]
 8002160:	2b01      	cmp	r3, #1
 8002162:	f040 8081 	bne.w	8002268 <TIM2_IRQHandler+0x1ac>
  					  if (DC_DataAverage<DC_PROTECTION_ROLLBACK) {
 8002166:	4b4d      	ldr	r3, [pc, #308]	; (800229c <TIM2_IRQHandler+0x1e0>)
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	f640 33b7 	movw	r3, #2999	; 0xbb7
 800216e:	429a      	cmp	r2, r3
 8002170:	4b4b      	ldr	r3, [pc, #300]	; (80022a0 <TIM2_IRQHandler+0x1e4>)
 8002172:	d82b      	bhi.n	80021cc <TIM2_IRQHandler+0x110>
  						DC_PROTECTION_CNT_BEFORESTART++;
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	3201      	adds	r2, #1
  						if (DC_PROTECTION_CNT_BEFORESTART>=DelaySecBeforeStartAfterDCProtection) {
 8002178:	2a09      	cmp	r2, #9
 800217a:	dc1e      	bgt.n	80021ba <TIM2_IRQHandler+0xfe>
  						  DC_PROTECTION_CNT_BEFORESTART=0;
 800217c:	601a      	str	r2, [r3, #0]
 800217e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        			  if (CalibCmdCheck()==1) {
 8002180:	f7ff f8f6 	bl	8001370 <CalibCmdCheck>
 8002184:	2801      	cmp	r0, #1
 8002186:	d1c9      	bne.n	800211c <TIM2_IRQHandler+0x60>
 8002188:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        		  			AMP_PROTECTION_CNT_BEFORESTART=0;
 800218a:	2300      	movs	r3, #0
 800218c:	6013      	str	r3, [r2, #0]
        		  			AMP_PROTECTION_CNT=0;
 800218e:	4a45      	ldr	r2, [pc, #276]	; (80022a4 <TIM2_IRQHandler+0x1e8>)
        		  			AMP_BLOCKED=0;
 8002190:	600b      	str	r3, [r1, #0]
        		  			AMP_PROTECTION_CNT=0;
 8002192:	6013      	str	r3, [r2, #0]
        		  			SetSoftstart();
 8002194:	f7ff fae4 	bl	8001760 <SetSoftstart>
 8002198:	e7cc      	b.n	8002134 <TIM2_IRQHandler+0x78>
        		  			VOUT_PROTECTION_CNT_BEFORESTART=0;
 800219a:	2300      	movs	r3, #0
 800219c:	6013      	str	r3, [r2, #0]
        		  			VOUT_PROTECTION_CNT=0;
 800219e:	4a42      	ldr	r2, [pc, #264]	; (80022a8 <TIM2_IRQHandler+0x1ec>)
        		  			VOUT_BLOCKED=0;
 80021a0:	600b      	str	r3, [r1, #0]
        		  			VOUT_PROTECTION_CNT=0;
 80021a2:	6013      	str	r3, [r2, #0]
        		  			SetSoftstart();
 80021a4:	f7ff fadc 	bl	8001760 <SetSoftstart>
 80021a8:	e7ce      	b.n	8002148 <TIM2_IRQHandler+0x8c>
        		  			IOUT_PROTECTION_CNT_BEFORESTART=0;
 80021aa:	2300      	movs	r3, #0
 80021ac:	6013      	str	r3, [r2, #0]
        		  			IOUT_PROTECTION_CNT=0;
 80021ae:	4a3f      	ldr	r2, [pc, #252]	; (80022ac <TIM2_IRQHandler+0x1f0>)
        		  			IOUT_BLOCKED=0;
 80021b0:	600b      	str	r3, [r1, #0]
        		  			IOUT_PROTECTION_CNT=0;
 80021b2:	6013      	str	r3, [r2, #0]
        		  			SetSoftstart();
 80021b4:	f7ff fad4 	bl	8001760 <SetSoftstart>
 80021b8:	e7d0      	b.n	800215c <TIM2_IRQHandler+0xa0>
  							DC_PROTECTION_CNT_BEFORESTART=0;
 80021ba:	2200      	movs	r2, #0
 80021bc:	601a      	str	r2, [r3, #0]
  							DC_PROTECTION_CNT=0;
 80021be:	4b3c      	ldr	r3, [pc, #240]	; (80022b0 <TIM2_IRQHandler+0x1f4>)
  							DC_BLOCKED=0;
 80021c0:	600a      	str	r2, [r1, #0]
  							DC_PROTECTION_CNT=0;
 80021c2:	601a      	str	r2, [r3, #0]
}
 80021c4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  							SetSoftstart();
 80021c8:	f7ff baca 	b.w	8001760 <SetSoftstart>
  						  DC_PROTECTION_CNT_BEFORESTART=0;
 80021cc:	2200      	movs	r2, #0
 80021ce:	e7d5      	b.n	800217c <TIM2_IRQHandler+0xc0>
        		  	  	PrintCurrentState();
 80021d0:	f7fe ff8c 	bl	80010ec <PrintCurrentState>
  					if ((buttonUpdate(&FaultFlag) == isPressed) || (buttonUpdate(&FaultFlag) == isPressedLong)
 80021d4:	4828      	ldr	r0, [pc, #160]	; (8002278 <TIM2_IRQHandler+0x1bc>)
 80021d6:	f7ff fbee 	bl	80019b6 <buttonUpdate>
 80021da:	2802      	cmp	r0, #2
 80021dc:	4d35      	ldr	r5, [pc, #212]	; (80022b4 <TIM2_IRQHandler+0x1f8>)
 80021de:	4f36      	ldr	r7, [pc, #216]	; (80022b8 <TIM2_IRQHandler+0x1fc>)
 80021e0:	4e36      	ldr	r6, [pc, #216]	; (80022bc <TIM2_IRQHandler+0x200>)
 80021e2:	d11b      	bne.n	800221c <TIM2_IRQHandler+0x160>
  						RstCnt++;
 80021e4:	682b      	ldr	r3, [r5, #0]
 80021e6:	3301      	adds	r3, #1
  						if (RstCnt==DelaySecBeforeAttemRst) {
 80021e8:	2b0a      	cmp	r3, #10
  						RstCnt++;
 80021ea:	602b      	str	r3, [r5, #0]
  						if (RstCnt==DelaySecBeforeAttemRst) {
 80021ec:	d12c      	bne.n	8002248 <TIM2_IRQHandler+0x18c>
  							RstCnt=0;
 80021ee:	2300      	movs	r3, #0
  							HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin,GPIO_PIN_SET);
 80021f0:	2201      	movs	r2, #1
 80021f2:	2120      	movs	r1, #32
 80021f4:	481f      	ldr	r0, [pc, #124]	; (8002274 <TIM2_IRQHandler+0x1b8>)
  							RstCnt=0;
 80021f6:	602b      	str	r3, [r5, #0]
  							HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin,GPIO_PIN_SET);
 80021f8:	f001 fdcc 	bl	8003d94 <HAL_GPIO_WritePin>
  							TIM2->ARR=sRST_Delay;
 80021fc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  							TIM2->ARR=sDEF_Delay;
 8002200:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  						HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8002204:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  							TIM2->ARR=sDEF_Delay;
 8002208:	62da      	str	r2, [r3, #44]	; 0x2c
  						HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 800220a:	481a      	ldr	r0, [pc, #104]	; (8002274 <TIM2_IRQHandler+0x1b8>)
 800220c:	f001 fddc 	bl	8003dc8 <HAL_GPIO_TogglePin>
  						BoardStatus=sFaultFlag;
 8002210:	2303      	movs	r3, #3
 8002212:	7023      	strb	r3, [r4, #0]
  						SinWave=swNOP;
 8002214:	703b      	strb	r3, [r7, #0]
  						FaultWaitCnt=0;
 8002216:	2300      	movs	r3, #0
 8002218:	6033      	str	r3, [r6, #0]
 800221a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  					if ((buttonUpdate(&FaultFlag) == isPressed) || (buttonUpdate(&FaultFlag) == isPressedLong)
 800221c:	4816      	ldr	r0, [pc, #88]	; (8002278 <TIM2_IRQHandler+0x1bc>)
 800221e:	f7ff fbca 	bl	80019b6 <buttonUpdate>
 8002222:	2803      	cmp	r0, #3
 8002224:	d0de      	beq.n	80021e4 <TIM2_IRQHandler+0x128>
  						  SinWave=swNOP;
 8002226:	2103      	movs	r1, #3
  						  RstCnt=0;
 8002228:	2200      	movs	r2, #0
  						  FaultWaitCnt++;
 800222a:	6833      	ldr	r3, [r6, #0]
  						  SinWave=swNOP;
 800222c:	7039      	strb	r1, [r7, #0]
  						  FaultWaitCnt++;
 800222e:	3301      	adds	r3, #1
  						  if (FaultWaitCnt>=DelaySecBeforeStartAfterFault) {
 8002230:	2b09      	cmp	r3, #9
  						  RstCnt=0;
 8002232:	602a      	str	r2, [r5, #0]
  						  FaultWaitCnt++;
 8002234:	6033      	str	r3, [r6, #0]
  						  if (FaultWaitCnt>=DelaySecBeforeStartAfterFault) {
 8002236:	dd0f      	ble.n	8002258 <TIM2_IRQHandler+0x19c>
  							  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin,GPIO_PIN_RESET);
 8002238:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800223c:	480d      	ldr	r0, [pc, #52]	; (8002274 <TIM2_IRQHandler+0x1b8>)
 800223e:	f001 fda9 	bl	8003d94 <HAL_GPIO_WritePin>
  							  BoardStatus=sGEN;
 8002242:	2301      	movs	r3, #1
 8002244:	7023      	strb	r3, [r4, #0]
 8002246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  							HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin,GPIO_PIN_RESET);
 8002248:	2200      	movs	r2, #0
 800224a:	2120      	movs	r1, #32
 800224c:	4809      	ldr	r0, [pc, #36]	; (8002274 <TIM2_IRQHandler+0x1b8>)
 800224e:	f001 fda1 	bl	8003d94 <HAL_GPIO_WritePin>
  							TIM2->ARR=sDEF_Delay;
 8002252:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002256:	e7d3      	b.n	8002200 <TIM2_IRQHandler+0x144>
  							  BoardStatus=sFaultFlag;
 8002258:	7021      	strb	r1, [r4, #0]
  							  HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 800225a:	4806      	ldr	r0, [pc, #24]	; (8002274 <TIM2_IRQHandler+0x1b8>)
 800225c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
}
 8002260:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  							  HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8002264:	f001 bdb0 	b.w	8003dc8 <HAL_GPIO_TogglePin>
 8002268:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800226a:	bf00      	nop
 800226c:	20000734 	.word	0x20000734
 8002270:	20000424 	.word	0x20000424
 8002274:	40010c00 	.word	0x40010c00
 8002278:	20000608 	.word	0x20000608
 800227c:	20000428 	.word	0x20000428
 8002280:	200003c8 	.word	0x200003c8
 8002284:	200003d0 	.word	0x200003d0
 8002288:	20000408 	.word	0x20000408
 800228c:	20000410 	.word	0x20000410
 8002290:	200003ec 	.word	0x200003ec
 8002294:	200003f4 	.word	0x200003f4
 8002298:	200003d4 	.word	0x200003d4
 800229c:	200003dc 	.word	0x200003dc
 80022a0:	200003e8 	.word	0x200003e8
 80022a4:	200003cc 	.word	0x200003cc
 80022a8:	2000040c 	.word	0x2000040c
 80022ac:	200003f0 	.word	0x200003f0
 80022b0:	200003e4 	.word	0x200003e4
 80022b4:	20000454 	.word	0x20000454
 80022b8:	20000458 	.word	0x20000458
 80022bc:	20000448 	.word	0x20000448

080022c0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80022c0:	b538      	push	{r3, r4, r5, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022c2:	4c31      	ldr	r4, [pc, #196]	; (8002388 <TIM3_IRQHandler+0xc8>)
 80022c4:	4620      	mov	r0, r4
 80022c6:	f002 fd2a 	bl	8004d1e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  __HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 80022ca:	f06f 0201 	mvn.w	r2, #1
 80022ce:	6823      	ldr	r3, [r4, #0]
 80022d0:	611a      	str	r2, [r3, #16]

  	if ((SinWave==swStop) || (SinWave==swStart) || (SinWave==swNOP))  {
 80022d2:	4b2e      	ldr	r3, [pc, #184]	; (800238c <TIM3_IRQHandler+0xcc>)
 80022d4:	781a      	ldrb	r2, [r3, #0]
 80022d6:	b12a      	cbz	r2, 80022e4 <TIM3_IRQHandler+0x24>
 80022d8:	781a      	ldrb	r2, [r3, #0]
 80022da:	2a01      	cmp	r2, #1
 80022dc:	d002      	beq.n	80022e4 <TIM3_IRQHandler+0x24>
 80022de:	781a      	ldrb	r2, [r3, #0]
 80022e0:	2a03      	cmp	r2, #3
 80022e2:	d105      	bne.n	80022f0 <TIM3_IRQHandler+0x30>
   		TIM3->CCR2=0;
 80022e4:	2200      	movs	r2, #0
 80022e6:	492a      	ldr	r1, [pc, #168]	; (8002390 <TIM3_IRQHandler+0xd0>)
 80022e8:	638a      	str	r2, [r1, #56]	; 0x38
   		TIM3->CCR1=0;
 80022ea:	634a      	str	r2, [r1, #52]	; 0x34
   		//TIM1->CCR3=0;
   		sin_step=0;
 80022ec:	4929      	ldr	r1, [pc, #164]	; (8002394 <TIM3_IRQHandler+0xd4>)
 80022ee:	800a      	strh	r2, [r1, #0]
   	}

  	if (SinWave==swNOP) {return;}
 80022f0:	781a      	ldrb	r2, [r3, #0]
 80022f2:	2a03      	cmp	r2, #3
 80022f4:	d046      	beq.n	8002384 <TIM3_IRQHandler+0xc4>

     	if (SinWave==swStart)  {
 80022f6:	781a      	ldrb	r2, [r3, #0]
 80022f8:	4c27      	ldr	r4, [pc, #156]	; (8002398 <TIM3_IRQHandler+0xd8>)
 80022fa:	2a01      	cmp	r2, #1
     		SinWave=swGEN;
 80022fc:	bf04      	itt	eq
 80022fe:	2202      	moveq	r2, #2
 8002300:	701a      	strbeq	r2, [r3, #0]
     if (sinStatus==1) {
  	   TIM3->CCR1=0;
  	   TIM3->CCR2=GetSinus();
     }*/

      if  ((TIM1->CNT>=497) && (sinStatus==0) ){
 8002302:	4b26      	ldr	r3, [pc, #152]	; (800239c <TIM3_IRQHandler+0xdc>)
 8002304:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002306:	f5b2 7ff8 	cmp.w	r2, #496	; 0x1f0
 800230a:	d912      	bls.n	8002332 <TIM3_IRQHandler+0x72>
 800230c:	7822      	ldrb	r2, [r4, #0]
 800230e:	f002 05ff 	and.w	r5, r2, #255	; 0xff
 8002312:	b972      	cbnz	r2, 8002332 <TIM3_IRQHandler+0x72>
    	  	ReadTempValue();
 8002314:	f7fe fc10 	bl	8000b38 <ReadTempValue>
      	  	sinStatus=1;
 8002318:	2101      	movs	r1, #1
      	  	TIM3->CCR1=0;
 800231a:	4b1d      	ldr	r3, [pc, #116]	; (8002390 <TIM3_IRQHandler+0xd0>)
      	  	if (UpdateAmp_FLAG==0) {
 800231c:	4a20      	ldr	r2, [pc, #128]	; (80023a0 <TIM3_IRQHandler+0xe0>)
      	  	sinStatus=1;
 800231e:	7021      	strb	r1, [r4, #0]
      	  	TIM3->CCR1=0;
 8002320:	635d      	str	r5, [r3, #52]	; 0x34
      	  	if (UpdateAmp_FLAG==0) {
 8002322:	8813      	ldrh	r3, [r2, #0]
 8002324:	b29b      	uxth	r3, r3
 8002326:	b903      	cbnz	r3, 800232a <TIM3_IRQHandler+0x6a>
      	  		UpdateAmp_FLAG=1;
 8002328:	8011      	strh	r1, [r2, #0]
      	    }
      	  	sin_step=0;
 800232a:	2200      	movs	r2, #0
 800232c:	4b19      	ldr	r3, [pc, #100]	; (8002394 <TIM3_IRQHandler+0xd4>)
 800232e:	801a      	strh	r2, [r3, #0]
      	  	return;
 8002330:	bd38      	pop	{r3, r4, r5, pc}
      	  }

      	 if  ((TIM1->CNT>=998) && (sinStatus==1) ){
 8002332:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002334:	f240 33e5 	movw	r3, #997	; 0x3e5
 8002338:	429a      	cmp	r2, r3
 800233a:	d911      	bls.n	8002360 <TIM3_IRQHandler+0xa0>
 800233c:	7825      	ldrb	r5, [r4, #0]
 800233e:	b2ed      	uxtb	r5, r5
 8002340:	2d01      	cmp	r5, #1
 8002342:	d10d      	bne.n	8002360 <TIM3_IRQHandler+0xa0>
      		ReadTempValue();
 8002344:	f7fe fbf8 	bl	8000b38 <ReadTempValue>
      		sinStatus=0;
 8002348:	2300      	movs	r3, #0
      	   	TIM3->CCR2=0;
 800234a:	4a11      	ldr	r2, [pc, #68]	; (8002390 <TIM3_IRQHandler+0xd0>)
      	   	if (UpdateAmp_FLAG==0) {
 800234c:	4914      	ldr	r1, [pc, #80]	; (80023a0 <TIM3_IRQHandler+0xe0>)
      		sinStatus=0;
 800234e:	7023      	strb	r3, [r4, #0]
      	   	TIM3->CCR2=0;
 8002350:	6393      	str	r3, [r2, #56]	; 0x38
      	   	if (UpdateAmp_FLAG==0) {
 8002352:	880a      	ldrh	r2, [r1, #0]
 8002354:	b292      	uxth	r2, r2
 8002356:	b902      	cbnz	r2, 800235a <TIM3_IRQHandler+0x9a>
      	    	UpdateAmp_FLAG=1;
 8002358:	800d      	strh	r5, [r1, #0]
      	    }
      	   	sin_step=0;
 800235a:	4a0e      	ldr	r2, [pc, #56]	; (8002394 <TIM3_IRQHandler+0xd4>)
 800235c:	8013      	strh	r3, [r2, #0]
      	   	return;
 800235e:	bd38      	pop	{r3, r4, r5, pc}
      }

      	if (sinStatus==0) {
 8002360:	7823      	ldrb	r3, [r4, #0]
 8002362:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002366:	b923      	cbnz	r3, 8002372 <TIM3_IRQHandler+0xb2>
      		   TIM3->CCR2=0;
 8002368:	4d09      	ldr	r5, [pc, #36]	; (8002390 <TIM3_IRQHandler+0xd0>)
 800236a:	63aa      	str	r2, [r5, #56]	; 0x38
      		   TIM3->CCR1=GetSinus();
 800236c:	f7ff fa50 	bl	8001810 <GetSinus>
 8002370:	6368      	str	r0, [r5, #52]	; 0x34
      	   }
      	   if (sinStatus==1) {
 8002372:	7823      	ldrb	r3, [r4, #0]
 8002374:	2b01      	cmp	r3, #1
 8002376:	d105      	bne.n	8002384 <TIM3_IRQHandler+0xc4>
      		   TIM3->CCR1=0;
 8002378:	2300      	movs	r3, #0
 800237a:	4c05      	ldr	r4, [pc, #20]	; (8002390 <TIM3_IRQHandler+0xd0>)
 800237c:	6363      	str	r3, [r4, #52]	; 0x34
      		   TIM3->CCR2=GetSinus();
 800237e:	f7ff fa47 	bl	8001810 <GetSinus>
 8002382:	63a0      	str	r0, [r4, #56]	; 0x38
 8002384:	bd38      	pop	{r3, r4, r5, pc}
 8002386:	bf00      	nop
 8002388:	200006b4 	.word	0x200006b4
 800238c:	20000458 	.word	0x20000458
 8002390:	40000400 	.word	0x40000400
 8002394:	20000422 	.word	0x20000422
 8002398:	20000420 	.word	0x20000420
 800239c:	40012c00 	.word	0x40012c00
 80023a0:	2000045a 	.word	0x2000045a

080023a4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80023a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80023a6:	4c3f      	ldr	r4, [pc, #252]	; (80024a4 <TIM4_IRQHandler+0x100>)
 80023a8:	4620      	mov	r0, r4
 80023aa:	f002 fcb8 	bl	8004d1e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  __HAL_TIM_CLEAR_FLAG(&htim4, TIM_FLAG_UPDATE);
 80023ae:	f06f 0201 	mvn.w	r2, #1
 80023b2:	6823      	ldr	r3, [r4, #0]


    if ((buttonUpdate(&FaultFlag) == isPressed) || (buttonUpdate(&FaultFlag) == isPressedLong)) {
 80023b4:	483c      	ldr	r0, [pc, #240]	; (80024a8 <TIM4_IRQHandler+0x104>)
  __HAL_TIM_CLEAR_FLAG(&htim4, TIM_FLAG_UPDATE);
 80023b6:	611a      	str	r2, [r3, #16]
    if ((buttonUpdate(&FaultFlag) == isPressed) || (buttonUpdate(&FaultFlag) == isPressedLong)) {
 80023b8:	f7ff fafd 	bl	80019b6 <buttonUpdate>
 80023bc:	2802      	cmp	r0, #2
 80023be:	4c3b      	ldr	r4, [pc, #236]	; (80024ac <TIM4_IRQHandler+0x108>)
 80023c0:	d109      	bne.n	80023d6 <TIM4_IRQHandler+0x32>
  	  BoardStatus=sFaultFlag;
 80023c2:	2203      	movs	r2, #3
 80023c4:	4b3a      	ldr	r3, [pc, #232]	; (80024b0 <TIM4_IRQHandler+0x10c>)
 80023c6:	701a      	strb	r2, [r3, #0]
  	  FaultWaitCnt=0;
 80023c8:	2200      	movs	r2, #0
 80023ca:	4b3a      	ldr	r3, [pc, #232]	; (80024b4 <TIM4_IRQHandler+0x110>)
 80023cc:	601a      	str	r2, [r3, #0]
  		  if (SinWave!=swGEN) {
 80023ce:	7823      	ldrb	r3, [r4, #0]
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d131      	bne.n	8002438 <TIM4_IRQHandler+0x94>
 80023d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((buttonUpdate(&FaultFlag) == isPressed) || (buttonUpdate(&FaultFlag) == isPressedLong)) {
 80023d6:	4834      	ldr	r0, [pc, #208]	; (80024a8 <TIM4_IRQHandler+0x104>)
 80023d8:	f7ff faed 	bl	80019b6 <buttonUpdate>
 80023dc:	2803      	cmp	r0, #3
 80023de:	d0f0      	beq.n	80023c2 <TIM4_IRQHandler+0x1e>
  		  }
    } else {
  	  //BoardStatus=sGEN;
    }

    	  if ((SinWave==swNOP) && (BoardStatus == sGEN) && (AMP_BLOCKED==0)
 80023e0:	7823      	ldrb	r3, [r4, #0]
 80023e2:	4e35      	ldr	r6, [pc, #212]	; (80024b8 <TIM4_IRQHandler+0x114>)
 80023e4:	2b03      	cmp	r3, #3
 80023e6:	d12a      	bne.n	800243e <TIM4_IRQHandler+0x9a>
 80023e8:	4b31      	ldr	r3, [pc, #196]	; (80024b0 <TIM4_IRQHandler+0x10c>)
 80023ea:	781f      	ldrb	r7, [r3, #0]
 80023ec:	b2ff      	uxtb	r7, r7
 80023ee:	2f01      	cmp	r7, #1
 80023f0:	d125      	bne.n	800243e <TIM4_IRQHandler+0x9a>
 80023f2:	4b32      	ldr	r3, [pc, #200]	; (80024bc <TIM4_IRQHandler+0x118>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	bb13      	cbnz	r3, 800243e <TIM4_IRQHandler+0x9a>
    			  && (DC_BLOCKED==0) && (VOUT_BLOCKED==0)  && (IOUT_BLOCKED==0) && (EEPROM_FLAG==0)) {
 80023f8:	4b31      	ldr	r3, [pc, #196]	; (80024c0 <TIM4_IRQHandler+0x11c>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	b9fb      	cbnz	r3, 800243e <TIM4_IRQHandler+0x9a>
 80023fe:	4b31      	ldr	r3, [pc, #196]	; (80024c4 <TIM4_IRQHandler+0x120>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	b9e3      	cbnz	r3, 800243e <TIM4_IRQHandler+0x9a>
 8002404:	4b30      	ldr	r3, [pc, #192]	; (80024c8 <TIM4_IRQHandler+0x124>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	b9cb      	cbnz	r3, 800243e <TIM4_IRQHandler+0x9a>
 800240a:	4b30      	ldr	r3, [pc, #192]	; (80024cc <TIM4_IRQHandler+0x128>)
 800240c:	681d      	ldr	r5, [r3, #0]
 800240e:	b9b5      	cbnz	r5, 800243e <TIM4_IRQHandler+0x9a>
  	//#ifndef AMP_PROTECTION
    	  //if ((SinWave==swNOP) && (BoardStatus == sGEN)) {
  	//#endif
    	  sin_step=0;
    	  	  if  (buttonUpdate(&DevModeKey2) == isPressedLong) {
 8002410:	482f      	ldr	r0, [pc, #188]	; (80024d0 <TIM4_IRQHandler+0x12c>)
    	  sin_step=0;
 8002412:	8035      	strh	r5, [r6, #0]
    	  	  if  (buttonUpdate(&DevModeKey2) == isPressedLong) {
 8002414:	f7ff facf 	bl	80019b6 <buttonUpdate>
 8002418:	2803      	cmp	r0, #3
 800241a:	d110      	bne.n	800243e <TIM4_IRQHandler+0x9a>
      		SinWave=swStart;
      		TIM3->CCR2=0;
 800241c:	4b2d      	ldr	r3, [pc, #180]	; (80024d4 <TIM4_IRQHandler+0x130>)
      		SinWave=swStart;
 800241e:	7027      	strb	r7, [r4, #0]
      		TIM3->CCR2=0;
 8002420:	639d      	str	r5, [r3, #56]	; 0x38
      		 		TIM3->CCR1=0;
 8002422:	635d      	str	r5, [r3, #52]	; 0x34
      		 		TIM1->CCR3=0;
 8002424:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 8002428:	63dd      	str	r5, [r3, #60]	; 0x3c
      		 		sin_step=0;
 800242a:	8035      	strh	r5, [r6, #0]
      		PWM_50Hz_ON();
 800242c:	f7ff f8ac 	bl	8001588 <PWM_50Hz_ON>
    	    		sin_step = 0;
    	    	}*/


  /* USER CODE END TIM4_IRQn 1 */
}
 8002430:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      		PWM_Sinus_ON();
 8002434:	f7ff b8f4 	b.w	8001620 <PWM_Sinus_ON>
  			  SinWave=swGEN;
 8002438:	2302      	movs	r3, #2
 800243a:	7023      	strb	r3, [r4, #0]
 800243c:	e7d0      	b.n	80023e0 <TIM4_IRQHandler+0x3c>
    if (SinWave==swGEN) {
 800243e:	7823      	ldrb	r3, [r4, #0]
 8002440:	2b02      	cmp	r3, #2
 8002442:	d128      	bne.n	8002496 <TIM4_IRQHandler+0xf2>
  				if (  (BoardStatus == sFaultFlag) || (buttonUpdate(&DevModeKey2) == isReleased)
 8002444:	4b1a      	ldr	r3, [pc, #104]	; (80024b0 <TIM4_IRQHandler+0x10c>)
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	2b03      	cmp	r3, #3
 800244a:	d10f      	bne.n	800246c <TIM4_IRQHandler+0xc8>
  		  SinWave=swNOP;
 800244c:	2303      	movs	r3, #3
 800244e:	7023      	strb	r3, [r4, #0]
  		  	  	TIM3->CCR2=0;
 8002450:	2300      	movs	r3, #0
 8002452:	4a20      	ldr	r2, [pc, #128]	; (80024d4 <TIM4_IRQHandler+0x130>)
 8002454:	6393      	str	r3, [r2, #56]	; 0x38
  		   		TIM3->CCR1=0;
 8002456:	6353      	str	r3, [r2, #52]	; 0x34
  		   		TIM1->CCR3=0;
 8002458:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800245c:	63d3      	str	r3, [r2, #60]	; 0x3c
  		   		sin_step=0;
 800245e:	8033      	strh	r3, [r6, #0]
  		  PWM_50Hz_OFF();
 8002460:	f7ff f899 	bl	8001596 <PWM_50Hz_OFF>
}
 8002464:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  		  PWM_Sinus_OFF();
 8002468:	f7ff b8e1 	b.w	800162e <PWM_Sinus_OFF>
  				if (  (BoardStatus == sFaultFlag) || (buttonUpdate(&DevModeKey2) == isReleased)
 800246c:	4818      	ldr	r0, [pc, #96]	; (80024d0 <TIM4_IRQHandler+0x12c>)
 800246e:	f7ff faa2 	bl	80019b6 <buttonUpdate>
 8002472:	2804      	cmp	r0, #4
 8002474:	d0ea      	beq.n	800244c <TIM4_IRQHandler+0xa8>
  						|| (AMP_BLOCKED==1)  || (DC_BLOCKED==1) || (VOUT_BLOCKED==1)  || (IOUT_BLOCKED==1)) {
 8002476:	4b11      	ldr	r3, [pc, #68]	; (80024bc <TIM4_IRQHandler+0x118>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2b01      	cmp	r3, #1
 800247c:	d0e6      	beq.n	800244c <TIM4_IRQHandler+0xa8>
 800247e:	4b10      	ldr	r3, [pc, #64]	; (80024c0 <TIM4_IRQHandler+0x11c>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d0e2      	beq.n	800244c <TIM4_IRQHandler+0xa8>
 8002486:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <TIM4_IRQHandler+0x120>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	2b01      	cmp	r3, #1
 800248c:	d0de      	beq.n	800244c <TIM4_IRQHandler+0xa8>
 800248e:	4b0e      	ldr	r3, [pc, #56]	; (80024c8 <TIM4_IRQHandler+0x124>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	2b01      	cmp	r3, #1
 8002494:	d0da      	beq.n	800244c <TIM4_IRQHandler+0xa8>
    	  	  	  CheckV_Feedback();
 8002496:	f7fe fcd3 	bl	8000e40 <CheckV_Feedback>
    	  	  	  sin_step++;
 800249a:	8833      	ldrh	r3, [r6, #0]
 800249c:	3301      	adds	r3, #1
 800249e:	b29b      	uxth	r3, r3
 80024a0:	8033      	strh	r3, [r6, #0]
 80024a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024a4:	20000674 	.word	0x20000674
 80024a8:	20000608 	.word	0x20000608
 80024ac:	20000458 	.word	0x20000458
 80024b0:	20000424 	.word	0x20000424
 80024b4:	20000448 	.word	0x20000448
 80024b8:	20000422 	.word	0x20000422
 80024bc:	200003c8 	.word	0x200003c8
 80024c0:	200003d4 	.word	0x200003d4
 80024c4:	20000408 	.word	0x20000408
 80024c8:	200003ec 	.word	0x200003ec
 80024cc:	20000444 	.word	0x20000444
 80024d0:	20000624 	.word	0x20000624
 80024d4:	40000400 	.word	0x40000400

080024d8 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80024d8:	4801      	ldr	r0, [pc, #4]	; (80024e0 <USART1_IRQHandler+0x8>)
 80024da:	f003 baa9 	b.w	8005a30 <HAL_UART_IRQHandler>
 80024de:	bf00      	nop
 80024e0:	200007b8 	.word	0x200007b8

080024e4 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80024e4:	4b0f      	ldr	r3, [pc, #60]	; (8002524 <SystemInit+0x40>)
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	f042 0201 	orr.w	r2, r2, #1
 80024ec:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80024ee:	6859      	ldr	r1, [r3, #4]
 80024f0:	4a0d      	ldr	r2, [pc, #52]	; (8002528 <SystemInit+0x44>)
 80024f2:	400a      	ands	r2, r1
 80024f4:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80024fc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002500:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002508:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800250a:	685a      	ldr	r2, [r3, #4]
 800250c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002510:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002512:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002516:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002518:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800251c:	4b03      	ldr	r3, [pc, #12]	; (800252c <SystemInit+0x48>)
 800251e:	609a      	str	r2, [r3, #8]
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	40021000 	.word	0x40021000
 8002528:	f8ff0000 	.word	0xf8ff0000
 800252c:	e000ed00 	.word	0xe000ed00

08002530 <MX_TIM2_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002530:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002532:	2210      	movs	r2, #16
 8002534:	2100      	movs	r1, #0
 8002536:	a802      	add	r0, sp, #8
 8002538:	f003 fb6c 	bl	8005c14 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800253c:	2300      	movs	r3, #0

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 35999;
 800253e:	f648 429f 	movw	r2, #35999	; 0x8c9f
 8002542:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 8002546:	4814      	ldr	r0, [pc, #80]	; (8002598 <MX_TIM2_Init+0x68>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002548:	9300      	str	r3, [sp, #0]
 800254a:	9301      	str	r3, [sp, #4]
  htim2.Init.Prescaler = 35999;
 800254c:	e880 0006 	stmia.w	r0, {r1, r2}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002550:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 1000;
 8002552:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002556:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002558:	2380      	movs	r3, #128	; 0x80
  htim2.Init.Period = 1000;
 800255a:	60c2      	str	r2, [r0, #12]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800255c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800255e:	f002 fcb9 	bl	8004ed4 <HAL_TIM_Base_Init>
 8002562:	b108      	cbz	r0, 8002568 <MX_TIM2_Init+0x38>
  {
    Error_Handler();
 8002564:	f7ff fcde 	bl	8001f24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002568:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800256c:	a902      	add	r1, sp, #8
 800256e:	480a      	ldr	r0, [pc, #40]	; (8002598 <MX_TIM2_Init+0x68>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002570:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002572:	f002 f9af 	bl	80048d4 <HAL_TIM_ConfigClockSource>
 8002576:	b108      	cbz	r0, 800257c <MX_TIM2_Init+0x4c>
  {
    Error_Handler();
 8002578:	f7ff fcd4 	bl	8001f24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800257c:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800257e:	4669      	mov	r1, sp
 8002580:	4805      	ldr	r0, [pc, #20]	; (8002598 <MX_TIM2_Init+0x68>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002582:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002584:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002586:	f002 fffd 	bl	8005584 <HAL_TIMEx_MasterConfigSynchronization>
 800258a:	b108      	cbz	r0, 8002590 <MX_TIM2_Init+0x60>
  {
    Error_Handler();
 800258c:	f7ff fcca 	bl	8001f24 <Error_Handler>
  }

}
 8002590:	b007      	add	sp, #28
 8002592:	f85d fb04 	ldr.w	pc, [sp], #4
 8002596:	bf00      	nop
 8002598:	20000734 	.word	0x20000734

0800259c <MX_TIM4_Init>:
  HAL_TIM_MspPostInit(&htim3);

}
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800259c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800259e:	2210      	movs	r2, #16
 80025a0:	2100      	movs	r1, #0
 80025a2:	a802      	add	r0, sp, #8
 80025a4:	f003 fb36 	bl	8005c14 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025a8:	2300      	movs	r3, #0

  htim4.Instance = TIM4;
 80025aa:	4814      	ldr	r0, [pc, #80]	; (80025fc <MX_TIM4_Init+0x60>)
 80025ac:	4a14      	ldr	r2, [pc, #80]	; (8002600 <MX_TIM4_Init+0x64>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025ae:	9300      	str	r3, [sp, #0]
  htim4.Init.Prescaler = 0;
 80025b0:	e880 000c 	stmia.w	r0, {r2, r3}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025b4:	9301      	str	r3, [sp, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025b6:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 1000;
 80025b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025bc:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025be:	2380      	movs	r3, #128	; 0x80
  htim4.Init.Period = 1000;
 80025c0:	60c2      	str	r2, [r0, #12]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80025c2:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80025c4:	f002 fc86 	bl	8004ed4 <HAL_TIM_Base_Init>
 80025c8:	b108      	cbz	r0, 80025ce <MX_TIM4_Init+0x32>
  {
    Error_Handler();
 80025ca:	f7ff fcab 	bl	8001f24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80025d2:	a902      	add	r1, sp, #8
 80025d4:	4809      	ldr	r0, [pc, #36]	; (80025fc <MX_TIM4_Init+0x60>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025d6:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80025d8:	f002 f97c 	bl	80048d4 <HAL_TIM_ConfigClockSource>
 80025dc:	b108      	cbz	r0, 80025e2 <MX_TIM4_Init+0x46>
  {
    Error_Handler();
 80025de:	f7ff fca1 	bl	8001f24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025e2:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80025e4:	4669      	mov	r1, sp
 80025e6:	4805      	ldr	r0, [pc, #20]	; (80025fc <MX_TIM4_Init+0x60>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025e8:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025ea:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80025ec:	f002 ffca 	bl	8005584 <HAL_TIMEx_MasterConfigSynchronization>
 80025f0:	b108      	cbz	r0, 80025f6 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 80025f2:	f7ff fc97 	bl	8001f24 <Error_Handler>
  }

}
 80025f6:	b007      	add	sp, #28
 80025f8:	f85d fb04 	ldr.w	pc, [sp], #4
 80025fc:	20000674 	.word	0x20000674
 8002600:	40000800 	.word	0x40000800

08002604 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002604:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(tim_baseHandle->Instance==TIM1)
 8002606:	6803      	ldr	r3, [r0, #0]
 8002608:	4a2e      	ldr	r2, [pc, #184]	; (80026c4 <HAL_TIM_Base_MspInit+0xc0>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d11c      	bne.n	8002648 <HAL_TIM_Base_MspInit+0x44>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800260e:	4b2e      	ldr	r3, [pc, #184]	; (80026c8 <HAL_TIM_Base_MspInit+0xc4>)

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8002610:	2018      	movs	r0, #24
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002612:	699a      	ldr	r2, [r3, #24]
 8002614:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002618:	619a      	str	r2, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 800261a:	2200      	movs	r2, #0
    __HAL_RCC_TIM1_CLK_ENABLE();
 800261c:	699b      	ldr	r3, [r3, #24]
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 800261e:	4611      	mov	r1, r2
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002620:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002624:	9300      	str	r3, [sp, #0]
 8002626:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8002628:	f000 fdc4 	bl	80031b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 800262c:	2018      	movs	r0, #24
 800262e:	f000 fe03 	bl	8003238 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8002632:	2200      	movs	r2, #0
 8002634:	2019      	movs	r0, #25
 8002636:	4611      	mov	r1, r2
 8002638:	f000 fdbc 	bl	80031b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800263c:	2019      	movs	r0, #25
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800263e:	f000 fdfb 	bl	8003238 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002642:	b005      	add	sp, #20
 8002644:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM2)
 8002648:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800264c:	d111      	bne.n	8002672 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800264e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002652:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 3);
 8002654:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002656:	f042 0201 	orr.w	r2, r2, #1
 800265a:	61da      	str	r2, [r3, #28]
 800265c:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 3);
 800265e:	2203      	movs	r2, #3
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002660:	f003 0301 	and.w	r3, r3, #1
 8002664:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 3);
 8002666:	2101      	movs	r1, #1
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002668:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 3);
 800266a:	f000 fda3 	bl	80031b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800266e:	201c      	movs	r0, #28
 8002670:	e7e5      	b.n	800263e <HAL_TIM_Base_MspInit+0x3a>
  else if(tim_baseHandle->Instance==TIM3)
 8002672:	4a16      	ldr	r2, [pc, #88]	; (80026cc <HAL_TIM_Base_MspInit+0xc8>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d110      	bne.n	800269a <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002678:	4b13      	ldr	r3, [pc, #76]	; (80026c8 <HAL_TIM_Base_MspInit+0xc4>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800267a:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 800267c:	69da      	ldr	r2, [r3, #28]
 800267e:	f042 0202 	orr.w	r2, r2, #2
 8002682:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002684:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002686:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002688:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 800268a:	f003 0302 	and.w	r3, r3, #2
 800268e:	9302      	str	r3, [sp, #8]
 8002690:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002692:	f000 fd8f 	bl	80031b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002696:	201d      	movs	r0, #29
 8002698:	e7d1      	b.n	800263e <HAL_TIM_Base_MspInit+0x3a>
  else if(tim_baseHandle->Instance==TIM4)
 800269a:	4a0d      	ldr	r2, [pc, #52]	; (80026d0 <HAL_TIM_Base_MspInit+0xcc>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d1d0      	bne.n	8002642 <HAL_TIM_Base_MspInit+0x3e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026a0:	4b09      	ldr	r3, [pc, #36]	; (80026c8 <HAL_TIM_Base_MspInit+0xc4>)
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 80026a2:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026a4:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 80026a6:	2101      	movs	r1, #1
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026a8:	f042 0204 	orr.w	r2, r2, #4
 80026ac:	61da      	str	r2, [r3, #28]
 80026ae:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 80026b0:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026b2:	f003 0304 	and.w	r3, r3, #4
 80026b6:	9303      	str	r3, [sp, #12]
 80026b8:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 80026ba:	f000 fd7b 	bl	80031b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80026be:	201e      	movs	r0, #30
 80026c0:	e7bd      	b.n	800263e <HAL_TIM_Base_MspInit+0x3a>
 80026c2:	bf00      	nop
 80026c4:	40012c00 	.word	0x40012c00
 80026c8:	40021000 	.word	0x40021000
 80026cc:	40000400 	.word	0x40000400
 80026d0:	40000800 	.word	0x40000800

080026d4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d4:	2210      	movs	r2, #16
{
 80026d6:	b530      	push	{r4, r5, lr}
 80026d8:	4604      	mov	r4, r0
 80026da:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026dc:	eb0d 0002 	add.w	r0, sp, r2
 80026e0:	2100      	movs	r1, #0
 80026e2:	f003 fa97 	bl	8005c14 <memset>
  if(timHandle->Instance==TIM1)
 80026e6:	6823      	ldr	r3, [r4, #0]
 80026e8:	4a25      	ldr	r2, [pc, #148]	; (8002780 <HAL_TIM_MspPostInit+0xac>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d12f      	bne.n	800274e <HAL_TIM_MspPostInit+0x7a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
    /**TIM1 GPIO Configuration    
    PB1     ------> TIM1_CH3N
    PA10     ------> TIM1_CH3 
    */
    GPIO_InitStruct.Pin = CH4_Pin;
 80026ee:	2402      	movs	r4, #2
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026f0:	2503      	movs	r5, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026f2:	4b24      	ldr	r3, [pc, #144]	; (8002784 <HAL_TIM_MspPostInit+0xb0>)
    HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 80026f4:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026f6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 80026f8:	4823      	ldr	r0, [pc, #140]	; (8002788 <HAL_TIM_MspPostInit+0xb4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026fa:	f042 0208 	orr.w	r2, r2, #8
 80026fe:	619a      	str	r2, [r3, #24]
 8002700:	699a      	ldr	r2, [r3, #24]
 8002702:	f002 0208 	and.w	r2, r2, #8
 8002706:	9201      	str	r2, [sp, #4]
 8002708:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800270a:	699a      	ldr	r2, [r3, #24]
 800270c:	f042 0204 	orr.w	r2, r2, #4
 8002710:	619a      	str	r2, [r3, #24]
 8002712:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Pin = CH4_Pin;
 8002714:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002716:	f003 0304 	and.w	r3, r3, #4
 800271a:	9302      	str	r3, [sp, #8]
 800271c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800271e:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002720:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8002722:	f001 f9b9 	bl	8003a98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CH3_Pin;
 8002726:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(CH3_GPIO_Port, &GPIO_InitStruct);
 800272a:	a904      	add	r1, sp, #16
 800272c:	4817      	ldr	r0, [pc, #92]	; (800278c <HAL_TIM_MspPostInit+0xb8>)
    GPIO_InitStruct.Pin = CH3_Pin;
 800272e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002730:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002732:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(CH3_GPIO_Port, &GPIO_InitStruct);
 8002734:	f001 f9b0 	bl	8003a98 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM1_PARTIAL();
 8002738:	4a15      	ldr	r2, [pc, #84]	; (8002790 <HAL_TIM_MspPostInit+0xbc>)
 800273a:	6853      	ldr	r3, [r2, #4]
 800273c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002740:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002744:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002748:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800274a:	b009      	add	sp, #36	; 0x24
 800274c:	bd30      	pop	{r4, r5, pc}
  else if(timHandle->Instance==TIM3)
 800274e:	4a11      	ldr	r2, [pc, #68]	; (8002794 <HAL_TIM_MspPostInit+0xc0>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d1fa      	bne.n	800274a <HAL_TIM_MspPostInit+0x76>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002754:	4b0b      	ldr	r3, [pc, #44]	; (8002784 <HAL_TIM_MspPostInit+0xb0>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002756:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002758:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800275a:	480c      	ldr	r0, [pc, #48]	; (800278c <HAL_TIM_MspPostInit+0xb8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800275c:	f042 0204 	orr.w	r2, r2, #4
 8002760:	619a      	str	r2, [r3, #24]
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	f003 0304 	and.w	r3, r3, #4
 8002768:	9303      	str	r3, [sp, #12]
 800276a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = CH1_Pin|CH2_Pin;
 800276c:	23c0      	movs	r3, #192	; 0xc0
 800276e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002770:	2302      	movs	r3, #2
 8002772:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002774:	2303      	movs	r3, #3
 8002776:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002778:	f001 f98e 	bl	8003a98 <HAL_GPIO_Init>
}
 800277c:	e7e5      	b.n	800274a <HAL_TIM_MspPostInit+0x76>
 800277e:	bf00      	nop
 8002780:	40012c00 	.word	0x40012c00
 8002784:	40021000 	.word	0x40021000
 8002788:	40010c00 	.word	0x40010c00
 800278c:	40010800 	.word	0x40010800
 8002790:	40010000 	.word	0x40010000
 8002794:	40000400 	.word	0x40000400

08002798 <MX_TIM1_Init>:
{
 8002798:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800279a:	2400      	movs	r4, #0
{
 800279c:	b094      	sub	sp, #80	; 0x50
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800279e:	2210      	movs	r2, #16
 80027a0:	2100      	movs	r1, #0
 80027a2:	a802      	add	r0, sp, #8
 80027a4:	f003 fa36 	bl	8005c14 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027a8:	221c      	movs	r2, #28
 80027aa:	4621      	mov	r1, r4
 80027ac:	a806      	add	r0, sp, #24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027ae:	9400      	str	r4, [sp, #0]
 80027b0:	9401      	str	r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027b2:	f003 fa2f 	bl	8005c14 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80027b6:	221c      	movs	r2, #28
 80027b8:	4621      	mov	r1, r4
 80027ba:	a80d      	add	r0, sp, #52	; 0x34
 80027bc:	f003 fa2a 	bl	8005c14 <memset>
  htim1.Init.Prescaler = 1439;
 80027c0:	f240 539f 	movw	r3, #1439	; 0x59f
  htim1.Instance = TIM1;
 80027c4:	482a      	ldr	r0, [pc, #168]	; (8002870 <MX_TIM1_Init+0xd8>)
  htim1.Init.Prescaler = 1439;
 80027c6:	4a2b      	ldr	r2, [pc, #172]	; (8002874 <MX_TIM1_Init+0xdc>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027c8:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 1439;
 80027ca:	e880 000c 	stmia.w	r0, {r2, r3}
  htim1.Init.Period = 1000;
 80027ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027d2:	60c3      	str	r3, [r0, #12]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80027d4:	2380      	movs	r3, #128	; 0x80
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027d6:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 80027d8:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80027da:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80027dc:	f002 fb7a 	bl	8004ed4 <HAL_TIM_Base_Init>
 80027e0:	b108      	cbz	r0, 80027e6 <MX_TIM1_Init+0x4e>
    Error_Handler();
 80027e2:	f7ff fb9f 	bl	8001f24 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80027ea:	a902      	add	r1, sp, #8
 80027ec:	4820      	ldr	r0, [pc, #128]	; (8002870 <MX_TIM1_Init+0xd8>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027ee:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80027f0:	f002 f870 	bl	80048d4 <HAL_TIM_ConfigClockSource>
 80027f4:	b108      	cbz	r0, 80027fa <MX_TIM1_Init+0x62>
    Error_Handler();
 80027f6:	f7ff fb95 	bl	8001f24 <Error_Handler>
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80027fa:	481d      	ldr	r0, [pc, #116]	; (8002870 <MX_TIM1_Init+0xd8>)
 80027fc:	f002 fbbe 	bl	8004f7c <HAL_TIM_OC_Init>
 8002800:	b108      	cbz	r0, 8002806 <MX_TIM1_Init+0x6e>
    Error_Handler();
 8002802:	f7ff fb8f 	bl	8001f24 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002806:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002808:	4669      	mov	r1, sp
 800280a:	4819      	ldr	r0, [pc, #100]	; (8002870 <MX_TIM1_Init+0xd8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800280c:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800280e:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002810:	f002 feb8 	bl	8005584 <HAL_TIMEx_MasterConfigSynchronization>
 8002814:	b108      	cbz	r0, 800281a <MX_TIM1_Init+0x82>
    Error_Handler();
 8002816:	f7ff fb85 	bl	8001f24 <Error_Handler>
  sConfigOC.Pulse = 500;
 800281a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800281e:	9307      	str	r3, [sp, #28]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 8002820:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002824:	2208      	movs	r2, #8
 8002826:	a906      	add	r1, sp, #24
 8002828:	4811      	ldr	r0, [pc, #68]	; (8002870 <MX_TIM1_Init+0xd8>)
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800282a:	9406      	str	r4, [sp, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800282c:	9408      	str	r4, [sp, #32]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800282e:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002830:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 8002832:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.OCNIdleState = TIM_OCIDLESTATE_SET;
 8002834:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002836:	f002 fc9f 	bl	8005178 <HAL_TIM_OC_ConfigChannel>
 800283a:	b108      	cbz	r0, 8002840 <MX_TIM1_Init+0xa8>
    Error_Handler();
 800283c:	f7ff fb72 	bl	8001f24 <Error_Handler>
  sBreakDeadTimeConfig.DeadTime = 0b01011111;
 8002840:	225f      	movs	r2, #95	; 0x5f
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002842:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.DeadTime = 0b01011111;
 8002844:	9210      	str	r2, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002846:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800284a:	a90d      	add	r1, sp, #52	; 0x34
 800284c:	4808      	ldr	r0, [pc, #32]	; (8002870 <MX_TIM1_Init+0xd8>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800284e:	930d      	str	r3, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002850:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002852:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002854:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002856:	9212      	str	r2, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002858:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800285a:	f002 fe1f 	bl	800549c <HAL_TIMEx_ConfigBreakDeadTime>
 800285e:	b108      	cbz	r0, 8002864 <MX_TIM1_Init+0xcc>
    Error_Handler();
 8002860:	f7ff fb60 	bl	8001f24 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8002864:	4802      	ldr	r0, [pc, #8]	; (8002870 <MX_TIM1_Init+0xd8>)
 8002866:	f7ff ff35 	bl	80026d4 <HAL_TIM_MspPostInit>
}
 800286a:	b014      	add	sp, #80	; 0x50
 800286c:	bd10      	pop	{r4, pc}
 800286e:	bf00      	nop
 8002870:	200006f4 	.word	0x200006f4
 8002874:	40012c00 	.word	0x40012c00

08002878 <MX_TIM3_Init>:
{
 8002878:	b510      	push	{r4, lr}
 800287a:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800287c:	2210      	movs	r2, #16
 800287e:	2100      	movs	r1, #0
 8002880:	a803      	add	r0, sp, #12
 8002882:	f003 f9c7 	bl	8005c14 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002886:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002888:	221c      	movs	r2, #28
 800288a:	4621      	mov	r1, r4
 800288c:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002890:	9401      	str	r4, [sp, #4]
 8002892:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002894:	f003 f9be 	bl	8005c14 <memset>
  htim3.Instance = TIM3;
 8002898:	4821      	ldr	r0, [pc, #132]	; (8002920 <MX_TIM3_Init+0xa8>)
 800289a:	4b22      	ldr	r3, [pc, #136]	; (8002924 <MX_TIM3_Init+0xac>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800289c:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 0;
 800289e:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.Period = 1000;
 80028a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028a6:	60c3      	str	r3, [r0, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028a8:	2380      	movs	r3, #128	; 0x80
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028aa:	6104      	str	r4, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028ac:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80028ae:	f002 fb11 	bl	8004ed4 <HAL_TIM_Base_Init>
 80028b2:	b108      	cbz	r0, 80028b8 <MX_TIM3_Init+0x40>
    Error_Handler();
 80028b4:	f7ff fb36 	bl	8001f24 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028bc:	a903      	add	r1, sp, #12
 80028be:	4818      	ldr	r0, [pc, #96]	; (8002920 <MX_TIM3_Init+0xa8>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028c0:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028c2:	f002 f807 	bl	80048d4 <HAL_TIM_ConfigClockSource>
 80028c6:	b108      	cbz	r0, 80028cc <MX_TIM3_Init+0x54>
    Error_Handler();
 80028c8:	f7ff fb2c 	bl	8001f24 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80028cc:	4814      	ldr	r0, [pc, #80]	; (8002920 <MX_TIM3_Init+0xa8>)
 80028ce:	f002 fbad 	bl	800502c <HAL_TIM_PWM_Init>
 80028d2:	b108      	cbz	r0, 80028d8 <MX_TIM3_Init+0x60>
    Error_Handler();
 80028d4:	f7ff fb26 	bl	8001f24 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028d8:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028da:	a901      	add	r1, sp, #4
 80028dc:	4810      	ldr	r0, [pc, #64]	; (8002920 <MX_TIM3_Init+0xa8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028de:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028e0:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028e2:	f002 fe4f 	bl	8005584 <HAL_TIMEx_MasterConfigSynchronization>
 80028e6:	b108      	cbz	r0, 80028ec <MX_TIM3_Init+0x74>
    Error_Handler();
 80028e8:	f7ff fb1c 	bl	8001f24 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028ec:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028ee:	2200      	movs	r2, #0
 80028f0:	a907      	add	r1, sp, #28
 80028f2:	480b      	ldr	r0, [pc, #44]	; (8002920 <MX_TIM3_Init+0xa8>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028f4:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 80028f6:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028f8:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028fa:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028fc:	f002 fce6 	bl	80052cc <HAL_TIM_PWM_ConfigChannel>
 8002900:	b108      	cbz	r0, 8002906 <MX_TIM3_Init+0x8e>
    Error_Handler();
 8002902:	f7ff fb0f 	bl	8001f24 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002906:	2204      	movs	r2, #4
 8002908:	a907      	add	r1, sp, #28
 800290a:	4805      	ldr	r0, [pc, #20]	; (8002920 <MX_TIM3_Init+0xa8>)
 800290c:	f002 fcde 	bl	80052cc <HAL_TIM_PWM_ConfigChannel>
 8002910:	b108      	cbz	r0, 8002916 <MX_TIM3_Init+0x9e>
    Error_Handler();
 8002912:	f7ff fb07 	bl	8001f24 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8002916:	4802      	ldr	r0, [pc, #8]	; (8002920 <MX_TIM3_Init+0xa8>)
 8002918:	f7ff fedc 	bl	80026d4 <HAL_TIM_MspPostInit>
}
 800291c:	b00e      	add	sp, #56	; 0x38
 800291e:	bd10      	pop	{r4, pc}
 8002920:	200006b4 	.word	0x200006b4
 8002924:	40000400 	.word	0x40000400

08002928 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002928:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
 800292a:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart1.Instance = USART1;
 800292e:	480a      	ldr	r0, [pc, #40]	; (8002958 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 8002930:	4b0a      	ldr	r3, [pc, #40]	; (800295c <MX_USART1_UART_Init+0x34>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002932:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 8002934:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002938:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 800293a:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800293c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800293e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002940:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002942:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002944:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002946:	f002 ff4d 	bl	80057e4 <HAL_UART_Init>
 800294a:	b118      	cbz	r0, 8002954 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 800294c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002950:	f7ff bae8 	b.w	8001f24 <Error_Handler>
 8002954:	bd08      	pop	{r3, pc}
 8002956:	bf00      	nop
 8002958:	200007b8 	.word	0x200007b8
 800295c:	40013800 	.word	0x40013800

08002960 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002964:	2710      	movs	r7, #16
{
 8002966:	4606      	mov	r6, r0
 8002968:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800296a:	463a      	mov	r2, r7
 800296c:	2100      	movs	r1, #0
 800296e:	a802      	add	r0, sp, #8
 8002970:	f003 f950 	bl	8005c14 <memset>
  if(uartHandle->Instance==USART1)
 8002974:	6832      	ldr	r2, [r6, #0]
 8002976:	4b28      	ldr	r3, [pc, #160]	; (8002a18 <HAL_UART_MspInit+0xb8>)
 8002978:	429a      	cmp	r2, r3
 800297a:	d14a      	bne.n	8002a12 <HAL_UART_MspInit+0xb2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800297c:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002980:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(TX_GPIO_Port, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002982:	2500      	movs	r5, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8002984:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002988:	619a      	str	r2, [r3, #24]
 800298a:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = RX_Pin;
 800298c:	f04f 0880 	mov.w	r8, #128	; 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 8002990:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002994:	9200      	str	r2, [sp, #0]
 8002996:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002998:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(TX_GPIO_Port, &GPIO_InitStruct);
 800299a:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800299c:	f042 0208 	orr.w	r2, r2, #8
 80029a0:	619a      	str	r2, [r3, #24]
 80029a2:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(TX_GPIO_Port, &GPIO_InitStruct);
 80029a4:	481d      	ldr	r0, [pc, #116]	; (8002a1c <HAL_UART_MspInit+0xbc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029a6:	f003 0308 	and.w	r3, r3, #8
 80029aa:	9301      	str	r3, [sp, #4]
 80029ac:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = TX_Pin;
 80029ae:	2340      	movs	r3, #64	; 0x40
 80029b0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b2:	2302      	movs	r3, #2
 80029b4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029b6:	2303      	movs	r3, #3
 80029b8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(TX_GPIO_Port, &GPIO_InitStruct);
 80029ba:	f001 f86d 	bl	8003a98 <HAL_GPIO_Init>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(RX_GPIO_Port, &GPIO_InitStruct);
 80029be:	4817      	ldr	r0, [pc, #92]	; (8002a1c <HAL_UART_MspInit+0xbc>)
 80029c0:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = RX_Pin;
 80029c2:	f8cd 8008 	str.w	r8, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029c6:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c8:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(RX_GPIO_Port, &GPIO_InitStruct);
 80029ca:	f001 f865 	bl	8003a98 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 80029ce:	4a14      	ldr	r2, [pc, #80]	; (8002a20 <HAL_UART_MspInit+0xc0>)

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80029d0:	4c14      	ldr	r4, [pc, #80]	; (8002a24 <HAL_UART_MspInit+0xc4>)
    __HAL_AFIO_REMAP_USART1_ENABLE();
 80029d2:	6853      	ldr	r3, [r2, #4]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80029d4:	4620      	mov	r0, r4
    __HAL_AFIO_REMAP_USART1_ENABLE();
 80029d6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80029da:	f043 0304 	orr.w	r3, r3, #4
 80029de:	6053      	str	r3, [r2, #4]
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80029e0:	4b11      	ldr	r3, [pc, #68]	; (8002a28 <HAL_UART_MspInit+0xc8>)
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029e2:	60a5      	str	r5, [r4, #8]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029e4:	e884 0088 	stmia.w	r4, {r3, r7}
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029e8:	f8c4 800c 	str.w	r8, [r4, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029ec:	6125      	str	r5, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029ee:	6165      	str	r5, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80029f0:	61a5      	str	r5, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80029f2:	61e5      	str	r5, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80029f4:	f000 fc6a 	bl	80032cc <HAL_DMA_Init>
 80029f8:	b108      	cbz	r0, 80029fe <HAL_UART_MspInit+0x9e>
    {
      Error_Handler();
 80029fa:	f7ff fa93 	bl	8001f24 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 2);
 80029fe:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002a00:	6334      	str	r4, [r6, #48]	; 0x30
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 2);
 8002a02:	2202      	movs	r2, #2
 8002a04:	2103      	movs	r1, #3
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002a06:	6266      	str	r6, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 2);
 8002a08:	f000 fbd4 	bl	80031b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a0c:	2025      	movs	r0, #37	; 0x25
 8002a0e:	f000 fc13 	bl	8003238 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002a12:	b006      	add	sp, #24
 8002a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a18:	40013800 	.word	0x40013800
 8002a1c:	40010c00 	.word	0x40010c00
 8002a20:	40010000 	.word	0x40010000
 8002a24:	20000774 	.word	0x20000774
 8002a28:	40020044 	.word	0x40020044

08002a2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a2c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a2e:	4b0e      	ldr	r3, [pc, #56]	; (8002a68 <HAL_InitTick+0x3c>)
{
 8002a30:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a32:	7818      	ldrb	r0, [r3, #0]
 8002a34:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a38:	fbb3 f3f0 	udiv	r3, r3, r0
 8002a3c:	4a0b      	ldr	r2, [pc, #44]	; (8002a6c <HAL_InitTick+0x40>)
 8002a3e:	6810      	ldr	r0, [r2, #0]
 8002a40:	fbb0 f0f3 	udiv	r0, r0, r3
 8002a44:	f000 fc0e 	bl	8003264 <HAL_SYSTICK_Config>
 8002a48:	4604      	mov	r4, r0
 8002a4a:	b958      	cbnz	r0, 8002a64 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a4c:	2d0f      	cmp	r5, #15
 8002a4e:	d809      	bhi.n	8002a64 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a50:	4602      	mov	r2, r0
 8002a52:	4629      	mov	r1, r5
 8002a54:	f04f 30ff 	mov.w	r0, #4294967295
 8002a58:	f000 fbac 	bl	80031b4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a5c:	4b04      	ldr	r3, [pc, #16]	; (8002a70 <HAL_InitTick+0x44>)
 8002a5e:	4620      	mov	r0, r4
 8002a60:	601d      	str	r5, [r3, #0]
 8002a62:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8002a64:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8002a66:	bd38      	pop	{r3, r4, r5, pc}
 8002a68:	2000033c 	.word	0x2000033c
 8002a6c:	20000338 	.word	0x20000338
 8002a70:	20000340 	.word	0x20000340

08002a74 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a74:	4a07      	ldr	r2, [pc, #28]	; (8002a94 <HAL_Init+0x20>)
{
 8002a76:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a78:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a7a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a7c:	f043 0310 	orr.w	r3, r3, #16
 8002a80:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a82:	f000 fb79 	bl	8003178 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a86:	2000      	movs	r0, #0
 8002a88:	f7ff ffd0 	bl	8002a2c <HAL_InitTick>
  HAL_MspInit();
 8002a8c:	f7ff fa4c 	bl	8001f28 <HAL_MspInit>
}
 8002a90:	2000      	movs	r0, #0
 8002a92:	bd08      	pop	{r3, pc}
 8002a94:	40022000 	.word	0x40022000

08002a98 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002a98:	4a03      	ldr	r2, [pc, #12]	; (8002aa8 <HAL_IncTick+0x10>)
 8002a9a:	4b04      	ldr	r3, [pc, #16]	; (8002aac <HAL_IncTick+0x14>)
 8002a9c:	6811      	ldr	r1, [r2, #0]
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	440b      	add	r3, r1
 8002aa2:	6013      	str	r3, [r2, #0]
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	200007f8 	.word	0x200007f8
 8002aac:	2000033c 	.word	0x2000033c

08002ab0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002ab0:	4b01      	ldr	r3, [pc, #4]	; (8002ab8 <HAL_GetTick+0x8>)
 8002ab2:	6818      	ldr	r0, [r3, #0]
}
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	200007f8 	.word	0x200007f8

08002abc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002abc:	b538      	push	{r3, r4, r5, lr}
 8002abe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002ac0:	f7ff fff6 	bl	8002ab0 <HAL_GetTick>
 8002ac4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ac6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8002ac8:	bf1e      	ittt	ne
 8002aca:	4b04      	ldrne	r3, [pc, #16]	; (8002adc <HAL_Delay+0x20>)
 8002acc:	781b      	ldrbne	r3, [r3, #0]
 8002ace:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ad0:	f7ff ffee 	bl	8002ab0 <HAL_GetTick>
 8002ad4:	1b40      	subs	r0, r0, r5
 8002ad6:	4284      	cmp	r4, r0
 8002ad8:	d8fa      	bhi.n	8002ad0 <HAL_Delay+0x14>
  {
  }
}
 8002ada:	bd38      	pop	{r3, r4, r5, pc}
 8002adc:	2000033c 	.word	0x2000033c

08002ae0 <HAL_ADC_ConvCpltCallback>:
 8002ae0:	4770      	bx	lr

08002ae2 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ae2:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8002ae4:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002ae6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ae8:	f012 0f50 	tst.w	r2, #80	; 0x50
 8002aec:	d11b      	bne.n	8002b26 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002aee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002af0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002af4:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	6892      	ldr	r2, [r2, #8]
 8002afa:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8002afe:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8002b02:	d10c      	bne.n	8002b1e <ADC_DMAConvCplt+0x3c>
 8002b04:	68da      	ldr	r2, [r3, #12]
 8002b06:	b952      	cbnz	r2, 8002b1e <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b0a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b0e:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b12:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b14:	bf5e      	ittt	pl
 8002b16:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 8002b18:	f042 0201 	orrpl.w	r2, r2, #1
 8002b1c:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7ff ffde 	bl	8002ae0 <HAL_ADC_ConvCpltCallback>
 8002b24:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b26:	6a1b      	ldr	r3, [r3, #32]
  }
}
 8002b28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2e:	4718      	bx	r3

08002b30 <HAL_ADC_ConvHalfCpltCallback>:
 8002b30:	4770      	bx	lr

08002b32 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b32:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8002b34:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002b36:	f7ff fffb 	bl	8002b30 <HAL_ADC_ConvHalfCpltCallback>
 8002b3a:	bd08      	pop	{r3, pc}

08002b3c <HAL_ADC_LevelOutOfWindowCallback>:
 8002b3c:	4770      	bx	lr
	...

08002b40 <HAL_ADC_IRQHandler>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002b40:	6803      	ldr	r3, [r0, #0]
 8002b42:	4a49      	ldr	r2, [pc, #292]	; (8002c68 <HAL_ADC_IRQHandler+0x128>)
{
 8002b44:	b510      	push	{r4, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002b46:	4293      	cmp	r3, r2
{
 8002b48:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002b4a:	d008      	beq.n	8002b5e <HAL_ADC_IRQHandler+0x1e>
 8002b4c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d004      	beq.n	8002b5e <HAL_ADC_IRQHandler+0x1e>
 8002b54:	f240 51d9 	movw	r1, #1497	; 0x5d9
 8002b58:	4844      	ldr	r0, [pc, #272]	; (8002c6c <HAL_ADC_IRQHandler+0x12c>)
 8002b5a:	f7ff f9e4 	bl	8001f26 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002b5e:	68e3      	ldr	r3, [r4, #12]
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d904      	bls.n	8002b6e <HAL_ADC_IRQHandler+0x2e>
 8002b64:	f240 51da 	movw	r1, #1498	; 0x5da
 8002b68:	4840      	ldr	r0, [pc, #256]	; (8002c6c <HAL_ADC_IRQHandler+0x12c>)
 8002b6a:	f7ff f9dc 	bl	8001f26 <assert_failed>
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8002b6e:	6923      	ldr	r3, [r4, #16]
 8002b70:	3b01      	subs	r3, #1
 8002b72:	2b0f      	cmp	r3, #15
 8002b74:	d904      	bls.n	8002b80 <HAL_ADC_IRQHandler+0x40>
 8002b76:	f240 51db 	movw	r1, #1499	; 0x5db
 8002b7a:	483c      	ldr	r0, [pc, #240]	; (8002c6c <HAL_ADC_IRQHandler+0x12c>)
 8002b7c:	f7ff f9d3 	bl	8001f26 <assert_failed>
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8002b80:	6823      	ldr	r3, [r4, #0]
 8002b82:	685a      	ldr	r2, [r3, #4]
 8002b84:	0690      	lsls	r0, r2, #26
 8002b86:	d527      	bpl.n	8002bd8 <HAL_ADC_IRQHandler+0x98>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	0791      	lsls	r1, r2, #30
 8002b8c:	d524      	bpl.n	8002bd8 <HAL_ADC_IRQHandler+0x98>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b8e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002b90:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002b92:	bf5e      	ittt	pl
 8002b94:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8002b96:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8002b9a:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b9c:	689a      	ldr	r2, [r3, #8]
 8002b9e:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8002ba2:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8002ba6:	d110      	bne.n	8002bca <HAL_ADC_IRQHandler+0x8a>
 8002ba8:	68e2      	ldr	r2, [r4, #12]
 8002baa:	b972      	cbnz	r2, 8002bca <HAL_ADC_IRQHandler+0x8a>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002bac:	685a      	ldr	r2, [r3, #4]
 8002bae:	f022 0220 	bic.w	r2, r2, #32
 8002bb2:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002bb4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002bb6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002bba:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bbc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002bbe:	04db      	lsls	r3, r3, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bc0:	bf5e      	ittt	pl
 8002bc2:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8002bc4:	f043 0301 	orrpl.w	r3, r3, #1
 8002bc8:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADC_ConvCpltCallback(hadc);
 8002bca:	4620      	mov	r0, r4
 8002bcc:	f7ff ff88 	bl	8002ae0 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002bd0:	f06f 0212 	mvn.w	r2, #18
 8002bd4:	6823      	ldr	r3, [r4, #0]
 8002bd6:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8002bd8:	6823      	ldr	r3, [r4, #0]
 8002bda:	685a      	ldr	r2, [r3, #4]
 8002bdc:	0610      	lsls	r0, r2, #24
 8002bde:	d530      	bpl.n	8002c42 <HAL_ADC_IRQHandler+0x102>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	0751      	lsls	r1, r2, #29
 8002be4:	d52d      	bpl.n	8002c42 <HAL_ADC_IRQHandler+0x102>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002be6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002be8:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002bea:	bf5e      	ittt	pl
 8002bec:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8002bee:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 8002bf2:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002bf4:	689a      	ldr	r2, [r3, #8]
 8002bf6:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8002bfa:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 8002bfe:	d00a      	beq.n	8002c16 <HAL_ADC_IRQHandler+0xd6>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002c00:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002c02:	0550      	lsls	r0, r2, #21
 8002c04:	d416      	bmi.n	8002c34 <HAL_ADC_IRQHandler+0xf4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002c06:	689a      	ldr	r2, [r3, #8]
 8002c08:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002c0c:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8002c10:	d110      	bne.n	8002c34 <HAL_ADC_IRQHandler+0xf4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002c12:	68e2      	ldr	r2, [r4, #12]
 8002c14:	b972      	cbnz	r2, 8002c34 <HAL_ADC_IRQHandler+0xf4>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002c16:	685a      	ldr	r2, [r3, #4]
 8002c18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c1c:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002c1e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002c20:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c24:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002c26:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002c28:	05d9      	lsls	r1, r3, #23
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c2a:	bf5e      	ittt	pl
 8002c2c:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8002c2e:	f043 0301 	orrpl.w	r3, r3, #1
 8002c32:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002c34:	4620      	mov	r0, r4
 8002c36:	f000 fa9d 	bl	8003174 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002c3a:	f06f 020c 	mvn.w	r2, #12
 8002c3e:	6823      	ldr	r3, [r4, #0]
 8002c40:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8002c42:	6823      	ldr	r3, [r4, #0]
 8002c44:	685a      	ldr	r2, [r3, #4]
 8002c46:	0652      	lsls	r2, r2, #25
 8002c48:	d50d      	bpl.n	8002c66 <HAL_ADC_IRQHandler+0x126>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	07db      	lsls	r3, r3, #31
 8002c4e:	d50a      	bpl.n	8002c66 <HAL_ADC_IRQHandler+0x126>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002c50:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002c52:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002c54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c58:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002c5a:	f7ff ff6f 	bl	8002b3c <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002c5e:	f06f 0201 	mvn.w	r2, #1
 8002c62:	6823      	ldr	r3, [r4, #0]
 8002c64:	601a      	str	r2, [r3, #0]
 8002c66:	bd10      	pop	{r4, pc}
 8002c68:	40012400 	.word	0x40012400
 8002c6c:	08006642 	.word	0x08006642

08002c70 <HAL_ADC_ErrorCallback>:
{
 8002c70:	4770      	bx	lr

08002c72 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c72:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8002c74:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002c76:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002c78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c7c:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002c7e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002c80:	f043 0304 	orr.w	r3, r3, #4
 8002c84:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8002c86:	f7ff fff3 	bl	8002c70 <HAL_ADC_ErrorCallback>
 8002c8a:	bd08      	pop	{r3, pc}

08002c8c <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8002c8c:	2300      	movs	r3, #0
{ 
 8002c8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002c90:	4a51      	ldr	r2, [pc, #324]	; (8002dd8 <HAL_ADC_ConfigChannel+0x14c>)
  __IO uint32_t wait_loop_index = 0U;
 8002c92:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002c94:	6803      	ldr	r3, [r0, #0]
{ 
 8002c96:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002c98:	4293      	cmp	r3, r2
{ 
 8002c9a:	460d      	mov	r5, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002c9c:	d008      	beq.n	8002cb0 <HAL_ADC_ConfigChannel+0x24>
 8002c9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d004      	beq.n	8002cb0 <HAL_ADC_ConfigChannel+0x24>
 8002ca6:	f240 61aa 	movw	r1, #1706	; 0x6aa
 8002caa:	484c      	ldr	r0, [pc, #304]	; (8002ddc <HAL_ADC_ConfigChannel+0x150>)
 8002cac:	f7ff f93b 	bl	8001f26 <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002cb0:	682b      	ldr	r3, [r5, #0]
 8002cb2:	2b11      	cmp	r3, #17
 8002cb4:	d904      	bls.n	8002cc0 <HAL_ADC_ConfigChannel+0x34>
 8002cb6:	f240 61ab 	movw	r1, #1707	; 0x6ab
 8002cba:	4848      	ldr	r0, [pc, #288]	; (8002ddc <HAL_ADC_ConfigChannel+0x150>)
 8002cbc:	f7ff f933 	bl	8001f26 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002cc0:	686b      	ldr	r3, [r5, #4]
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	2b0f      	cmp	r3, #15
 8002cc6:	d904      	bls.n	8002cd2 <HAL_ADC_ConfigChannel+0x46>
 8002cc8:	f240 61ac 	movw	r1, #1708	; 0x6ac
 8002ccc:	4843      	ldr	r0, [pc, #268]	; (8002ddc <HAL_ADC_ConfigChannel+0x150>)
 8002cce:	f7ff f92a 	bl	8001f26 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002cd2:	68ab      	ldr	r3, [r5, #8]
 8002cd4:	2b07      	cmp	r3, #7
 8002cd6:	d904      	bls.n	8002ce2 <HAL_ADC_ConfigChannel+0x56>
 8002cd8:	f240 61ad 	movw	r1, #1709	; 0x6ad
 8002cdc:	483f      	ldr	r0, [pc, #252]	; (8002ddc <HAL_ADC_ConfigChannel+0x150>)
 8002cde:	f7ff f922 	bl	8001f26 <assert_failed>
  __HAL_LOCK(hadc);
 8002ce2:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d073      	beq.n	8002dd2 <HAL_ADC_ConfigChannel+0x146>
 8002cea:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 8002cec:	6868      	ldr	r0, [r5, #4]
  __HAL_LOCK(hadc);
 8002cee:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8002cf2:	2806      	cmp	r0, #6
 8002cf4:	6822      	ldr	r2, [r4, #0]
 8002cf6:	6829      	ldr	r1, [r5, #0]
 8002cf8:	ea4f 0380 	mov.w	r3, r0, lsl #2
 8002cfc:	d824      	bhi.n	8002d48 <HAL_ADC_ConfigChannel+0xbc>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002cfe:	4403      	add	r3, r0
 8002d00:	201f      	movs	r0, #31
 8002d02:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8002d04:	3b05      	subs	r3, #5
 8002d06:	4098      	lsls	r0, r3
 8002d08:	ea26 0000 	bic.w	r0, r6, r0
 8002d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d10:	4303      	orrs	r3, r0
 8002d12:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002d14:	2909      	cmp	r1, #9
 8002d16:	68ad      	ldr	r5, [r5, #8]
 8002d18:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8002d1c:	d92e      	bls.n	8002d7c <HAL_ADC_ConfigChannel+0xf0>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002d1e:	2607      	movs	r6, #7
 8002d20:	440b      	add	r3, r1
 8002d22:	68d0      	ldr	r0, [r2, #12]
 8002d24:	3b1e      	subs	r3, #30
 8002d26:	409e      	lsls	r6, r3
 8002d28:	ea20 0006 	bic.w	r0, r0, r6
 8002d2c:	fa05 f303 	lsl.w	r3, r5, r3
 8002d30:	4303      	orrs	r3, r0
 8002d32:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002d34:	f1a1 0310 	sub.w	r3, r1, #16
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d92a      	bls.n	8002d92 <HAL_ADC_ConfigChannel+0x106>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d3c:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8002d3e:	2300      	movs	r3, #0
 8002d40:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8002d44:	b002      	add	sp, #8
 8002d46:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8002d48:	280c      	cmp	r0, #12
 8002d4a:	d80b      	bhi.n	8002d64 <HAL_ADC_ConfigChannel+0xd8>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002d4c:	4403      	add	r3, r0
 8002d4e:	201f      	movs	r0, #31
 8002d50:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8002d52:	3b23      	subs	r3, #35	; 0x23
 8002d54:	4098      	lsls	r0, r3
 8002d56:	ea26 0000 	bic.w	r0, r6, r0
 8002d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d5e:	4303      	orrs	r3, r0
 8002d60:	6313      	str	r3, [r2, #48]	; 0x30
 8002d62:	e7d7      	b.n	8002d14 <HAL_ADC_ConfigChannel+0x88>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002d64:	4403      	add	r3, r0
 8002d66:	201f      	movs	r0, #31
 8002d68:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8002d6a:	3b41      	subs	r3, #65	; 0x41
 8002d6c:	4098      	lsls	r0, r3
 8002d6e:	ea26 0000 	bic.w	r0, r6, r0
 8002d72:	fa01 f303 	lsl.w	r3, r1, r3
 8002d76:	4303      	orrs	r3, r0
 8002d78:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002d7a:	e7cb      	b.n	8002d14 <HAL_ADC_ConfigChannel+0x88>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002d7c:	2607      	movs	r6, #7
 8002d7e:	6910      	ldr	r0, [r2, #16]
 8002d80:	440b      	add	r3, r1
 8002d82:	409e      	lsls	r6, r3
 8002d84:	ea20 0006 	bic.w	r0, r0, r6
 8002d88:	fa05 f303 	lsl.w	r3, r5, r3
 8002d8c:	4303      	orrs	r3, r0
 8002d8e:	6113      	str	r3, [r2, #16]
 8002d90:	e7d0      	b.n	8002d34 <HAL_ADC_ConfigChannel+0xa8>
    if (hadc->Instance == ADC1)
 8002d92:	4b11      	ldr	r3, [pc, #68]	; (8002dd8 <HAL_ADC_ConfigChannel+0x14c>)
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d116      	bne.n	8002dc6 <HAL_ADC_ConfigChannel+0x13a>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002d98:	6893      	ldr	r3, [r2, #8]
 8002d9a:	021b      	lsls	r3, r3, #8
 8002d9c:	d4ce      	bmi.n	8002d3c <HAL_ADC_ConfigChannel+0xb0>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002d9e:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002da0:	2910      	cmp	r1, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002da2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002da6:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002da8:	d1c8      	bne.n	8002d3c <HAL_ADC_ConfigChannel+0xb0>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002daa:	4b0d      	ldr	r3, [pc, #52]	; (8002de0 <HAL_ADC_ConfigChannel+0x154>)
 8002dac:	4a0d      	ldr	r2, [pc, #52]	; (8002de4 <HAL_ADC_ConfigChannel+0x158>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	fbb3 f2f2 	udiv	r2, r3, r2
 8002db4:	230a      	movs	r3, #10
 8002db6:	4353      	muls	r3, r2
            wait_loop_index--;
 8002db8:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8002dba:	9b01      	ldr	r3, [sp, #4]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d0bd      	beq.n	8002d3c <HAL_ADC_ConfigChannel+0xb0>
            wait_loop_index--;
 8002dc0:	9b01      	ldr	r3, [sp, #4]
 8002dc2:	3b01      	subs	r3, #1
 8002dc4:	e7f8      	b.n	8002db8 <HAL_ADC_ConfigChannel+0x12c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dc6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8002dc8:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dca:	f043 0320 	orr.w	r3, r3, #32
 8002dce:	62a3      	str	r3, [r4, #40]	; 0x28
 8002dd0:	e7b5      	b.n	8002d3e <HAL_ADC_ConfigChannel+0xb2>
  __HAL_LOCK(hadc);
 8002dd2:	2002      	movs	r0, #2
 8002dd4:	e7b6      	b.n	8002d44 <HAL_ADC_ConfigChannel+0xb8>
 8002dd6:	bf00      	nop
 8002dd8:	40012400 	.word	0x40012400
 8002ddc:	08006642 	.word	0x08006642
 8002de0:	20000338 	.word	0x20000338
 8002de4:	000f4240 	.word	0x000f4240

08002de8 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8002de8:	2300      	movs	r3, #0
{
 8002dea:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8002dec:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002dee:	6803      	ldr	r3, [r0, #0]
{
 8002df0:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002df2:	689a      	ldr	r2, [r3, #8]
 8002df4:	07d2      	lsls	r2, r2, #31
 8002df6:	d502      	bpl.n	8002dfe <ADC_Enable+0x16>
  return HAL_OK;
 8002df8:	2000      	movs	r0, #0
}
 8002dfa:	b002      	add	sp, #8
 8002dfc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8002dfe:	689a      	ldr	r2, [r3, #8]
 8002e00:	f042 0201 	orr.w	r2, r2, #1
 8002e04:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e06:	4b12      	ldr	r3, [pc, #72]	; (8002e50 <ADC_Enable+0x68>)
 8002e08:	4a12      	ldr	r2, [pc, #72]	; (8002e54 <ADC_Enable+0x6c>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8002e10:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8002e12:	9b01      	ldr	r3, [sp, #4]
 8002e14:	b9c3      	cbnz	r3, 8002e48 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8002e16:	f7ff fe4b 	bl	8002ab0 <HAL_GetTick>
 8002e1a:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002e1c:	6823      	ldr	r3, [r4, #0]
 8002e1e:	689d      	ldr	r5, [r3, #8]
 8002e20:	f015 0501 	ands.w	r5, r5, #1
 8002e24:	d1e8      	bne.n	8002df8 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002e26:	f7ff fe43 	bl	8002ab0 <HAL_GetTick>
 8002e2a:	1b80      	subs	r0, r0, r6
 8002e2c:	2802      	cmp	r0, #2
 8002e2e:	d9f5      	bls.n	8002e1c <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e30:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8002e32:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e36:	f043 0310 	orr.w	r3, r3, #16
 8002e3a:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e3c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8002e3e:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e40:	f043 0301 	orr.w	r3, r3, #1
 8002e44:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002e46:	e7d8      	b.n	8002dfa <ADC_Enable+0x12>
      wait_loop_index--;
 8002e48:	9b01      	ldr	r3, [sp, #4]
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	e7e0      	b.n	8002e10 <ADC_Enable+0x28>
 8002e4e:	bf00      	nop
 8002e50:	20000338 	.word	0x20000338
 8002e54:	000f4240 	.word	0x000f4240

08002e58 <HAL_ADC_Start_DMA>:
{
 8002e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e5a:	4617      	mov	r7, r2
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
 8002e5c:	4d40      	ldr	r5, [pc, #256]	; (8002f60 <HAL_ADC_Start_DMA+0x108>)
 8002e5e:	6802      	ldr	r2, [r0, #0]
{
 8002e60:	4604      	mov	r4, r0
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
 8002e62:	42aa      	cmp	r2, r5
{
 8002e64:	460e      	mov	r6, r1
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
 8002e66:	d004      	beq.n	8002e72 <HAL_ADC_Start_DMA+0x1a>
 8002e68:	f240 41fc 	movw	r1, #1276	; 0x4fc
 8002e6c:	483d      	ldr	r0, [pc, #244]	; (8002f64 <HAL_ADC_Start_DMA+0x10c>)
 8002e6e:	f7ff f85a 	bl	8001f26 <assert_failed>
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002e72:	6823      	ldr	r3, [r4, #0]
 8002e74:	42ab      	cmp	r3, r5
 8002e76:	d002      	beq.n	8002e7e <HAL_ADC_Start_DMA+0x26>
 8002e78:	4a3b      	ldr	r2, [pc, #236]	; (8002f68 <HAL_ADC_Start_DMA+0x110>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d104      	bne.n	8002e88 <HAL_ADC_Start_DMA+0x30>
 8002e7e:	4b38      	ldr	r3, [pc, #224]	; (8002f60 <HAL_ADC_Start_DMA+0x108>)
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8002e86:	d167      	bne.n	8002f58 <HAL_ADC_Start_DMA+0x100>
    __HAL_LOCK(hadc);
 8002e88:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d065      	beq.n	8002f5c <HAL_ADC_Start_DMA+0x104>
 8002e90:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8002e92:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8002e94:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8002e98:	f7ff ffa6 	bl	8002de8 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002e9c:	4605      	mov	r5, r0
 8002e9e:	2800      	cmp	r0, #0
 8002ea0:	d156      	bne.n	8002f50 <HAL_ADC_Start_DMA+0xf8>
      ADC_STATE_CLR_SET(hadc->State,
 8002ea2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002ea4:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8002ea6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002eaa:	f023 0301 	bic.w	r3, r3, #1
 8002eae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002eb2:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002eb4:	4b2c      	ldr	r3, [pc, #176]	; (8002f68 <HAL_ADC_Start_DMA+0x110>)
 8002eb6:	4299      	cmp	r1, r3
 8002eb8:	d104      	bne.n	8002ec4 <HAL_ADC_Start_DMA+0x6c>
 8002eba:	4a29      	ldr	r2, [pc, #164]	; (8002f60 <HAL_ADC_Start_DMA+0x108>)
 8002ebc:	6853      	ldr	r3, [r2, #4]
 8002ebe:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8002ec2:	d13f      	bne.n	8002f44 <HAL_ADC_Start_DMA+0xec>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002ec4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002ec6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002eca:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002ecc:	684b      	ldr	r3, [r1, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002ece:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002ed0:	bf48      	it	mi
 8002ed2:	6aa3      	ldrmi	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002ed4:	6a20      	ldr	r0, [r4, #32]
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002ed6:	bf42      	ittt	mi
 8002ed8:	f423 5340 	bicmi.w	r3, r3, #12288	; 0x3000
 8002edc:	f443 5380 	orrmi.w	r3, r3, #4096	; 0x1000
 8002ee0:	62a3      	strmi	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ee2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ee4:	4632      	mov	r2, r6
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ee6:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002eea:	bf18      	it	ne
 8002eec:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002eee:	f101 014c 	add.w	r1, r1, #76	; 0x4c
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002ef2:	bf18      	it	ne
 8002ef4:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8002ef8:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8002efa:	2300      	movs	r3, #0
 8002efc:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002f00:	4b1a      	ldr	r3, [pc, #104]	; (8002f6c <HAL_ADC_Start_DMA+0x114>)
 8002f02:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002f04:	4b1a      	ldr	r3, [pc, #104]	; (8002f70 <HAL_ADC_Start_DMA+0x118>)
 8002f06:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002f08:	4b1a      	ldr	r3, [pc, #104]	; (8002f74 <HAL_ADC_Start_DMA+0x11c>)
 8002f0a:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002f0c:	f06f 0302 	mvn.w	r3, #2
 8002f10:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002f14:	f851 3c44 	ldr.w	r3, [r1, #-68]
 8002f18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f1c:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002f20:	463b      	mov	r3, r7
 8002f22:	f000 fa63 	bl	80033ec <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002f26:	6823      	ldr	r3, [r4, #0]
 8002f28:	689a      	ldr	r2, [r3, #8]
 8002f2a:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8002f2e:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002f32:	689a      	ldr	r2, [r3, #8]
 8002f34:	bf0c      	ite	eq
 8002f36:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002f3a:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8002f3e:	609a      	str	r2, [r3, #8]
}
 8002f40:	4628      	mov	r0, r5
 8002f42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f44:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002f46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f4a:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002f4c:	6853      	ldr	r3, [r2, #4]
 8002f4e:	e7be      	b.n	8002ece <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 8002f50:	2300      	movs	r3, #0
 8002f52:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8002f56:	e7f3      	b.n	8002f40 <HAL_ADC_Start_DMA+0xe8>
    tmp_hal_status = HAL_ERROR;
 8002f58:	2501      	movs	r5, #1
 8002f5a:	e7f1      	b.n	8002f40 <HAL_ADC_Start_DMA+0xe8>
    __HAL_LOCK(hadc);
 8002f5c:	2502      	movs	r5, #2
 8002f5e:	e7ef      	b.n	8002f40 <HAL_ADC_Start_DMA+0xe8>
 8002f60:	40012400 	.word	0x40012400
 8002f64:	08006642 	.word	0x08006642
 8002f68:	40012800 	.word	0x40012800
 8002f6c:	08002ae3 	.word	0x08002ae3
 8002f70:	08002b33 	.word	0x08002b33
 8002f74:	08002c73 	.word	0x08002c73

08002f78 <ADC_ConversionStop_Disable>:
{
 8002f78:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002f7a:	6803      	ldr	r3, [r0, #0]
{
 8002f7c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002f7e:	689a      	ldr	r2, [r3, #8]
 8002f80:	07d2      	lsls	r2, r2, #31
 8002f82:	d401      	bmi.n	8002f88 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8002f84:	2000      	movs	r0, #0
 8002f86:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8002f88:	689a      	ldr	r2, [r3, #8]
 8002f8a:	f022 0201 	bic.w	r2, r2, #1
 8002f8e:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002f90:	f7ff fd8e 	bl	8002ab0 <HAL_GetTick>
 8002f94:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f96:	6823      	ldr	r3, [r4, #0]
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	07db      	lsls	r3, r3, #31
 8002f9c:	d5f2      	bpl.n	8002f84 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002f9e:	f7ff fd87 	bl	8002ab0 <HAL_GetTick>
 8002fa2:	1b40      	subs	r0, r0, r5
 8002fa4:	2802      	cmp	r0, #2
 8002fa6:	d9f6      	bls.n	8002f96 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fa8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002faa:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fac:	f043 0310 	orr.w	r3, r3, #16
 8002fb0:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fb2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002fb4:	f043 0301 	orr.w	r3, r3, #1
 8002fb8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002fba:	bd38      	pop	{r3, r4, r5, pc}

08002fbc <HAL_ADC_Init>:
{
 8002fbc:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 8002fbe:	4604      	mov	r4, r0
 8002fc0:	2800      	cmp	r0, #0
 8002fc2:	f000 80c9 	beq.w	8003158 <HAL_ADC_Init+0x19c>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002fc6:	6803      	ldr	r3, [r0, #0]
 8002fc8:	4a66      	ldr	r2, [pc, #408]	; (8003164 <HAL_ADC_Init+0x1a8>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d008      	beq.n	8002fe0 <HAL_ADC_Init+0x24>
 8002fce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d004      	beq.n	8002fe0 <HAL_ADC_Init+0x24>
 8002fd6:	f44f 71c1 	mov.w	r1, #386	; 0x182
 8002fda:	4863      	ldr	r0, [pc, #396]	; (8003168 <HAL_ADC_Init+0x1ac>)
 8002fdc:	f7fe ffa3 	bl	8001f26 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8002fe0:	6863      	ldr	r3, [r4, #4]
 8002fe2:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8002fe6:	d004      	beq.n	8002ff2 <HAL_ADC_Init+0x36>
 8002fe8:	f240 1183 	movw	r1, #387	; 0x183
 8002fec:	485e      	ldr	r0, [pc, #376]	; (8003168 <HAL_ADC_Init+0x1ac>)
 8002fee:	f7fe ff9a 	bl	8001f26 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8002ff2:	68a3      	ldr	r3, [r4, #8]
 8002ff4:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 8002ff8:	d004      	beq.n	8003004 <HAL_ADC_Init+0x48>
 8002ffa:	f44f 71c2 	mov.w	r1, #388	; 0x184
 8002ffe:	485a      	ldr	r0, [pc, #360]	; (8003168 <HAL_ADC_Init+0x1ac>)
 8003000:	f7fe ff91 	bl	8001f26 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8003004:	68e3      	ldr	r3, [r4, #12]
 8003006:	2b01      	cmp	r3, #1
 8003008:	d904      	bls.n	8003014 <HAL_ADC_Init+0x58>
 800300a:	f240 1185 	movw	r1, #389	; 0x185
 800300e:	4856      	ldr	r0, [pc, #344]	; (8003168 <HAL_ADC_Init+0x1ac>)
 8003010:	f7fe ff89 	bl	8001f26 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 8003014:	69e3      	ldr	r3, [r4, #28]
 8003016:	f433 2220 	bics.w	r2, r3, #655360	; 0xa0000
 800301a:	d00c      	beq.n	8003036 <HAL_ADC_Init+0x7a>
 800301c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003020:	f5b2 2fc0 	cmp.w	r2, #393216	; 0x60000
 8003024:	d007      	beq.n	8003036 <HAL_ADC_Init+0x7a>
 8003026:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800302a:	d004      	beq.n	8003036 <HAL_ADC_Init+0x7a>
 800302c:	f44f 71c3 	mov.w	r1, #390	; 0x186
 8003030:	484d      	ldr	r0, [pc, #308]	; (8003168 <HAL_ADC_Init+0x1ac>)
 8003032:	f7fe ff78 	bl	8001f26 <assert_failed>
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003036:	68a3      	ldr	r3, [r4, #8]
 8003038:	b1db      	cbz	r3, 8003072 <HAL_ADC_Init+0xb6>
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 800303a:	6923      	ldr	r3, [r4, #16]
 800303c:	3b01      	subs	r3, #1
 800303e:	2b0f      	cmp	r3, #15
 8003040:	d904      	bls.n	800304c <HAL_ADC_Init+0x90>
 8003042:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 8003046:	4848      	ldr	r0, [pc, #288]	; (8003168 <HAL_ADC_Init+0x1ac>)
 8003048:	f7fe ff6d 	bl	8001f26 <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 800304c:	6963      	ldr	r3, [r4, #20]
 800304e:	2b01      	cmp	r3, #1
 8003050:	d904      	bls.n	800305c <HAL_ADC_Init+0xa0>
 8003052:	f240 118b 	movw	r1, #395	; 0x18b
 8003056:	4844      	ldr	r0, [pc, #272]	; (8003168 <HAL_ADC_Init+0x1ac>)
 8003058:	f7fe ff65 	bl	8001f26 <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800305c:	6963      	ldr	r3, [r4, #20]
 800305e:	b143      	cbz	r3, 8003072 <HAL_ADC_Init+0xb6>
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8003060:	69a3      	ldr	r3, [r4, #24]
 8003062:	3b01      	subs	r3, #1
 8003064:	2b07      	cmp	r3, #7
 8003066:	d904      	bls.n	8003072 <HAL_ADC_Init+0xb6>
 8003068:	f44f 71c7 	mov.w	r1, #398	; 0x18e
 800306c:	483e      	ldr	r0, [pc, #248]	; (8003168 <HAL_ADC_Init+0x1ac>)
 800306e:	f7fe ff5a 	bl	8001f26 <assert_failed>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003072:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003074:	b92b      	cbnz	r3, 8003082 <HAL_ADC_Init+0xc6>
    ADC_CLEAR_ERRORCODE(hadc);
 8003076:	62e3      	str	r3, [r4, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8003078:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800307c:	4620      	mov	r0, r4
 800307e:	f7fd fb9f 	bl	80007c0 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003082:	4620      	mov	r0, r4
 8003084:	f7ff ff78 	bl	8002f78 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003088:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800308a:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 800308e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003090:	d164      	bne.n	800315c <HAL_ADC_Init+0x1a0>
 8003092:	2800      	cmp	r0, #0
 8003094:	d162      	bne.n	800315c <HAL_ADC_Init+0x1a0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8003096:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8003098:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800309c:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 800309e:	f023 0302 	bic.w	r3, r3, #2
 80030a2:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80030a6:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80030a8:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 80030aa:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80030ac:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80030ae:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80030b2:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80030b6:	d038      	beq.n	800312a <HAL_ADC_Init+0x16e>
 80030b8:	2901      	cmp	r1, #1
 80030ba:	bf14      	ite	ne
 80030bc:	4606      	movne	r6, r0
 80030be:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80030c2:	6965      	ldr	r5, [r4, #20]
 80030c4:	2d01      	cmp	r5, #1
 80030c6:	d107      	bne.n	80030d8 <HAL_ADC_Init+0x11c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d130      	bne.n	800312e <HAL_ADC_Init+0x172>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80030cc:	69a3      	ldr	r3, [r4, #24]
 80030ce:	3b01      	subs	r3, #1
 80030d0:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 80030d4:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 80030d8:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80030da:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 80030de:	685d      	ldr	r5, [r3, #4]
 80030e0:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 80030e4:	ea45 0506 	orr.w	r5, r5, r6
 80030e8:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80030ea:	689e      	ldr	r6, [r3, #8]
 80030ec:	4d1f      	ldr	r5, [pc, #124]	; (800316c <HAL_ADC_Init+0x1b0>)
 80030ee:	ea05 0506 	and.w	r5, r5, r6
 80030f2:	ea45 0502 	orr.w	r5, r5, r2
 80030f6:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80030f8:	d001      	beq.n	80030fe <HAL_ADC_Init+0x142>
 80030fa:	2901      	cmp	r1, #1
 80030fc:	d120      	bne.n	8003140 <HAL_ADC_Init+0x184>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80030fe:	6921      	ldr	r1, [r4, #16]
 8003100:	3901      	subs	r1, #1
 8003102:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8003104:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8003106:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 800310a:	4329      	orrs	r1, r5
 800310c:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800310e:	6899      	ldr	r1, [r3, #8]
 8003110:	4b17      	ldr	r3, [pc, #92]	; (8003170 <HAL_ADC_Init+0x1b4>)
 8003112:	400b      	ands	r3, r1
 8003114:	429a      	cmp	r2, r3
 8003116:	d115      	bne.n	8003144 <HAL_ADC_Init+0x188>
      ADC_CLEAR_ERRORCODE(hadc);
 8003118:	2300      	movs	r3, #0
 800311a:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 800311c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800311e:	f023 0303 	bic.w	r3, r3, #3
 8003122:	f043 0301 	orr.w	r3, r3, #1
 8003126:	62a3      	str	r3, [r4, #40]	; 0x28
 8003128:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800312a:	460e      	mov	r6, r1
 800312c:	e7c9      	b.n	80030c2 <HAL_ADC_Init+0x106>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800312e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003130:	f043 0320 	orr.w	r3, r3, #32
 8003134:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003136:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003138:	f043 0301 	orr.w	r3, r3, #1
 800313c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800313e:	e7cb      	b.n	80030d8 <HAL_ADC_Init+0x11c>
  uint32_t tmp_sqr1 = 0U;
 8003140:	2100      	movs	r1, #0
 8003142:	e7df      	b.n	8003104 <HAL_ADC_Init+0x148>
      ADC_STATE_CLR_SET(hadc->State,
 8003144:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003146:	f023 0312 	bic.w	r3, r3, #18
 800314a:	f043 0310 	orr.w	r3, r3, #16
 800314e:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003150:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003152:	f043 0301 	orr.w	r3, r3, #1
 8003156:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8003158:	2001      	movs	r0, #1
}
 800315a:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800315c:	f043 0310 	orr.w	r3, r3, #16
 8003160:	62a3      	str	r3, [r4, #40]	; 0x28
 8003162:	e7f9      	b.n	8003158 <HAL_ADC_Init+0x19c>
 8003164:	40012400 	.word	0x40012400
 8003168:	08006642 	.word	0x08006642
 800316c:	ffe1f7fd 	.word	0xffe1f7fd
 8003170:	ff1f0efe 	.word	0xff1f0efe

08003174 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003174:	4770      	bx	lr
	...

08003178 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003178:	1ec3      	subs	r3, r0, #3
 800317a:	2b04      	cmp	r3, #4
{
 800317c:	b510      	push	{r4, lr}
 800317e:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003180:	d903      	bls.n	800318a <HAL_NVIC_SetPriorityGrouping+0x12>
 8003182:	21a2      	movs	r1, #162	; 0xa2
 8003184:	4809      	ldr	r0, [pc, #36]	; (80031ac <HAL_NVIC_SetPriorityGrouping+0x34>)
 8003186:	f7fe fece 	bl	8001f26 <assert_failed>
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800318a:	4a09      	ldr	r2, [pc, #36]	; (80031b0 <HAL_NVIC_SetPriorityGrouping+0x38>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800318c:	0224      	lsls	r4, r4, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800318e:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8003190:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003194:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003198:	041b      	lsls	r3, r3, #16
 800319a:	0c1b      	lsrs	r3, r3, #16
 800319c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80031a4:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 80031a6:	60d4      	str	r4, [r2, #12]
 80031a8:	bd10      	pop	{r4, pc}
 80031aa:	bf00      	nop
 80031ac:	0800667a 	.word	0x0800667a
 80031b0:	e000ed00 	.word	0xe000ed00

080031b4 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80031b4:	2a0f      	cmp	r2, #15
{ 
 80031b6:	b570      	push	{r4, r5, r6, lr}
 80031b8:	4604      	mov	r4, r0
 80031ba:	460e      	mov	r6, r1
 80031bc:	4615      	mov	r5, r2
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80031be:	d903      	bls.n	80031c8 <HAL_NVIC_SetPriority+0x14>
 80031c0:	21ba      	movs	r1, #186	; 0xba
 80031c2:	481a      	ldr	r0, [pc, #104]	; (800322c <HAL_NVIC_SetPriority+0x78>)
 80031c4:	f7fe feaf 	bl	8001f26 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80031c8:	2e0f      	cmp	r6, #15
 80031ca:	d903      	bls.n	80031d4 <HAL_NVIC_SetPriority+0x20>
 80031cc:	21bb      	movs	r1, #187	; 0xbb
 80031ce:	4817      	ldr	r0, [pc, #92]	; (800322c <HAL_NVIC_SetPriority+0x78>)
 80031d0:	f7fe fea9 	bl	8001f26 <assert_failed>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031d4:	4b16      	ldr	r3, [pc, #88]	; (8003230 <HAL_NVIC_SetPriority+0x7c>)

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031d6:	2001      	movs	r0, #1
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031d8:	68d9      	ldr	r1, [r3, #12]
 80031da:	f3c1 2102 	ubfx	r1, r1, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031de:	f1c1 0307 	rsb	r3, r1, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031e2:	1d0a      	adds	r2, r1, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031e4:	2b04      	cmp	r3, #4
 80031e6:	bf28      	it	cs
 80031e8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031ea:	2a06      	cmp	r2, #6
 80031ec:	bf94      	ite	ls
 80031ee:	2100      	movls	r1, #0
 80031f0:	3903      	subhi	r1, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031f2:	fa00 f203 	lsl.w	r2, r0, r3
 80031f6:	3a01      	subs	r2, #1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031f8:	4088      	lsls	r0, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031fa:	4032      	ands	r2, r6
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031fc:	3801      	subs	r0, #1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031fe:	408a      	lsls	r2, r1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003200:	4005      	ands	r5, r0
  if ((int32_t)(IRQn) < 0)
 8003202:	2c00      	cmp	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003204:	ea42 0205 	orr.w	r2, r2, r5
 8003208:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800320c:	bfaf      	iteee	ge
 800320e:	f104 4460 	addge.w	r4, r4, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003212:	4b08      	ldrlt	r3, [pc, #32]	; (8003234 <HAL_NVIC_SetPriority+0x80>)
 8003214:	f004 040f 	andlt.w	r4, r4, #15
 8003218:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800321a:	bfa5      	ittet	ge
 800321c:	b2d2      	uxtbge	r2, r2
 800321e:	f504 4461 	addge.w	r4, r4, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003222:	551a      	strblt	r2, [r3, r4]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003224:	f884 2300 	strbge.w	r2, [r4, #768]	; 0x300
 8003228:	bd70      	pop	{r4, r5, r6, pc}
 800322a:	bf00      	nop
 800322c:	0800667a 	.word	0x0800667a
 8003230:	e000ed00 	.word	0xe000ed00
 8003234:	e000ed14 	.word	0xe000ed14

08003238 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003238:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800323a:	1e04      	subs	r4, r0, #0
 800323c:	da03      	bge.n	8003246 <HAL_NVIC_EnableIRQ+0xe>
 800323e:	21ce      	movs	r1, #206	; 0xce
 8003240:	4806      	ldr	r0, [pc, #24]	; (800325c <HAL_NVIC_EnableIRQ+0x24>)
 8003242:	f7fe fe70 	bl	8001f26 <assert_failed>
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003246:	2301      	movs	r3, #1
 8003248:	0962      	lsrs	r2, r4, #5
 800324a:	f004 041f 	and.w	r4, r4, #31
 800324e:	fa03 f404 	lsl.w	r4, r3, r4
 8003252:	4b03      	ldr	r3, [pc, #12]	; (8003260 <HAL_NVIC_EnableIRQ+0x28>)
 8003254:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8003258:	bd10      	pop	{r4, pc}
 800325a:	bf00      	nop
 800325c:	0800667a 	.word	0x0800667a
 8003260:	e000e100 	.word	0xe000e100

08003264 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003264:	3801      	subs	r0, #1
 8003266:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800326a:	d20a      	bcs.n	8003282 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800326c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800326e:	4b06      	ldr	r3, [pc, #24]	; (8003288 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003270:	4a06      	ldr	r2, [pc, #24]	; (800328c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003272:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003274:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003278:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800327a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800327c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800327e:	601a      	str	r2, [r3, #0]
 8003280:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003282:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	e000e010 	.word	0xe000e010
 800328c:	e000ed00 	.word	0xe000ed00

08003290 <HAL_CRC_Init>:
  * @param  hcrc: pointer to a CRC_HandleTypeDef structure that contains
  *         the configuration information for CRC
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003290:	b510      	push	{r4, lr}
  /* Check the CRC handle allocation */
  if(hcrc == NULL)
 8003292:	4604      	mov	r4, r0
 8003294:	b198      	cbz	r0, 80032be <HAL_CRC_Init+0x2e>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8003296:	6802      	ldr	r2, [r0, #0]
 8003298:	4b0a      	ldr	r3, [pc, #40]	; (80032c4 <HAL_CRC_Init+0x34>)
 800329a:	429a      	cmp	r2, r3
 800329c:	d003      	beq.n	80032a6 <HAL_CRC_Init+0x16>
 800329e:	2177      	movs	r1, #119	; 0x77
 80032a0:	4809      	ldr	r0, [pc, #36]	; (80032c8 <HAL_CRC_Init+0x38>)
 80032a2:	f7fe fe40 	bl	8001f26 <assert_failed>

  if(hcrc->State == HAL_CRC_STATE_RESET)
 80032a6:	7963      	ldrb	r3, [r4, #5]
 80032a8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80032ac:	b91b      	cbnz	r3, 80032b6 <HAL_CRC_Init+0x26>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80032ae:	7122      	strb	r2, [r4, #4]
    
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80032b0:	4620      	mov	r0, r4
 80032b2:	f7fd faeb 	bl	800088c <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80032b6:	2301      	movs	r3, #1
  
  /* Return function status */
  return HAL_OK;
 80032b8:	2000      	movs	r0, #0
  hcrc->State = HAL_CRC_STATE_READY;
 80032ba:	7163      	strb	r3, [r4, #5]
  return HAL_OK;
 80032bc:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80032be:	2001      	movs	r0, #1
}
 80032c0:	bd10      	pop	{r4, pc}
 80032c2:	bf00      	nop
 80032c4:	40023000 	.word	0x40023000
 80032c8:	080066b5 	.word	0x080066b5

080032cc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032cc:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80032ce:	4604      	mov	r4, r0
 80032d0:	2800      	cmp	r0, #0
 80032d2:	f000 8081 	beq.w	80033d8 <HAL_DMA_Init+0x10c>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 80032d6:	6803      	ldr	r3, [r0, #0]
 80032d8:	4a40      	ldr	r2, [pc, #256]	; (80033dc <HAL_DMA_Init+0x110>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d015      	beq.n	800330a <HAL_DMA_Init+0x3e>
 80032de:	3214      	adds	r2, #20
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d012      	beq.n	800330a <HAL_DMA_Init+0x3e>
 80032e4:	3214      	adds	r2, #20
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d00f      	beq.n	800330a <HAL_DMA_Init+0x3e>
 80032ea:	3214      	adds	r2, #20
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d00c      	beq.n	800330a <HAL_DMA_Init+0x3e>
 80032f0:	3214      	adds	r2, #20
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d009      	beq.n	800330a <HAL_DMA_Init+0x3e>
 80032f6:	3214      	adds	r2, #20
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d006      	beq.n	800330a <HAL_DMA_Init+0x3e>
 80032fc:	3214      	adds	r2, #20
 80032fe:	4293      	cmp	r3, r2
 8003300:	d003      	beq.n	800330a <HAL_DMA_Init+0x3e>
 8003302:	21aa      	movs	r1, #170	; 0xaa
 8003304:	4836      	ldr	r0, [pc, #216]	; (80033e0 <HAL_DMA_Init+0x114>)
 8003306:	f7fe fe0e 	bl	8001f26 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800330a:	6863      	ldr	r3, [r4, #4]
 800330c:	f033 0210 	bics.w	r2, r3, #16
 8003310:	d006      	beq.n	8003320 <HAL_DMA_Init+0x54>
 8003312:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003316:	d003      	beq.n	8003320 <HAL_DMA_Init+0x54>
 8003318:	21ab      	movs	r1, #171	; 0xab
 800331a:	4831      	ldr	r0, [pc, #196]	; (80033e0 <HAL_DMA_Init+0x114>)
 800331c:	f7fe fe03 	bl	8001f26 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8003320:	68a3      	ldr	r3, [r4, #8]
 8003322:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 8003326:	d003      	beq.n	8003330 <HAL_DMA_Init+0x64>
 8003328:	21ac      	movs	r1, #172	; 0xac
 800332a:	482d      	ldr	r0, [pc, #180]	; (80033e0 <HAL_DMA_Init+0x114>)
 800332c:	f7fe fdfb 	bl	8001f26 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8003330:	68e3      	ldr	r3, [r4, #12]
 8003332:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8003336:	d003      	beq.n	8003340 <HAL_DMA_Init+0x74>
 8003338:	21ad      	movs	r1, #173	; 0xad
 800333a:	4829      	ldr	r0, [pc, #164]	; (80033e0 <HAL_DMA_Init+0x114>)
 800333c:	f7fe fdf3 	bl	8001f26 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8003340:	6923      	ldr	r3, [r4, #16]
 8003342:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8003346:	d006      	beq.n	8003356 <HAL_DMA_Init+0x8a>
 8003348:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800334c:	d003      	beq.n	8003356 <HAL_DMA_Init+0x8a>
 800334e:	21ae      	movs	r1, #174	; 0xae
 8003350:	4823      	ldr	r0, [pc, #140]	; (80033e0 <HAL_DMA_Init+0x114>)
 8003352:	f7fe fde8 	bl	8001f26 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8003356:	6963      	ldr	r3, [r4, #20]
 8003358:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 800335c:	d006      	beq.n	800336c <HAL_DMA_Init+0xa0>
 800335e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003362:	d003      	beq.n	800336c <HAL_DMA_Init+0xa0>
 8003364:	21af      	movs	r1, #175	; 0xaf
 8003366:	481e      	ldr	r0, [pc, #120]	; (80033e0 <HAL_DMA_Init+0x114>)
 8003368:	f7fe fddd 	bl	8001f26 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800336c:	69a3      	ldr	r3, [r4, #24]
 800336e:	f033 0320 	bics.w	r3, r3, #32
 8003372:	d003      	beq.n	800337c <HAL_DMA_Init+0xb0>
 8003374:	21b0      	movs	r1, #176	; 0xb0
 8003376:	481a      	ldr	r0, [pc, #104]	; (80033e0 <HAL_DMA_Init+0x114>)
 8003378:	f7fe fdd5 	bl	8001f26 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800337c:	69e3      	ldr	r3, [r4, #28]
 800337e:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8003382:	d003      	beq.n	800338c <HAL_DMA_Init+0xc0>
 8003384:	21b1      	movs	r1, #177	; 0xb1
 8003386:	4816      	ldr	r0, [pc, #88]	; (80033e0 <HAL_DMA_Init+0x114>)
 8003388:	f7fe fdcd 	bl	8001f26 <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800338c:	2214      	movs	r2, #20
 800338e:	6821      	ldr	r1, [r4, #0]
 8003390:	4b14      	ldr	r3, [pc, #80]	; (80033e4 <HAL_DMA_Init+0x118>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003392:	68a0      	ldr	r0, [r4, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003394:	440b      	add	r3, r1
 8003396:	fbb3 f3f2 	udiv	r3, r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	6423      	str	r3, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800339e:	4b12      	ldr	r3, [pc, #72]	; (80033e8 <HAL_DMA_Init+0x11c>)
  tmp = hdma->Instance->CCR;
 80033a0:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 80033a2:	63e3      	str	r3, [r4, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 80033a4:	6863      	ldr	r3, [r4, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80033a6:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 80033aa:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033ac:	68e0      	ldr	r0, [r4, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80033ae:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033b2:	4303      	orrs	r3, r0
 80033b4:	6920      	ldr	r0, [r4, #16]
 80033b6:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033b8:	6960      	ldr	r0, [r4, #20]
 80033ba:	4303      	orrs	r3, r0
 80033bc:	69a0      	ldr	r0, [r4, #24]
 80033be:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80033c0:	69e0      	ldr	r0, [r4, #28]
 80033c2:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 80033c4:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80033c6:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033c8:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80033ca:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033cc:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 80033ce:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80033d2:	f884 0020 	strb.w	r0, [r4, #32]

  return HAL_OK;
 80033d6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80033d8:	2001      	movs	r0, #1
}
 80033da:	bd10      	pop	{r4, pc}
 80033dc:	40020008 	.word	0x40020008
 80033e0:	080066ed 	.word	0x080066ed
 80033e4:	bffdfff8 	.word	0xbffdfff8
 80033e8:	40020000 	.word	0x40020000

080033ec <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033f0:	4617      	mov	r7, r2
 80033f2:	4698      	mov	r8, r3
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80033f4:	1e5a      	subs	r2, r3, #1
 80033f6:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80033fa:	429a      	cmp	r2, r3
{
 80033fc:	4604      	mov	r4, r0
 80033fe:	460e      	mov	r6, r1
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8003400:	d904      	bls.n	800340c <HAL_DMA_Start_IT+0x20>
 8003402:	f240 117f 	movw	r1, #383	; 0x17f
 8003406:	4822      	ldr	r0, [pc, #136]	; (8003490 <HAL_DMA_Start_IT+0xa4>)
 8003408:	f7fe fd8d 	bl	8001f26 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 800340c:	f894 3020 	ldrb.w	r3, [r4, #32]
 8003410:	2b01      	cmp	r3, #1
 8003412:	d039      	beq.n	8003488 <HAL_DMA_Start_IT+0x9c>
 8003414:	2301      	movs	r3, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003416:	f894 5021 	ldrb.w	r5, [r4, #33]	; 0x21
  __HAL_LOCK(hdma);
 800341a:	f884 3020 	strb.w	r3, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800341e:	429d      	cmp	r5, r3
 8003420:	f04f 0002 	mov.w	r0, #2
 8003424:	f04f 0300 	mov.w	r3, #0
 8003428:	d12a      	bne.n	8003480 <HAL_DMA_Start_IT+0x94>
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800342a:	6821      	ldr	r1, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800342c:	63a3      	str	r3, [r4, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_BUSY;
 800342e:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003432:	6c22      	ldr	r2, [r4, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8003434:	6808      	ldr	r0, [r1, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003436:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003438:	4095      	lsls	r5, r2
    __HAL_DMA_DISABLE(hdma);
 800343a:	f020 0001 	bic.w	r0, r0, #1
 800343e:	6008      	str	r0, [r1, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003440:	605d      	str	r5, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003442:	6863      	ldr	r3, [r4, #4]
  hdma->Instance->CNDTR = DataLength;
 8003444:	f8c1 8004 	str.w	r8, [r1, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003448:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 800344a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800344c:	6822      	ldr	r2, [r4, #0]
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800344e:	bf0b      	itete	eq
 8003450:	608f      	streq	r7, [r1, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003452:	608e      	strne	r6, [r1, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003454:	60ce      	streq	r6, [r1, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003456:	60cf      	strne	r7, [r1, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8003458:	b153      	cbz	r3, 8003470 <HAL_DMA_Start_IT+0x84>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800345a:	680b      	ldr	r3, [r1, #0]
 800345c:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003460:	600b      	str	r3, [r1, #0]
    __HAL_DMA_ENABLE(hdma);
 8003462:	6813      	ldr	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003464:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8003466:	f043 0301 	orr.w	r3, r3, #1
 800346a:	6013      	str	r3, [r2, #0]
 800346c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003470:	680b      	ldr	r3, [r1, #0]
 8003472:	f023 0304 	bic.w	r3, r3, #4
 8003476:	600b      	str	r3, [r1, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003478:	680b      	ldr	r3, [r1, #0]
 800347a:	f043 030a 	orr.w	r3, r3, #10
 800347e:	e7ef      	b.n	8003460 <HAL_DMA_Start_IT+0x74>
    __HAL_UNLOCK(hdma); 
 8003480:	f884 3020 	strb.w	r3, [r4, #32]
 8003484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hdma);
 8003488:	2002      	movs	r0, #2
}
 800348a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800348e:	bf00      	nop
 8003490:	080066ed 	.word	0x080066ed

08003494 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003494:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8003498:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800349a:	2b02      	cmp	r3, #2
 800349c:	d003      	beq.n	80034a6 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800349e:	2304      	movs	r3, #4
 80034a0:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 80034a2:	2001      	movs	r0, #1
 80034a4:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034a6:	6803      	ldr	r3, [r0, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	f022 020e 	bic.w	r2, r2, #14
 80034ae:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	f022 0201 	bic.w	r2, r2, #1
 80034b6:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80034b8:	4a18      	ldr	r2, [pc, #96]	; (800351c <HAL_DMA_Abort_IT+0x88>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d01f      	beq.n	80034fe <HAL_DMA_Abort_IT+0x6a>
 80034be:	3214      	adds	r2, #20
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d01e      	beq.n	8003502 <HAL_DMA_Abort_IT+0x6e>
 80034c4:	3214      	adds	r2, #20
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d01d      	beq.n	8003506 <HAL_DMA_Abort_IT+0x72>
 80034ca:	3214      	adds	r2, #20
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d01d      	beq.n	800350c <HAL_DMA_Abort_IT+0x78>
 80034d0:	3214      	adds	r2, #20
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d01d      	beq.n	8003512 <HAL_DMA_Abort_IT+0x7e>
 80034d6:	3214      	adds	r2, #20
 80034d8:	4293      	cmp	r3, r2
 80034da:	bf0c      	ite	eq
 80034dc:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 80034e0:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 80034e4:	4a0e      	ldr	r2, [pc, #56]	; (8003520 <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 80034e6:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80034e8:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80034ea:	2301      	movs	r3, #1
 80034ec:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 80034f0:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80034f2:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80034f6:	b17b      	cbz	r3, 8003518 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 80034f8:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80034fa:	4620      	mov	r0, r4
 80034fc:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80034fe:	2301      	movs	r3, #1
 8003500:	e7f0      	b.n	80034e4 <HAL_DMA_Abort_IT+0x50>
 8003502:	2310      	movs	r3, #16
 8003504:	e7ee      	b.n	80034e4 <HAL_DMA_Abort_IT+0x50>
 8003506:	f44f 7380 	mov.w	r3, #256	; 0x100
 800350a:	e7eb      	b.n	80034e4 <HAL_DMA_Abort_IT+0x50>
 800350c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003510:	e7e8      	b.n	80034e4 <HAL_DMA_Abort_IT+0x50>
 8003512:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003516:	e7e5      	b.n	80034e4 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8003518:	4618      	mov	r0, r3
}
 800351a:	bd10      	pop	{r4, pc}
 800351c:	40020008 	.word	0x40020008
 8003520:	40020000 	.word	0x40020000

08003524 <HAL_DMA_IRQHandler>:
{
 8003524:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003526:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003528:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800352a:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800352c:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800352e:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003530:	4095      	lsls	r5, r2
 8003532:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8003534:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003536:	d032      	beq.n	800359e <HAL_DMA_IRQHandler+0x7a>
 8003538:	074d      	lsls	r5, r1, #29
 800353a:	d530      	bpl.n	800359e <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003540:	bf5e      	ittt	pl
 8003542:	681a      	ldrpl	r2, [r3, #0]
 8003544:	f022 0204 	bicpl.w	r2, r2, #4
 8003548:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800354a:	4a3e      	ldr	r2, [pc, #248]	; (8003644 <HAL_DMA_IRQHandler+0x120>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d019      	beq.n	8003584 <HAL_DMA_IRQHandler+0x60>
 8003550:	3214      	adds	r2, #20
 8003552:	4293      	cmp	r3, r2
 8003554:	d018      	beq.n	8003588 <HAL_DMA_IRQHandler+0x64>
 8003556:	3214      	adds	r2, #20
 8003558:	4293      	cmp	r3, r2
 800355a:	d017      	beq.n	800358c <HAL_DMA_IRQHandler+0x68>
 800355c:	3214      	adds	r2, #20
 800355e:	4293      	cmp	r3, r2
 8003560:	d017      	beq.n	8003592 <HAL_DMA_IRQHandler+0x6e>
 8003562:	3214      	adds	r2, #20
 8003564:	4293      	cmp	r3, r2
 8003566:	d017      	beq.n	8003598 <HAL_DMA_IRQHandler+0x74>
 8003568:	3214      	adds	r2, #20
 800356a:	4293      	cmp	r3, r2
 800356c:	bf0c      	ite	eq
 800356e:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8003572:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8003576:	4a34      	ldr	r2, [pc, #208]	; (8003648 <HAL_DMA_IRQHandler+0x124>)
 8003578:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 800357a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 800357c:	2b00      	cmp	r3, #0
 800357e:	d05e      	beq.n	800363e <HAL_DMA_IRQHandler+0x11a>
}
 8003580:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8003582:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003584:	2304      	movs	r3, #4
 8003586:	e7f6      	b.n	8003576 <HAL_DMA_IRQHandler+0x52>
 8003588:	2340      	movs	r3, #64	; 0x40
 800358a:	e7f4      	b.n	8003576 <HAL_DMA_IRQHandler+0x52>
 800358c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003590:	e7f1      	b.n	8003576 <HAL_DMA_IRQHandler+0x52>
 8003592:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003596:	e7ee      	b.n	8003576 <HAL_DMA_IRQHandler+0x52>
 8003598:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800359c:	e7eb      	b.n	8003576 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800359e:	2502      	movs	r5, #2
 80035a0:	4095      	lsls	r5, r2
 80035a2:	4225      	tst	r5, r4
 80035a4:	d035      	beq.n	8003612 <HAL_DMA_IRQHandler+0xee>
 80035a6:	078d      	lsls	r5, r1, #30
 80035a8:	d533      	bpl.n	8003612 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	0694      	lsls	r4, r2, #26
 80035ae:	d406      	bmi.n	80035be <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	f022 020a 	bic.w	r2, r2, #10
 80035b6:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80035b8:	2201      	movs	r2, #1
 80035ba:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80035be:	4a21      	ldr	r2, [pc, #132]	; (8003644 <HAL_DMA_IRQHandler+0x120>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d019      	beq.n	80035f8 <HAL_DMA_IRQHandler+0xd4>
 80035c4:	3214      	adds	r2, #20
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d018      	beq.n	80035fc <HAL_DMA_IRQHandler+0xd8>
 80035ca:	3214      	adds	r2, #20
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d017      	beq.n	8003600 <HAL_DMA_IRQHandler+0xdc>
 80035d0:	3214      	adds	r2, #20
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d017      	beq.n	8003606 <HAL_DMA_IRQHandler+0xe2>
 80035d6:	3214      	adds	r2, #20
 80035d8:	4293      	cmp	r3, r2
 80035da:	d017      	beq.n	800360c <HAL_DMA_IRQHandler+0xe8>
 80035dc:	3214      	adds	r2, #20
 80035de:	4293      	cmp	r3, r2
 80035e0:	bf0c      	ite	eq
 80035e2:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 80035e6:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 80035ea:	4a17      	ldr	r2, [pc, #92]	; (8003648 <HAL_DMA_IRQHandler+0x124>)
 80035ec:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 80035ee:	2300      	movs	r3, #0
 80035f0:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80035f4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80035f6:	e7c1      	b.n	800357c <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80035f8:	2302      	movs	r3, #2
 80035fa:	e7f6      	b.n	80035ea <HAL_DMA_IRQHandler+0xc6>
 80035fc:	2320      	movs	r3, #32
 80035fe:	e7f4      	b.n	80035ea <HAL_DMA_IRQHandler+0xc6>
 8003600:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003604:	e7f1      	b.n	80035ea <HAL_DMA_IRQHandler+0xc6>
 8003606:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800360a:	e7ee      	b.n	80035ea <HAL_DMA_IRQHandler+0xc6>
 800360c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003610:	e7eb      	b.n	80035ea <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003612:	2508      	movs	r5, #8
 8003614:	4095      	lsls	r5, r2
 8003616:	4225      	tst	r5, r4
 8003618:	d011      	beq.n	800363e <HAL_DMA_IRQHandler+0x11a>
 800361a:	0709      	lsls	r1, r1, #28
 800361c:	d50f      	bpl.n	800363e <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800361e:	6819      	ldr	r1, [r3, #0]
 8003620:	f021 010e 	bic.w	r1, r1, #14
 8003624:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003626:	2301      	movs	r3, #1
 8003628:	fa03 f202 	lsl.w	r2, r3, r2
 800362c:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800362e:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8003630:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8003634:	2300      	movs	r3, #0
 8003636:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 800363a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800363c:	e79e      	b.n	800357c <HAL_DMA_IRQHandler+0x58>
}
 800363e:	bc70      	pop	{r4, r5, r6}
 8003640:	4770      	bx	lr
 8003642:	bf00      	nop
 8003644:	40020008 	.word	0x40020008
 8003648:	40020000 	.word	0x40020000

0800364c <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800364c:	4a11      	ldr	r2, [pc, #68]	; (8003694 <FLASH_SetErrorCode+0x48>)
 800364e:	68d3      	ldr	r3, [r2, #12]
 8003650:	f013 0310 	ands.w	r3, r3, #16
 8003654:	d005      	beq.n	8003662 <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003656:	4910      	ldr	r1, [pc, #64]	; (8003698 <FLASH_SetErrorCode+0x4c>)
 8003658:	69cb      	ldr	r3, [r1, #28]
 800365a:	f043 0302 	orr.w	r3, r3, #2
 800365e:	61cb      	str	r3, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8003660:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003662:	68d2      	ldr	r2, [r2, #12]
 8003664:	0750      	lsls	r0, r2, #29
 8003666:	d506      	bpl.n	8003676 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003668:	490b      	ldr	r1, [pc, #44]	; (8003698 <FLASH_SetErrorCode+0x4c>)
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 800366a:	f043 0304 	orr.w	r3, r3, #4
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 800366e:	69ca      	ldr	r2, [r1, #28]
 8003670:	f042 0201 	orr.w	r2, r2, #1
 8003674:	61ca      	str	r2, [r1, #28]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003676:	4a07      	ldr	r2, [pc, #28]	; (8003694 <FLASH_SetErrorCode+0x48>)
 8003678:	69d1      	ldr	r1, [r2, #28]
 800367a:	07c9      	lsls	r1, r1, #31
 800367c:	d508      	bpl.n	8003690 <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 800367e:	4806      	ldr	r0, [pc, #24]	; (8003698 <FLASH_SetErrorCode+0x4c>)
 8003680:	69c1      	ldr	r1, [r0, #28]
 8003682:	f041 0104 	orr.w	r1, r1, #4
 8003686:	61c1      	str	r1, [r0, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8003688:	69d1      	ldr	r1, [r2, #28]
 800368a:	f021 0101 	bic.w	r1, r1, #1
 800368e:	61d1      	str	r1, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003690:	60d3      	str	r3, [r2, #12]
 8003692:	4770      	bx	lr
 8003694:	40022000 	.word	0x40022000
 8003698:	20000800 	.word	0x20000800

0800369c <HAL_FLASH_EndOfOperationCallback>:
 800369c:	4770      	bx	lr

0800369e <HAL_FLASH_OperationErrorCallback>:
{
 800369e:	4770      	bx	lr

080036a0 <HAL_FLASH_IRQHandler>:
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80036a0:	4b42      	ldr	r3, [pc, #264]	; (80037ac <HAL_FLASH_IRQHandler+0x10c>)
{
 80036a2:	b570      	push	{r4, r5, r6, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80036a4:	68da      	ldr	r2, [r3, #12]
 80036a6:	4c42      	ldr	r4, [pc, #264]	; (80037b0 <HAL_FLASH_IRQHandler+0x110>)
 80036a8:	f012 0f10 	tst.w	r2, #16
 80036ac:	d102      	bne.n	80036b4 <HAL_FLASH_IRQHandler+0x14>
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	075a      	lsls	r2, r3, #29
 80036b2:	d50a      	bpl.n	80036ca <HAL_FLASH_IRQHandler+0x2a>
    pFlash.Address = 0xFFFFFFFFU;
 80036b4:	f04f 33ff 	mov.w	r3, #4294967295
    addresstmp = pFlash.Address;
 80036b8:	68a5      	ldr	r5, [r4, #8]
    pFlash.Address = 0xFFFFFFFFU;
 80036ba:	60a3      	str	r3, [r4, #8]
    FLASH_SetErrorCode();
 80036bc:	f7ff ffc6 	bl	800364c <FLASH_SetErrorCode>
    HAL_FLASH_OperationErrorCallback(addresstmp);
 80036c0:	4628      	mov	r0, r5
 80036c2:	f7ff ffec 	bl	800369e <HAL_FLASH_OperationErrorCallback>
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80036c6:	2300      	movs	r3, #0
 80036c8:	7023      	strb	r3, [r4, #0]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80036ca:	4d38      	ldr	r5, [pc, #224]	; (80037ac <HAL_FLASH_IRQHandler+0x10c>)
 80036cc:	68eb      	ldr	r3, [r5, #12]
 80036ce:	069b      	lsls	r3, r3, #26
 80036d0:	d518      	bpl.n	8003704 <HAL_FLASH_IRQHandler+0x64>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80036d2:	2320      	movs	r3, #32
 80036d4:	60eb      	str	r3, [r5, #12]
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 80036d6:	7823      	ldrb	r3, [r4, #0]
 80036d8:	b1a3      	cbz	r3, 8003704 <HAL_FLASH_IRQHandler+0x64>
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 80036da:	7823      	ldrb	r3, [r4, #0]
 80036dc:	2b01      	cmp	r3, #1
 80036de:	d127      	bne.n	8003730 <HAL_FLASH_IRQHandler+0x90>
        pFlash.DataRemaining--;
 80036e0:	6863      	ldr	r3, [r4, #4]
 80036e2:	3b01      	subs	r3, #1
 80036e4:	6063      	str	r3, [r4, #4]
        if(pFlash.DataRemaining != 0U)
 80036e6:	6863      	ldr	r3, [r4, #4]
 80036e8:	b1db      	cbz	r3, 8003722 <HAL_FLASH_IRQHandler+0x82>
          addresstmp = pFlash.Address;
 80036ea:	68a0      	ldr	r0, [r4, #8]
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 80036ec:	f7ff ffd6 	bl	800369c <HAL_FLASH_EndOfOperationCallback>
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 80036f0:	68a0      	ldr	r0, [r4, #8]
 80036f2:	f500 6080 	add.w	r0, r0, #1024	; 0x400
          pFlash.Address = addresstmp;
 80036f6:	60a0      	str	r0, [r4, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80036f8:	692b      	ldr	r3, [r5, #16]
 80036fa:	f023 0302 	bic.w	r3, r3, #2
 80036fe:	612b      	str	r3, [r5, #16]
          FLASH_PageErase(addresstmp);
 8003700:	f000 f910 	bl	8003924 <FLASH_PageErase>
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8003704:	7823      	ldrb	r3, [r4, #0]
 8003706:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 800370a:	b94b      	cbnz	r3, 8003720 <HAL_FLASH_IRQHandler+0x80>
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 800370c:	4b27      	ldr	r3, [pc, #156]	; (80037ac <HAL_FLASH_IRQHandler+0x10c>)
 800370e:	691a      	ldr	r2, [r3, #16]
 8003710:	f022 0207 	bic.w	r2, r2, #7
 8003714:	611a      	str	r2, [r3, #16]
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8003716:	691a      	ldr	r2, [r3, #16]
 8003718:	f422 52a0 	bic.w	r2, r2, #5120	; 0x1400
 800371c:	611a      	str	r2, [r3, #16]
    __HAL_UNLOCK(&pFlash);
 800371e:	7621      	strb	r1, [r4, #24]
 8003720:	bd70      	pop	{r4, r5, r6, pc}
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 8003722:	f04f 30ff 	mov.w	r0, #4294967295
 8003726:	60a0      	str	r0, [r4, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8003728:	7023      	strb	r3, [r4, #0]
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 800372a:	f7ff ffb7 	bl	800369c <HAL_FLASH_EndOfOperationCallback>
 800372e:	e7e9      	b.n	8003704 <HAL_FLASH_IRQHandler+0x64>
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8003730:	7823      	ldrb	r3, [r4, #0]
 8003732:	2b02      	cmp	r3, #2
 8003734:	d109      	bne.n	800374a <HAL_FLASH_IRQHandler+0xaa>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003736:	692b      	ldr	r3, [r5, #16]
          HAL_FLASH_EndOfOperationCallback(0U);
 8003738:	2000      	movs	r0, #0
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800373a:	f023 0304 	bic.w	r3, r3, #4
 800373e:	612b      	str	r3, [r5, #16]
          HAL_FLASH_EndOfOperationCallback(0U);
 8003740:	f7ff ffac 	bl	800369c <HAL_FLASH_EndOfOperationCallback>
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8003744:	2300      	movs	r3, #0
 8003746:	7023      	strb	r3, [r4, #0]
 8003748:	e7dc      	b.n	8003704 <HAL_FLASH_IRQHandler+0x64>
        pFlash.DataRemaining--;
 800374a:	6863      	ldr	r3, [r4, #4]
 800374c:	3b01      	subs	r3, #1
 800374e:	6063      	str	r3, [r4, #4]
        if(pFlash.DataRemaining != 0U)
 8003750:	6863      	ldr	r3, [r4, #4]
 8003752:	b1d3      	cbz	r3, 800378a <HAL_FLASH_IRQHandler+0xea>
          pFlash.Address += 2U;
 8003754:	68a3      	ldr	r3, [r4, #8]
 8003756:	3302      	adds	r3, #2
 8003758:	60a3      	str	r3, [r4, #8]
          addresstmp = pFlash.Address;
 800375a:	68a6      	ldr	r6, [r4, #8]
          pFlash.Data = (pFlash.Data >> 16U);
 800375c:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
 8003760:	0c02      	lsrs	r2, r0, #16
 8003762:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003766:	0c0b      	lsrs	r3, r1, #16
 8003768:	e9c4 2304 	strd	r2, r3, [r4, #16]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 800376c:	692b      	ldr	r3, [r5, #16]
 800376e:	f023 0301 	bic.w	r3, r3, #1
 8003772:	612b      	str	r3, [r5, #16]
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8003774:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003778:	2300      	movs	r3, #0
 800377a:	61e3      	str	r3, [r4, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800377c:	692b      	ldr	r3, [r5, #16]
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 800377e:	b292      	uxth	r2, r2
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003780:	f043 0301 	orr.w	r3, r3, #1
 8003784:	612b      	str	r3, [r5, #16]
  *(__IO uint16_t*)Address = Data;
 8003786:	8032      	strh	r2, [r6, #0]
 8003788:	e7bc      	b.n	8003704 <HAL_FLASH_IRQHandler+0x64>
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 800378a:	7823      	ldrb	r3, [r4, #0]
 800378c:	2b03      	cmp	r3, #3
 800378e:	d106      	bne.n	800379e <HAL_FLASH_IRQHandler+0xfe>
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8003790:	68a0      	ldr	r0, [r4, #8]
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 8003792:	f7ff ff83 	bl	800369c <HAL_FLASH_EndOfOperationCallback>
          pFlash.Address = 0xFFFFFFFFU;
 8003796:	f04f 33ff 	mov.w	r3, #4294967295
 800379a:	60a3      	str	r3, [r4, #8]
 800379c:	e7d2      	b.n	8003744 <HAL_FLASH_IRQHandler+0xa4>
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 800379e:	7823      	ldrb	r3, [r4, #0]
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 80037a0:	68a0      	ldr	r0, [r4, #8]
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 80037a2:	2b04      	cmp	r3, #4
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 80037a4:	bf0c      	ite	eq
 80037a6:	3802      	subeq	r0, #2
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 80037a8:	3806      	subne	r0, #6
 80037aa:	e7f2      	b.n	8003792 <HAL_FLASH_IRQHandler+0xf2>
 80037ac:	40022000 	.word	0x40022000
 80037b0:	20000800 	.word	0x20000800

080037b4 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80037b4:	4b06      	ldr	r3, [pc, #24]	; (80037d0 <HAL_FLASH_Unlock+0x1c>)
 80037b6:	6918      	ldr	r0, [r3, #16]
 80037b8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80037bc:	d007      	beq.n	80037ce <HAL_FLASH_Unlock+0x1a>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80037be:	4a05      	ldr	r2, [pc, #20]	; (80037d4 <HAL_FLASH_Unlock+0x20>)
 80037c0:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80037c2:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 80037c6:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80037c8:	6918      	ldr	r0, [r3, #16]
  HAL_StatusTypeDef status = HAL_OK;
 80037ca:	f3c0 10c0 	ubfx	r0, r0, #7, #1
}
 80037ce:	4770      	bx	lr
 80037d0:	40022000 	.word	0x40022000
 80037d4:	45670123 	.word	0x45670123

080037d8 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80037d8:	4a03      	ldr	r2, [pc, #12]	; (80037e8 <HAL_FLASH_Lock+0x10>)
}
 80037da:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80037dc:	6913      	ldr	r3, [r2, #16]
 80037de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037e2:	6113      	str	r3, [r2, #16]
}
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	40022000 	.word	0x40022000

080037ec <FLASH_WaitForLastOperation>:
{
 80037ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ee:	4606      	mov	r6, r0
  uint32_t tickstart = HAL_GetTick();
 80037f0:	f7ff f95e 	bl	8002ab0 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80037f4:	4c11      	ldr	r4, [pc, #68]	; (800383c <FLASH_WaitForLastOperation+0x50>)
  uint32_t tickstart = HAL_GetTick();
 80037f6:	4607      	mov	r7, r0
 80037f8:	4625      	mov	r5, r4
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80037fa:	68e3      	ldr	r3, [r4, #12]
 80037fc:	07d8      	lsls	r0, r3, #31
 80037fe:	d412      	bmi.n	8003826 <FLASH_WaitForLastOperation+0x3a>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003800:	68e3      	ldr	r3, [r4, #12]
 8003802:	0699      	lsls	r1, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003804:	bf44      	itt	mi
 8003806:	2320      	movmi	r3, #32
 8003808:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800380a:	68eb      	ldr	r3, [r5, #12]
 800380c:	06da      	lsls	r2, r3, #27
 800380e:	d406      	bmi.n	800381e <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003810:	69eb      	ldr	r3, [r5, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003812:	07db      	lsls	r3, r3, #31
 8003814:	d403      	bmi.n	800381e <FLASH_WaitForLastOperation+0x32>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003816:	68e8      	ldr	r0, [r5, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003818:	f010 0004 	ands.w	r0, r0, #4
 800381c:	d002      	beq.n	8003824 <FLASH_WaitForLastOperation+0x38>
    FLASH_SetErrorCode();
 800381e:	f7ff ff15 	bl	800364c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003822:	2001      	movs	r0, #1
}
 8003824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8003826:	1c73      	adds	r3, r6, #1
 8003828:	d0e7      	beq.n	80037fa <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800382a:	b90e      	cbnz	r6, 8003830 <FLASH_WaitForLastOperation+0x44>
        return HAL_TIMEOUT;
 800382c:	2003      	movs	r0, #3
 800382e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003830:	f7ff f93e 	bl	8002ab0 <HAL_GetTick>
 8003834:	1bc0      	subs	r0, r0, r7
 8003836:	4286      	cmp	r6, r0
 8003838:	d2df      	bcs.n	80037fa <FLASH_WaitForLastOperation+0xe>
 800383a:	e7f7      	b.n	800382c <FLASH_WaitForLastOperation+0x40>
 800383c:	40022000 	.word	0x40022000

08003840 <HAL_FLASH_Program>:
{
 8003840:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003844:	461f      	mov	r7, r3
  __HAL_LOCK(&pFlash);
 8003846:	4b2f      	ldr	r3, [pc, #188]	; (8003904 <HAL_FLASH_Program+0xc4>)
{
 8003848:	4616      	mov	r6, r2
  __HAL_LOCK(&pFlash);
 800384a:	7e1a      	ldrb	r2, [r3, #24]
{
 800384c:	4683      	mov	fp, r0
  __HAL_LOCK(&pFlash);
 800384e:	2a01      	cmp	r2, #1
{
 8003850:	4689      	mov	r9, r1
 8003852:	4698      	mov	r8, r3
  __HAL_LOCK(&pFlash);
 8003854:	d052      	beq.n	80038fc <HAL_FLASH_Program+0xbc>
 8003856:	2301      	movs	r3, #1
 8003858:	f888 3018 	strb.w	r3, [r8, #24]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 800385c:	1e43      	subs	r3, r0, #1
 800385e:	2b02      	cmp	r3, #2
 8003860:	d903      	bls.n	800386a <HAL_FLASH_Program+0x2a>
 8003862:	21c2      	movs	r1, #194	; 0xc2
 8003864:	4828      	ldr	r0, [pc, #160]	; (8003908 <HAL_FLASH_Program+0xc8>)
 8003866:	f7fe fb5e 	bl	8001f26 <assert_failed>
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));
 800386a:	f1b9 6f00 	cmp.w	r9, #134217728	; 0x8000000
 800386e:	d306      	bcc.n	800387e <HAL_FLASH_Program+0x3e>
 8003870:	4b26      	ldr	r3, [pc, #152]	; (800390c <HAL_FLASH_Program+0xcc>)
 8003872:	881b      	ldrh	r3, [r3, #0]
 8003874:	2b80      	cmp	r3, #128	; 0x80
 8003876:	d138      	bne.n	80038ea <HAL_FLASH_Program+0xaa>
 8003878:	4b25      	ldr	r3, [pc, #148]	; (8003910 <HAL_FLASH_Program+0xd0>)
 800387a:	4599      	cmp	r9, r3
 800387c:	d903      	bls.n	8003886 <HAL_FLASH_Program+0x46>
 800387e:	21c3      	movs	r1, #195	; 0xc3
 8003880:	4821      	ldr	r0, [pc, #132]	; (8003908 <HAL_FLASH_Program+0xc8>)
 8003882:	f7fe fb50 	bl	8001f26 <assert_failed>
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003886:	f24c 3050 	movw	r0, #50000	; 0xc350
 800388a:	f7ff ffaf 	bl	80037ec <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800388e:	bb38      	cbnz	r0, 80038e0 <HAL_FLASH_Program+0xa0>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003890:	f1bb 0f01 	cmp.w	fp, #1
 8003894:	d006      	beq.n	80038a4 <HAL_FLASH_Program+0x64>
      nbiterations = 4U;
 8003896:	f1bb 0f02 	cmp.w	fp, #2
 800389a:	bf0c      	ite	eq
 800389c:	f04f 0b02 	moveq.w	fp, #2
 80038a0:	f04f 0b04 	movne.w	fp, #4
 80038a4:	2400      	movs	r4, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80038a6:	46a2      	mov	sl, r4
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80038a8:	4d1a      	ldr	r5, [pc, #104]	; (8003914 <HAL_FLASH_Program+0xd4>)
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80038aa:	0122      	lsls	r2, r4, #4
 80038ac:	4630      	mov	r0, r6
 80038ae:	4639      	mov	r1, r7
 80038b0:	f7fc fc4c 	bl	800014c <__aeabi_llsr>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80038b4:	f8c8 a01c 	str.w	sl, [r8, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80038b8:	692b      	ldr	r3, [r5, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 80038ba:	b280      	uxth	r0, r0
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 80038bc:	f043 0301 	orr.w	r3, r3, #1
 80038c0:	612b      	str	r3, [r5, #16]
  *(__IO uint16_t*)Address = Data;
 80038c2:	f829 0014 	strh.w	r0, [r9, r4, lsl #1]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80038c6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80038ca:	f7ff ff8f 	bl	80037ec <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80038ce:	692b      	ldr	r3, [r5, #16]
 80038d0:	f023 0301 	bic.w	r3, r3, #1
 80038d4:	612b      	str	r3, [r5, #16]
      if (status != HAL_OK)
 80038d6:	b918      	cbnz	r0, 80038e0 <HAL_FLASH_Program+0xa0>
 80038d8:	3401      	adds	r4, #1
    for (index = 0U; index < nbiterations; index++)
 80038da:	b2e3      	uxtb	r3, r4
 80038dc:	459b      	cmp	fp, r3
 80038de:	d8e4      	bhi.n	80038aa <HAL_FLASH_Program+0x6a>
  __HAL_UNLOCK(&pFlash);
 80038e0:	2300      	movs	r3, #0
 80038e2:	f888 3018 	strb.w	r3, [r8, #24]
  return status;
 80038e6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));
 80038ea:	2b40      	cmp	r3, #64	; 0x40
 80038ec:	d101      	bne.n	80038f2 <HAL_FLASH_Program+0xb2>
 80038ee:	4b0a      	ldr	r3, [pc, #40]	; (8003918 <HAL_FLASH_Program+0xd8>)
 80038f0:	e7c3      	b.n	800387a <HAL_FLASH_Program+0x3a>
 80038f2:	2b20      	cmp	r3, #32
 80038f4:	bf0c      	ite	eq
 80038f6:	4b09      	ldreq	r3, [pc, #36]	; (800391c <HAL_FLASH_Program+0xdc>)
 80038f8:	4b09      	ldrne	r3, [pc, #36]	; (8003920 <HAL_FLASH_Program+0xe0>)
 80038fa:	e7be      	b.n	800387a <HAL_FLASH_Program+0x3a>
  __HAL_LOCK(&pFlash);
 80038fc:	2002      	movs	r0, #2
}
 80038fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003902:	bf00      	nop
 8003904:	20000800 	.word	0x20000800
 8003908:	08006725 	.word	0x08006725
 800390c:	1ffff7e0 	.word	0x1ffff7e0
 8003910:	0801ffff 	.word	0x0801ffff
 8003914:	40022000 	.word	0x40022000
 8003918:	0800ffff 	.word	0x0800ffff
 800391c:	08007fff 	.word	0x08007fff
 8003920:	08003fff 	.word	0x08003fff

08003924 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003924:	2200      	movs	r2, #0
 8003926:	4b06      	ldr	r3, [pc, #24]	; (8003940 <FLASH_PageErase+0x1c>)
 8003928:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800392a:	4b06      	ldr	r3, [pc, #24]	; (8003944 <FLASH_PageErase+0x20>)
 800392c:	691a      	ldr	r2, [r3, #16]
 800392e:	f042 0202 	orr.w	r2, r2, #2
 8003932:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003934:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003936:	691a      	ldr	r2, [r3, #16]
 8003938:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800393c:	611a      	str	r2, [r3, #16]
 800393e:	4770      	bx	lr
 8003940:	20000800 	.word	0x20000800
 8003944:	40022000 	.word	0x40022000

08003948 <HAL_FLASHEx_Erase>:
{
 8003948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 800394c:	4c4a      	ldr	r4, [pc, #296]	; (8003a78 <HAL_FLASHEx_Erase+0x130>)
{
 800394e:	4606      	mov	r6, r0
  __HAL_LOCK(&pFlash);
 8003950:	7e23      	ldrb	r3, [r4, #24]
{
 8003952:	460d      	mov	r5, r1
  __HAL_LOCK(&pFlash);
 8003954:	2b01      	cmp	r3, #1
 8003956:	f000 808b 	beq.w	8003a70 <HAL_FLASHEx_Erase+0x128>
 800395a:	2301      	movs	r3, #1
 800395c:	7623      	strb	r3, [r4, #24]
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
 800395e:	6803      	ldr	r3, [r0, #0]
 8003960:	f033 0302 	bics.w	r3, r3, #2
 8003964:	d003      	beq.n	800396e <HAL_FLASHEx_Erase+0x26>
 8003966:	21b8      	movs	r1, #184	; 0xb8
 8003968:	4844      	ldr	r0, [pc, #272]	; (8003a7c <HAL_FLASHEx_Erase+0x134>)
 800396a:	f7fe fadc 	bl	8001f26 <assert_failed>
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800396e:	6833      	ldr	r3, [r6, #0]
 8003970:	2b02      	cmp	r3, #2
 8003972:	d11c      	bne.n	80039ae <HAL_FLASHEx_Erase+0x66>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003974:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003978:	f7ff ff38 	bl	80037ec <FLASH_WaitForLastOperation>
 800397c:	b120      	cbz	r0, 8003988 <HAL_FLASHEx_Erase+0x40>
  HAL_StatusTypeDef status = HAL_ERROR;
 800397e:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 8003980:	2300      	movs	r3, #0
 8003982:	7623      	strb	r3, [r4, #24]
  return status;
 8003984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8003988:	4d3d      	ldr	r5, [pc, #244]	; (8003a80 <HAL_FLASHEx_Erase+0x138>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800398a:	61e0      	str	r0, [r4, #28]
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800398c:	692b      	ldr	r3, [r5, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800398e:	f24c 3050 	movw	r0, #50000	; 0xc350
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8003992:	f043 0304 	orr.w	r3, r3, #4
 8003996:	612b      	str	r3, [r5, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003998:	692b      	ldr	r3, [r5, #16]
 800399a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800399e:	612b      	str	r3, [r5, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80039a0:	f7ff ff24 	bl	80037ec <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80039a4:	692b      	ldr	r3, [r5, #16]
 80039a6:	f023 0304 	bic.w	r3, r3, #4
 80039aa:	612b      	str	r3, [r5, #16]
 80039ac:	e7e8      	b.n	8003980 <HAL_FLASHEx_Erase+0x38>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
 80039ae:	68b3      	ldr	r3, [r6, #8]
 80039b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039b4:	d306      	bcc.n	80039c4 <HAL_FLASHEx_Erase+0x7c>
 80039b6:	4a33      	ldr	r2, [pc, #204]	; (8003a84 <HAL_FLASHEx_Erase+0x13c>)
 80039b8:	8812      	ldrh	r2, [r2, #0]
 80039ba:	2a80      	cmp	r2, #128	; 0x80
 80039bc:	d13c      	bne.n	8003a38 <HAL_FLASHEx_Erase+0xf0>
 80039be:	4a32      	ldr	r2, [pc, #200]	; (8003a88 <HAL_FLASHEx_Erase+0x140>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d903      	bls.n	80039cc <HAL_FLASHEx_Erase+0x84>
 80039c4:	21f9      	movs	r1, #249	; 0xf9
 80039c6:	482d      	ldr	r0, [pc, #180]	; (8003a7c <HAL_FLASHEx_Erase+0x134>)
 80039c8:	f7fe faad 	bl	8001f26 <assert_failed>
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
 80039cc:	4b2d      	ldr	r3, [pc, #180]	; (8003a84 <HAL_FLASHEx_Erase+0x13c>)
 80039ce:	68b2      	ldr	r2, [r6, #8]
 80039d0:	881b      	ldrh	r3, [r3, #0]
 80039d2:	68f1      	ldr	r1, [r6, #12]
 80039d4:	2b80      	cmp	r3, #128	; 0x80
 80039d6:	d138      	bne.n	8003a4a <HAL_FLASHEx_Erase+0x102>
 80039d8:	3a01      	subs	r2, #1
 80039da:	eb02 2381 	add.w	r3, r2, r1, lsl #10
 80039de:	4a2a      	ldr	r2, [pc, #168]	; (8003a88 <HAL_FLASHEx_Erase+0x140>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	bf8c      	ite	hi
 80039e4:	2300      	movhi	r3, #0
 80039e6:	2301      	movls	r3, #1
 80039e8:	b91b      	cbnz	r3, 80039f2 <HAL_FLASHEx_Erase+0xaa>
 80039ea:	21fa      	movs	r1, #250	; 0xfa
 80039ec:	4823      	ldr	r0, [pc, #140]	; (8003a7c <HAL_FLASHEx_Erase+0x134>)
 80039ee:	f7fe fa9a 	bl	8001f26 <assert_failed>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80039f2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80039f6:	f7ff fef9 	bl	80037ec <FLASH_WaitForLastOperation>
 80039fa:	2800      	cmp	r0, #0
 80039fc:	d1bf      	bne.n	800397e <HAL_FLASHEx_Erase+0x36>
        *PageError = 0xFFFFFFFFU;
 80039fe:	f04f 33ff 	mov.w	r3, #4294967295
  HAL_StatusTypeDef status = HAL_ERROR;
 8003a02:	2001      	movs	r0, #1
        *PageError = 0xFFFFFFFFU;
 8003a04:	602b      	str	r3, [r5, #0]
        for(address = pEraseInit->PageAddress;
 8003a06:	68b7      	ldr	r7, [r6, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003a08:	f8df 8074 	ldr.w	r8, [pc, #116]	; 8003a80 <HAL_FLASHEx_Erase+0x138>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003a0c:	68f2      	ldr	r2, [r6, #12]
 8003a0e:	68b3      	ldr	r3, [r6, #8]
 8003a10:	eb03 2382 	add.w	r3, r3, r2, lsl #10
        for(address = pEraseInit->PageAddress;
 8003a14:	429f      	cmp	r7, r3
 8003a16:	d2b3      	bcs.n	8003980 <HAL_FLASHEx_Erase+0x38>
          FLASH_PageErase(address);
 8003a18:	4638      	mov	r0, r7
 8003a1a:	f7ff ff83 	bl	8003924 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003a1e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003a22:	f7ff fee3 	bl	80037ec <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003a26:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8003a2a:	f023 0302 	bic.w	r3, r3, #2
 8003a2e:	f8c8 3010 	str.w	r3, [r8, #16]
          if (status != HAL_OK)
 8003a32:	b1d0      	cbz	r0, 8003a6a <HAL_FLASHEx_Erase+0x122>
            *PageError = address;
 8003a34:	602f      	str	r7, [r5, #0]
            break;
 8003a36:	e7a3      	b.n	8003980 <HAL_FLASHEx_Erase+0x38>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
 8003a38:	2a40      	cmp	r2, #64	; 0x40
 8003a3a:	d101      	bne.n	8003a40 <HAL_FLASHEx_Erase+0xf8>
 8003a3c:	4a13      	ldr	r2, [pc, #76]	; (8003a8c <HAL_FLASHEx_Erase+0x144>)
 8003a3e:	e7bf      	b.n	80039c0 <HAL_FLASHEx_Erase+0x78>
 8003a40:	2a20      	cmp	r2, #32
 8003a42:	bf0c      	ite	eq
 8003a44:	4a12      	ldreq	r2, [pc, #72]	; (8003a90 <HAL_FLASHEx_Erase+0x148>)
 8003a46:	4a13      	ldrne	r2, [pc, #76]	; (8003a94 <HAL_FLASHEx_Erase+0x14c>)
 8003a48:	e7ba      	b.n	80039c0 <HAL_FLASHEx_Erase+0x78>
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
 8003a4a:	2b40      	cmp	r3, #64	; 0x40
 8003a4c:	d104      	bne.n	8003a58 <HAL_FLASHEx_Erase+0x110>
 8003a4e:	1e53      	subs	r3, r2, #1
 8003a50:	eb03 2381 	add.w	r3, r3, r1, lsl #10
 8003a54:	4a0d      	ldr	r2, [pc, #52]	; (8003a8c <HAL_FLASHEx_Erase+0x144>)
 8003a56:	e7c3      	b.n	80039e0 <HAL_FLASHEx_Erase+0x98>
 8003a58:	2b20      	cmp	r3, #32
 8003a5a:	f102 33ff 	add.w	r3, r2, #4294967295
 8003a5e:	eb03 2381 	add.w	r3, r3, r1, lsl #10
 8003a62:	bf0c      	ite	eq
 8003a64:	4a0a      	ldreq	r2, [pc, #40]	; (8003a90 <HAL_FLASHEx_Erase+0x148>)
 8003a66:	4a0b      	ldrne	r2, [pc, #44]	; (8003a94 <HAL_FLASHEx_Erase+0x14c>)
 8003a68:	e7ba      	b.n	80039e0 <HAL_FLASHEx_Erase+0x98>
            address += FLASH_PAGE_SIZE)
 8003a6a:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8003a6e:	e7cd      	b.n	8003a0c <HAL_FLASHEx_Erase+0xc4>
  __HAL_LOCK(&pFlash);
 8003a70:	2002      	movs	r0, #2
}
 8003a72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a76:	bf00      	nop
 8003a78:	20000800 	.word	0x20000800
 8003a7c:	0800675f 	.word	0x0800675f
 8003a80:	40022000 	.word	0x40022000
 8003a84:	1ffff7e0 	.word	0x1ffff7e0
 8003a88:	0801ffff 	.word	0x0801ffff
 8003a8c:	0800ffff 	.word	0x0800ffff
 8003a90:	08007fff 	.word	0x08007fff
 8003a94:	08003fff 	.word	0x08003fff

08003a98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t config = 0x00U;
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003a9c:	4aaa      	ldr	r2, [pc, #680]	; (8003d48 <HAL_GPIO_Init+0x2b0>)
{
 8003a9e:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003aa0:	4290      	cmp	r0, r2
{
 8003aa2:	4604      	mov	r4, r0
 8003aa4:	468b      	mov	fp, r1
 8003aa6:	9201      	str	r2, [sp, #4]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003aa8:	d013      	beq.n	8003ad2 <HAL_GPIO_Init+0x3a>
 8003aaa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003aae:	4290      	cmp	r0, r2
 8003ab0:	d00f      	beq.n	8003ad2 <HAL_GPIO_Init+0x3a>
 8003ab2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003ab6:	4290      	cmp	r0, r2
 8003ab8:	d00b      	beq.n	8003ad2 <HAL_GPIO_Init+0x3a>
 8003aba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003abe:	4290      	cmp	r0, r2
 8003ac0:	d007      	beq.n	8003ad2 <HAL_GPIO_Init+0x3a>
 8003ac2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003ac6:	4290      	cmp	r0, r2
 8003ac8:	d003      	beq.n	8003ad2 <HAL_GPIO_Init+0x3a>
 8003aca:	21cd      	movs	r1, #205	; 0xcd
 8003acc:	489f      	ldr	r0, [pc, #636]	; (8003d4c <HAL_GPIO_Init+0x2b4>)
 8003ace:	f7fe fa2a 	bl	8001f26 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003ad2:	f8db 2000 	ldr.w	r2, [fp]
 8003ad6:	b291      	uxth	r1, r2
 8003ad8:	b111      	cbz	r1, 8003ae0 <HAL_GPIO_Init+0x48>
 8003ada:	0c12      	lsrs	r2, r2, #16
 8003adc:	0412      	lsls	r2, r2, #16
 8003ade:	b11a      	cbz	r2, 8003ae8 <HAL_GPIO_Init+0x50>
 8003ae0:	21ce      	movs	r1, #206	; 0xce
 8003ae2:	489a      	ldr	r0, [pc, #616]	; (8003d4c <HAL_GPIO_Init+0x2b4>)
 8003ae4:	f7fe fa1f 	bl	8001f26 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003ae8:	f8db 2004 	ldr.w	r2, [fp, #4]
 8003aec:	2a03      	cmp	r2, #3
 8003aee:	d917      	bls.n	8003b20 <HAL_GPIO_Init+0x88>
 8003af0:	f1a2 0111 	sub.w	r1, r2, #17
 8003af4:	2901      	cmp	r1, #1
 8003af6:	d913      	bls.n	8003b20 <HAL_GPIO_Init+0x88>
 8003af8:	4895      	ldr	r0, [pc, #596]	; (8003d50 <HAL_GPIO_Init+0x2b8>)
 8003afa:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 8003afe:	4281      	cmp	r1, r0
 8003b00:	d00e      	beq.n	8003b20 <HAL_GPIO_Init+0x88>
 8003b02:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8003b06:	4282      	cmp	r2, r0
 8003b08:	d00a      	beq.n	8003b20 <HAL_GPIO_Init+0x88>
 8003b0a:	f5a0 2070 	sub.w	r0, r0, #983040	; 0xf0000
 8003b0e:	4281      	cmp	r1, r0
 8003b10:	d006      	beq.n	8003b20 <HAL_GPIO_Init+0x88>
 8003b12:	4990      	ldr	r1, [pc, #576]	; (8003d54 <HAL_GPIO_Init+0x2bc>)
 8003b14:	428a      	cmp	r2, r1
 8003b16:	d003      	beq.n	8003b20 <HAL_GPIO_Init+0x88>
 8003b18:	21cf      	movs	r1, #207	; 0xcf
 8003b1a:	488c      	ldr	r0, [pc, #560]	; (8003d4c <HAL_GPIO_Init+0x2b4>)
 8003b1c:	f7fe fa03 	bl	8001f26 <assert_failed>
{
 8003b20:	2500      	movs	r5, #0
 8003b22:	46a8      	mov	r8, r5
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003b24:	f8df a244 	ldr.w	sl, [pc, #580]	; 8003d6c <HAL_GPIO_Init+0x2d4>
 8003b28:	4e8b      	ldr	r6, [pc, #556]	; (8003d58 <HAL_GPIO_Init+0x2c0>)
    ioposition = (0x01U << position);
 8003b2a:	2201      	movs	r2, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b2c:	f8db 7000 	ldr.w	r7, [fp]
    ioposition = (0x01U << position);
 8003b30:	fa02 f908 	lsl.w	r9, r2, r8
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b34:	ea09 0707 	and.w	r7, r9, r7
    if (iocurrent == ioposition)
 8003b38:	45b9      	cmp	r9, r7
 8003b3a:	f040 808f 	bne.w	8003c5c <HAL_GPIO_Init+0x1c4>
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8003b3e:	9b01      	ldr	r3, [sp, #4]
 8003b40:	429c      	cmp	r4, r3
 8003b42:	d011      	beq.n	8003b68 <HAL_GPIO_Init+0xd0>
 8003b44:	4985      	ldr	r1, [pc, #532]	; (8003d5c <HAL_GPIO_Init+0x2c4>)
 8003b46:	428c      	cmp	r4, r1
 8003b48:	d00e      	beq.n	8003b68 <HAL_GPIO_Init+0xd0>
 8003b4a:	4b85      	ldr	r3, [pc, #532]	; (8003d60 <HAL_GPIO_Init+0x2c8>)
 8003b4c:	429c      	cmp	r4, r3
 8003b4e:	d00b      	beq.n	8003b68 <HAL_GPIO_Init+0xd0>
 8003b50:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003b54:	428c      	cmp	r4, r1
 8003b56:	d007      	beq.n	8003b68 <HAL_GPIO_Init+0xd0>
 8003b58:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003b5c:	428c      	cmp	r4, r1
 8003b5e:	d003      	beq.n	8003b68 <HAL_GPIO_Init+0xd0>
 8003b60:	21dd      	movs	r1, #221	; 0xdd
 8003b62:	487a      	ldr	r0, [pc, #488]	; (8003d4c <HAL_GPIO_Init+0x2b4>)
 8003b64:	f7fe f9df 	bl	8001f26 <assert_failed>
      switch (GPIO_Init->Mode)
 8003b68:	f8db 1004 	ldr.w	r1, [fp, #4]
 8003b6c:	2912      	cmp	r1, #18
 8003b6e:	f000 80d3 	beq.w	8003d18 <HAL_GPIO_Init+0x280>
 8003b72:	f200 808d 	bhi.w	8003c90 <HAL_GPIO_Init+0x1f8>
 8003b76:	2902      	cmp	r1, #2
 8003b78:	f000 80c1 	beq.w	8003cfe <HAL_GPIO_Init+0x266>
 8003b7c:	d877      	bhi.n	8003c6e <HAL_GPIO_Init+0x1d6>
 8003b7e:	2900      	cmp	r1, #0
 8003b80:	f000 8093 	beq.w	8003caa <HAL_GPIO_Init+0x212>
 8003b84:	2901      	cmp	r1, #1
 8003b86:	f000 80ae 	beq.w	8003ce6 <HAL_GPIO_Init+0x24e>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003b8a:	2fff      	cmp	r7, #255	; 0xff
 8003b8c:	bf82      	ittt	hi
 8003b8e:	f108 4e80 	addhi.w	lr, r8, #1073741824	; 0x40000000
 8003b92:	f1ae 0e08 	subhi.w	lr, lr, #8
 8003b96:	ea4f 018e 	movhi.w	r1, lr, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003b9a:	f04f 0e0f 	mov.w	lr, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003b9e:	bf9d      	ittte	ls
 8003ba0:	4620      	movls	r0, r4
 8003ba2:	6822      	ldrls	r2, [r4, #0]
 8003ba4:	ea4f 0188 	movls.w	r1, r8, lsl #2
 8003ba8:	6862      	ldrhi	r2, [r4, #4]
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003baa:	fa0e fc01 	lsl.w	ip, lr, r1
 8003bae:	ea22 020c 	bic.w	r2, r2, ip
 8003bb2:	fa05 f101 	lsl.w	r1, r5, r1
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003bb6:	bf88      	it	hi
 8003bb8:	1d20      	addhi	r0, r4, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003bba:	4311      	orrs	r1, r2
 8003bbc:	6001      	str	r1, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003bbe:	f8db 0004 	ldr.w	r0, [fp, #4]
 8003bc2:	00c3      	lsls	r3, r0, #3
 8003bc4:	d54a      	bpl.n	8003c5c <HAL_GPIO_Init+0x1c4>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003bc6:	f8da 2018 	ldr.w	r2, [sl, #24]
 8003bca:	f028 0103 	bic.w	r1, r8, #3
 8003bce:	f042 0201 	orr.w	r2, r2, #1
 8003bd2:	f8ca 2018 	str.w	r2, [sl, #24]
 8003bd6:	f8da 2018 	ldr.w	r2, [sl, #24]
 8003bda:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8003bde:	f002 0201 	and.w	r2, r2, #1
 8003be2:	9203      	str	r2, [sp, #12]
 8003be4:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8003be8:	f008 0c03 	and.w	ip, r8, #3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bec:	9b01      	ldr	r3, [sp, #4]
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003bee:	9a03      	ldr	r2, [sp, #12]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8003bf0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8003bf4:	688a      	ldr	r2, [r1, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8003bf6:	fa0e fe0c 	lsl.w	lr, lr, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bfa:	429c      	cmp	r4, r3
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8003bfc:	ea22 0e0e 	bic.w	lr, r2, lr
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003c00:	f000 809b 	beq.w	8003d3a <HAL_GPIO_Init+0x2a2>
 8003c04:	4a55      	ldr	r2, [pc, #340]	; (8003d5c <HAL_GPIO_Init+0x2c4>)
 8003c06:	4294      	cmp	r4, r2
 8003c08:	f000 8099 	beq.w	8003d3e <HAL_GPIO_Init+0x2a6>
 8003c0c:	4b54      	ldr	r3, [pc, #336]	; (8003d60 <HAL_GPIO_Init+0x2c8>)
 8003c0e:	429c      	cmp	r4, r3
 8003c10:	f000 8097 	beq.w	8003d42 <HAL_GPIO_Init+0x2aa>
 8003c14:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c18:	4294      	cmp	r4, r2
 8003c1a:	bf14      	ite	ne
 8003c1c:	2204      	movne	r2, #4
 8003c1e:	2203      	moveq	r2, #3
 8003c20:	fa02 f20c 	lsl.w	r2, r2, ip
 8003c24:	ea42 020e 	orr.w	r2, r2, lr
        AFIO->EXTICR[position >> 2U] = temp;
 8003c28:	608a      	str	r2, [r1, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003c2a:	6832      	ldr	r2, [r6, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003c2c:	03c1      	lsls	r1, r0, #15
          SET_BIT(EXTI->IMR, iocurrent);
 8003c2e:	bf4c      	ite	mi
 8003c30:	433a      	orrmi	r2, r7
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003c32:	43ba      	bicpl	r2, r7
 8003c34:	6032      	str	r2, [r6, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003c36:	6872      	ldr	r2, [r6, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c38:	0383      	lsls	r3, r0, #14
          SET_BIT(EXTI->EMR, iocurrent);
 8003c3a:	bf4c      	ite	mi
 8003c3c:	433a      	orrmi	r2, r7
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003c3e:	43ba      	bicpl	r2, r7
 8003c40:	6072      	str	r2, [r6, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003c42:	68b2      	ldr	r2, [r6, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c44:	02c1      	lsls	r1, r0, #11
          SET_BIT(EXTI->RTSR, iocurrent);
 8003c46:	bf4c      	ite	mi
 8003c48:	433a      	orrmi	r2, r7
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003c4a:	43ba      	bicpl	r2, r7
 8003c4c:	60b2      	str	r2, [r6, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003c4e:	68f2      	ldr	r2, [r6, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c50:	0283      	lsls	r3, r0, #10
          SET_BIT(EXTI->FTSR, iocurrent);
 8003c52:	bf4c      	ite	mi
 8003c54:	4317      	orrmi	r7, r2
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003c56:	ea22 0707 	bicpl.w	r7, r2, r7
 8003c5a:	60f7      	str	r7, [r6, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8003c5c:	f108 0801 	add.w	r8, r8, #1
 8003c60:	f1b8 0f10 	cmp.w	r8, #16
 8003c64:	f47f af61 	bne.w	8003b2a <HAL_GPIO_Init+0x92>
        }
      }
    }
  }
}
 8003c68:	b005      	add	sp, #20
 8003c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8003c6e:	2903      	cmp	r1, #3
 8003c70:	d05f      	beq.n	8003d32 <HAL_GPIO_Init+0x29a>
 8003c72:	2911      	cmp	r1, #17
 8003c74:	d189      	bne.n	8003b8a <HAL_GPIO_Init+0xf2>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003c76:	f8db 200c 	ldr.w	r2, [fp, #12]
 8003c7a:	3a01      	subs	r2, #1
 8003c7c:	2a02      	cmp	r2, #2
 8003c7e:	d903      	bls.n	8003c88 <HAL_GPIO_Init+0x1f0>
 8003c80:	21ec      	movs	r1, #236	; 0xec
 8003c82:	4832      	ldr	r0, [pc, #200]	; (8003d4c <HAL_GPIO_Init+0x2b4>)
 8003c84:	f7fe f94f 	bl	8001f26 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003c88:	f8db 500c 	ldr.w	r5, [fp, #12]
 8003c8c:	3504      	adds	r5, #4
          break;
 8003c8e:	e77c      	b.n	8003b8a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8003c90:	4834      	ldr	r0, [pc, #208]	; (8003d64 <HAL_GPIO_Init+0x2cc>)
 8003c92:	4281      	cmp	r1, r0
 8003c94:	d009      	beq.n	8003caa <HAL_GPIO_Init+0x212>
 8003c96:	d81c      	bhi.n	8003cd2 <HAL_GPIO_Init+0x23a>
 8003c98:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8003c9c:	4281      	cmp	r1, r0
 8003c9e:	d004      	beq.n	8003caa <HAL_GPIO_Init+0x212>
 8003ca0:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 8003ca4:	4281      	cmp	r1, r0
 8003ca6:	f47f af70 	bne.w	8003b8a <HAL_GPIO_Init+0xf2>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003caa:	f8db 1008 	ldr.w	r1, [fp, #8]
 8003cae:	2902      	cmp	r1, #2
 8003cb0:	d904      	bls.n	8003cbc <HAL_GPIO_Init+0x224>
 8003cb2:	f240 1107 	movw	r1, #263	; 0x107
 8003cb6:	4825      	ldr	r0, [pc, #148]	; (8003d4c <HAL_GPIO_Init+0x2b4>)
 8003cb8:	f7fe f935 	bl	8001f26 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003cbc:	f8db 1008 	ldr.w	r1, [fp, #8]
 8003cc0:	b3c9      	cbz	r1, 8003d36 <HAL_GPIO_Init+0x29e>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003cc2:	2901      	cmp	r1, #1
            GPIOx->BSRR = ioposition;
 8003cc4:	bf0c      	ite	eq
 8003cc6:	f8c4 9010 	streq.w	r9, [r4, #16]
            GPIOx->BRR = ioposition;
 8003cca:	f8c4 9014 	strne.w	r9, [r4, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003cce:	2508      	movs	r5, #8
 8003cd0:	e75b      	b.n	8003b8a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8003cd2:	4825      	ldr	r0, [pc, #148]	; (8003d68 <HAL_GPIO_Init+0x2d0>)
 8003cd4:	4281      	cmp	r1, r0
 8003cd6:	d0e8      	beq.n	8003caa <HAL_GPIO_Init+0x212>
 8003cd8:	f500 3080 	add.w	r0, r0, #65536	; 0x10000
 8003cdc:	4281      	cmp	r1, r0
 8003cde:	d0e4      	beq.n	8003caa <HAL_GPIO_Init+0x212>
 8003ce0:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8003ce4:	e7de      	b.n	8003ca4 <HAL_GPIO_Init+0x20c>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003ce6:	f8db 200c 	ldr.w	r2, [fp, #12]
 8003cea:	3a01      	subs	r2, #1
 8003cec:	2a02      	cmp	r2, #2
 8003cee:	d903      	bls.n	8003cf8 <HAL_GPIO_Init+0x260>
 8003cf0:	21e5      	movs	r1, #229	; 0xe5
 8003cf2:	4816      	ldr	r0, [pc, #88]	; (8003d4c <HAL_GPIO_Init+0x2b4>)
 8003cf4:	f7fe f917 	bl	8001f26 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003cf8:	f8db 500c 	ldr.w	r5, [fp, #12]
          break;
 8003cfc:	e745      	b.n	8003b8a <HAL_GPIO_Init+0xf2>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003cfe:	f8db 200c 	ldr.w	r2, [fp, #12]
 8003d02:	3a01      	subs	r2, #1
 8003d04:	2a02      	cmp	r2, #2
 8003d06:	d903      	bls.n	8003d10 <HAL_GPIO_Init+0x278>
 8003d08:	21f3      	movs	r1, #243	; 0xf3
 8003d0a:	4810      	ldr	r0, [pc, #64]	; (8003d4c <HAL_GPIO_Init+0x2b4>)
 8003d0c:	f7fe f90b 	bl	8001f26 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003d10:	f8db 500c 	ldr.w	r5, [fp, #12]
 8003d14:	3508      	adds	r5, #8
          break;
 8003d16:	e738      	b.n	8003b8a <HAL_GPIO_Init+0xf2>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003d18:	f8db 200c 	ldr.w	r2, [fp, #12]
 8003d1c:	3a01      	subs	r2, #1
 8003d1e:	2a02      	cmp	r2, #2
 8003d20:	d903      	bls.n	8003d2a <HAL_GPIO_Init+0x292>
 8003d22:	21fa      	movs	r1, #250	; 0xfa
 8003d24:	4809      	ldr	r0, [pc, #36]	; (8003d4c <HAL_GPIO_Init+0x2b4>)
 8003d26:	f7fe f8fe 	bl	8001f26 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003d2a:	f8db 500c 	ldr.w	r5, [fp, #12]
 8003d2e:	350c      	adds	r5, #12
          break;
 8003d30:	e72b      	b.n	8003b8a <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003d32:	2500      	movs	r5, #0
 8003d34:	e729      	b.n	8003b8a <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003d36:	2504      	movs	r5, #4
 8003d38:	e727      	b.n	8003b8a <HAL_GPIO_Init+0xf2>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	e770      	b.n	8003c20 <HAL_GPIO_Init+0x188>
 8003d3e:	2201      	movs	r2, #1
 8003d40:	e76e      	b.n	8003c20 <HAL_GPIO_Init+0x188>
 8003d42:	2202      	movs	r2, #2
 8003d44:	e76c      	b.n	8003c20 <HAL_GPIO_Init+0x188>
 8003d46:	bf00      	nop
 8003d48:	40010800 	.word	0x40010800
 8003d4c:	0800679c 	.word	0x0800679c
 8003d50:	10110000 	.word	0x10110000
 8003d54:	10220000 	.word	0x10220000
 8003d58:	40010400 	.word	0x40010400
 8003d5c:	40010c00 	.word	0x40010c00
 8003d60:	40011000 	.word	0x40011000
 8003d64:	10210000 	.word	0x10210000
 8003d68:	10310000 	.word	0x10310000
 8003d6c:	40021000 	.word	0x40021000

08003d70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003d70:	b538      	push	{r3, r4, r5, lr}
 8003d72:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003d74:	460c      	mov	r4, r1
 8003d76:	b921      	cbnz	r1, 8003d82 <HAL_GPIO_ReadPin+0x12>
 8003d78:	f240 11c3 	movw	r1, #451	; 0x1c3
 8003d7c:	4804      	ldr	r0, [pc, #16]	; (8003d90 <HAL_GPIO_ReadPin+0x20>)
 8003d7e:	f7fe f8d2 	bl	8001f26 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d82:	68ab      	ldr	r3, [r5, #8]
 8003d84:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8003d86:	bf14      	ite	ne
 8003d88:	2001      	movne	r0, #1
 8003d8a:	2000      	moveq	r0, #0
 8003d8c:	bd38      	pop	{r3, r4, r5, pc}
 8003d8e:	bf00      	nop
 8003d90:	0800679c 	.word	0x0800679c

08003d94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d94:	b570      	push	{r4, r5, r6, lr}
 8003d96:	4605      	mov	r5, r0
 8003d98:	4616      	mov	r6, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003d9a:	460c      	mov	r4, r1
 8003d9c:	b921      	cbnz	r1, 8003da8 <HAL_GPIO_WritePin+0x14>
 8003d9e:	f240 11e3 	movw	r1, #483	; 0x1e3
 8003da2:	4808      	ldr	r0, [pc, #32]	; (8003dc4 <HAL_GPIO_WritePin+0x30>)
 8003da4:	f7fe f8bf 	bl	8001f26 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003da8:	2e01      	cmp	r6, #1
 8003daa:	d906      	bls.n	8003dba <HAL_GPIO_WritePin+0x26>
 8003dac:	f44f 71f2 	mov.w	r1, #484	; 0x1e4
 8003db0:	4804      	ldr	r0, [pc, #16]	; (8003dc4 <HAL_GPIO_WritePin+0x30>)
 8003db2:	f7fe f8b8 	bl	8001f26 <assert_failed>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003db6:	612c      	str	r4, [r5, #16]
 8003db8:	bd70      	pop	{r4, r5, r6, pc}
  if (PinState != GPIO_PIN_RESET)
 8003dba:	2e00      	cmp	r6, #0
 8003dbc:	d1fb      	bne.n	8003db6 <HAL_GPIO_WritePin+0x22>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003dbe:	0424      	lsls	r4, r4, #16
 8003dc0:	e7f9      	b.n	8003db6 <HAL_GPIO_WritePin+0x22>
 8003dc2:	bf00      	nop
 8003dc4:	0800679c 	.word	0x0800679c

08003dc8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003dc8:	b538      	push	{r3, r4, r5, lr}
 8003dca:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003dcc:	460c      	mov	r4, r1
 8003dce:	b921      	cbnz	r1, 8003dda <HAL_GPIO_TogglePin+0x12>
 8003dd0:	f240 11f9 	movw	r1, #505	; 0x1f9
 8003dd4:	4803      	ldr	r0, [pc, #12]	; (8003de4 <HAL_GPIO_TogglePin+0x1c>)
 8003dd6:	f7fe f8a6 	bl	8001f26 <assert_failed>

  GPIOx->ODR ^= GPIO_Pin;
 8003dda:	68eb      	ldr	r3, [r5, #12]
 8003ddc:	405c      	eors	r4, r3
 8003dde:	60ec      	str	r4, [r5, #12]
 8003de0:	bd38      	pop	{r3, r4, r5, pc}
 8003de2:	bf00      	nop
 8003de4:	0800679c 	.word	0x0800679c

08003de8 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8003de8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8003dea:	4604      	mov	r4, r0
 8003dec:	2800      	cmp	r0, #0
 8003dee:	d032      	beq.n	8003e56 <HAL_IWDG_Init+0x6e>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
 8003df0:	6802      	ldr	r2, [r0, #0]
 8003df2:	4b1a      	ldr	r3, [pc, #104]	; (8003e5c <HAL_IWDG_Init+0x74>)
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d003      	beq.n	8003e00 <HAL_IWDG_Init+0x18>
 8003df8:	21ad      	movs	r1, #173	; 0xad
 8003dfa:	4819      	ldr	r0, [pc, #100]	; (8003e60 <HAL_IWDG_Init+0x78>)
 8003dfc:	f7fe f893 	bl	8001f26 <assert_failed>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
 8003e00:	6863      	ldr	r3, [r4, #4]
 8003e02:	2b06      	cmp	r3, #6
 8003e04:	d903      	bls.n	8003e0e <HAL_IWDG_Init+0x26>
 8003e06:	21ae      	movs	r1, #174	; 0xae
 8003e08:	4815      	ldr	r0, [pc, #84]	; (8003e60 <HAL_IWDG_Init+0x78>)
 8003e0a:	f7fe f88c 	bl	8001f26 <assert_failed>
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
 8003e0e:	68a3      	ldr	r3, [r4, #8]
 8003e10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e14:	d303      	bcc.n	8003e1e <HAL_IWDG_Init+0x36>
 8003e16:	21af      	movs	r1, #175	; 0xaf
 8003e18:	4811      	ldr	r0, [pc, #68]	; (8003e60 <HAL_IWDG_Init+0x78>)
 8003e1a:	f7fe f884 	bl	8001f26 <assert_failed>

  /* Enable IWDG. LSI is turned on automaticaly */
  __HAL_IWDG_START(hiwdg);
 8003e1e:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8003e22:	6823      	ldr	r3, [r4, #0]
 8003e24:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing 0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8003e26:	f245 5255 	movw	r2, #21845	; 0x5555
 8003e2a:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8003e2c:	6862      	ldr	r2, [r4, #4]
 8003e2e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8003e30:	68a2      	ldr	r2, [r4, #8]
 8003e32:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8003e34:	f7fe fe3c 	bl	8002ab0 <HAL_GetTick>
 8003e38:	4605      	mov	r5, r0

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != RESET)
 8003e3a:	6823      	ldr	r3, [r4, #0]
 8003e3c:	68d8      	ldr	r0, [r3, #12]
 8003e3e:	b918      	cbnz	r0, 8003e48 <HAL_IWDG_Init+0x60>
      return HAL_TIMEOUT;
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003e40:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003e44:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003e46:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8003e48:	f7fe fe32 	bl	8002ab0 <HAL_GetTick>
 8003e4c:	1b40      	subs	r0, r0, r5
 8003e4e:	2830      	cmp	r0, #48	; 0x30
 8003e50:	d9f3      	bls.n	8003e3a <HAL_IWDG_Init+0x52>
      return HAL_TIMEOUT;
 8003e52:	2003      	movs	r0, #3
}
 8003e54:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003e56:	2001      	movs	r0, #1
 8003e58:	bd38      	pop	{r3, r4, r5, pc}
 8003e5a:	bf00      	nop
 8003e5c:	40003000 	.word	0x40003000
 8003e60:	080067d5 	.word	0x080067d5

08003e64 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8003e64:	4770      	bx	lr
	...

08003e68 <HAL_PWR_PVD_IRQHandler>:
{
 8003e68:	b510      	push	{r4, lr}
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8003e6a:	4c05      	ldr	r4, [pc, #20]	; (8003e80 <HAL_PWR_PVD_IRQHandler+0x18>)
 8003e6c:	6963      	ldr	r3, [r4, #20]
 8003e6e:	03db      	lsls	r3, r3, #15
 8003e70:	d504      	bpl.n	8003e7c <HAL_PWR_PVD_IRQHandler+0x14>
    HAL_PWR_PVDCallback();
 8003e72:	f7ff fff7 	bl	8003e64 <HAL_PWR_PVDCallback>
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8003e76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003e7a:	6163      	str	r3, [r4, #20]
 8003e7c:	bd10      	pop	{r4, pc}
 8003e7e:	bf00      	nop
 8003e80:	40010400 	.word	0x40010400

08003e84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e84:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   uint32_t tickstart = 0U;
  
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
 8003e88:	4604      	mov	r4, r0
 8003e8a:	b920      	cbnz	r0, 8003e96 <HAL_RCC_OscConfig+0x12>
 8003e8c:	f44f 71b8 	mov.w	r1, #368	; 0x170
 8003e90:	48a5      	ldr	r0, [pc, #660]	; (8004128 <HAL_RCC_OscConfig+0x2a4>)
 8003e92:	f7fe f848 	bl	8001f26 <assert_failed>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8003e96:	6823      	ldr	r3, [r4, #0]
 8003e98:	b133      	cbz	r3, 8003ea8 <HAL_RCC_OscConfig+0x24>
 8003e9a:	071a      	lsls	r2, r3, #28
 8003e9c:	d104      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x24>
 8003e9e:	f240 1171 	movw	r1, #369	; 0x171
 8003ea2:	48a1      	ldr	r0, [pc, #644]	; (8004128 <HAL_RCC_OscConfig+0x2a4>)
 8003ea4:	f7fe f83f 	bl	8001f26 <assert_failed>
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ea8:	6823      	ldr	r3, [r4, #0]
 8003eaa:	07db      	lsls	r3, r3, #31
 8003eac:	d418      	bmi.n	8003ee0 <HAL_RCC_OscConfig+0x5c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eae:	6823      	ldr	r3, [r4, #0]
 8003eb0:	079f      	lsls	r7, r3, #30
 8003eb2:	d472      	bmi.n	8003f9a <HAL_RCC_OscConfig+0x116>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003eb4:	6823      	ldr	r3, [r4, #0]
 8003eb6:	0719      	lsls	r1, r3, #28
 8003eb8:	f100 80b9 	bmi.w	800402e <HAL_RCC_OscConfig+0x1aa>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ebc:	6823      	ldr	r3, [r4, #0]
 8003ebe:	075a      	lsls	r2, r3, #29
 8003ec0:	f100 80eb 	bmi.w	800409a <HAL_RCC_OscConfig+0x216>
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003ec4:	69e3      	ldr	r3, [r4, #28]
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d904      	bls.n	8003ed4 <HAL_RCC_OscConfig+0x50>
 8003eca:	f240 21b9 	movw	r1, #697	; 0x2b9
 8003ece:	4896      	ldr	r0, [pc, #600]	; (8004128 <HAL_RCC_OscConfig+0x2a4>)
 8003ed0:	f7fe f829 	bl	8001f26 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ed4:	69e2      	ldr	r2, [r4, #28]
 8003ed6:	2a00      	cmp	r2, #0
 8003ed8:	f040 815e 	bne.w	8004198 <HAL_RCC_OscConfig+0x314>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8003edc:	2000      	movs	r0, #0
 8003ede:	e020      	b.n	8003f22 <HAL_RCC_OscConfig+0x9e>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8003ee0:	6863      	ldr	r3, [r4, #4]
 8003ee2:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 8003ee6:	d007      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x74>
 8003ee8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003eec:	d004      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x74>
 8003eee:	f240 1177 	movw	r1, #375	; 0x177
 8003ef2:	488d      	ldr	r0, [pc, #564]	; (8004128 <HAL_RCC_OscConfig+0x2a4>)
 8003ef4:	f7fe f817 	bl	8001f26 <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003ef8:	4d8c      	ldr	r5, [pc, #560]	; (800412c <HAL_RCC_OscConfig+0x2a8>)
 8003efa:	686b      	ldr	r3, [r5, #4]
 8003efc:	f003 030c 	and.w	r3, r3, #12
 8003f00:	2b04      	cmp	r3, #4
 8003f02:	d007      	beq.n	8003f14 <HAL_RCC_OscConfig+0x90>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003f04:	686b      	ldr	r3, [r5, #4]
 8003f06:	f003 030c 	and.w	r3, r3, #12
 8003f0a:	2b08      	cmp	r3, #8
 8003f0c:	d10c      	bne.n	8003f28 <HAL_RCC_OscConfig+0xa4>
 8003f0e:	686b      	ldr	r3, [r5, #4]
 8003f10:	03de      	lsls	r6, r3, #15
 8003f12:	d509      	bpl.n	8003f28 <HAL_RCC_OscConfig+0xa4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f14:	682b      	ldr	r3, [r5, #0]
 8003f16:	039d      	lsls	r5, r3, #14
 8003f18:	d5c9      	bpl.n	8003eae <HAL_RCC_OscConfig+0x2a>
 8003f1a:	6863      	ldr	r3, [r4, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d1c6      	bne.n	8003eae <HAL_RCC_OscConfig+0x2a>
        return HAL_ERROR;
 8003f20:	2001      	movs	r0, #1
}
 8003f22:	b002      	add	sp, #8
 8003f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f28:	6863      	ldr	r3, [r4, #4]
 8003f2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f2e:	d110      	bne.n	8003f52 <HAL_RCC_OscConfig+0xce>
 8003f30:	682b      	ldr	r3, [r5, #0]
 8003f32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f36:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003f38:	f7fe fdba 	bl	8002ab0 <HAL_GetTick>
 8003f3c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f3e:	682b      	ldr	r3, [r5, #0]
 8003f40:	0398      	lsls	r0, r3, #14
 8003f42:	d4b4      	bmi.n	8003eae <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f44:	f7fe fdb4 	bl	8002ab0 <HAL_GetTick>
 8003f48:	1b80      	subs	r0, r0, r6
 8003f4a:	2864      	cmp	r0, #100	; 0x64
 8003f4c:	d9f7      	bls.n	8003f3e <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 8003f4e:	2003      	movs	r0, #3
 8003f50:	e7e7      	b.n	8003f22 <HAL_RCC_OscConfig+0x9e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f52:	b99b      	cbnz	r3, 8003f7c <HAL_RCC_OscConfig+0xf8>
 8003f54:	682b      	ldr	r3, [r5, #0]
 8003f56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f5a:	602b      	str	r3, [r5, #0]
 8003f5c:	682b      	ldr	r3, [r5, #0]
 8003f5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f62:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003f64:	f7fe fda4 	bl	8002ab0 <HAL_GetTick>
 8003f68:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f6a:	682b      	ldr	r3, [r5, #0]
 8003f6c:	0399      	lsls	r1, r3, #14
 8003f6e:	d59e      	bpl.n	8003eae <HAL_RCC_OscConfig+0x2a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f70:	f7fe fd9e 	bl	8002ab0 <HAL_GetTick>
 8003f74:	1b80      	subs	r0, r0, r6
 8003f76:	2864      	cmp	r0, #100	; 0x64
 8003f78:	d9f7      	bls.n	8003f6a <HAL_RCC_OscConfig+0xe6>
 8003f7a:	e7e8      	b.n	8003f4e <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f80:	682b      	ldr	r3, [r5, #0]
 8003f82:	d103      	bne.n	8003f8c <HAL_RCC_OscConfig+0x108>
 8003f84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f88:	602b      	str	r3, [r5, #0]
 8003f8a:	e7d1      	b.n	8003f30 <HAL_RCC_OscConfig+0xac>
 8003f8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f90:	602b      	str	r3, [r5, #0]
 8003f92:	682b      	ldr	r3, [r5, #0]
 8003f94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f98:	e7cd      	b.n	8003f36 <HAL_RCC_OscConfig+0xb2>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003f9a:	6923      	ldr	r3, [r4, #16]
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d904      	bls.n	8003faa <HAL_RCC_OscConfig+0x126>
 8003fa0:	f240 11ab 	movw	r1, #427	; 0x1ab
 8003fa4:	4860      	ldr	r0, [pc, #384]	; (8004128 <HAL_RCC_OscConfig+0x2a4>)
 8003fa6:	f7fd ffbe 	bl	8001f26 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003faa:	6963      	ldr	r3, [r4, #20]
 8003fac:	2b1f      	cmp	r3, #31
 8003fae:	d904      	bls.n	8003fba <HAL_RCC_OscConfig+0x136>
 8003fb0:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8003fb4:	485c      	ldr	r0, [pc, #368]	; (8004128 <HAL_RCC_OscConfig+0x2a4>)
 8003fb6:	f7fd ffb6 	bl	8001f26 <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003fba:	4d5c      	ldr	r5, [pc, #368]	; (800412c <HAL_RCC_OscConfig+0x2a8>)
 8003fbc:	686b      	ldr	r3, [r5, #4]
 8003fbe:	f013 0f0c 	tst.w	r3, #12
 8003fc2:	d007      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x150>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003fc4:	686b      	ldr	r3, [r5, #4]
 8003fc6:	f003 030c 	and.w	r3, r3, #12
 8003fca:	2b08      	cmp	r3, #8
 8003fcc:	d110      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x16c>
 8003fce:	686b      	ldr	r3, [r5, #4]
 8003fd0:	03da      	lsls	r2, r3, #15
 8003fd2:	d40d      	bmi.n	8003ff0 <HAL_RCC_OscConfig+0x16c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fd4:	682b      	ldr	r3, [r5, #0]
 8003fd6:	079b      	lsls	r3, r3, #30
 8003fd8:	d502      	bpl.n	8003fe0 <HAL_RCC_OscConfig+0x15c>
 8003fda:	6923      	ldr	r3, [r4, #16]
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d19f      	bne.n	8003f20 <HAL_RCC_OscConfig+0x9c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fe0:	682b      	ldr	r3, [r5, #0]
 8003fe2:	6962      	ldr	r2, [r4, #20]
 8003fe4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003fe8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003fec:	602b      	str	r3, [r5, #0]
 8003fee:	e761      	b.n	8003eb4 <HAL_RCC_OscConfig+0x30>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ff0:	6922      	ldr	r2, [r4, #16]
 8003ff2:	4b4f      	ldr	r3, [pc, #316]	; (8004130 <HAL_RCC_OscConfig+0x2ac>)
 8003ff4:	b16a      	cbz	r2, 8004012 <HAL_RCC_OscConfig+0x18e>
        __HAL_RCC_HSI_ENABLE();
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003ffa:	f7fe fd59 	bl	8002ab0 <HAL_GetTick>
 8003ffe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004000:	682b      	ldr	r3, [r5, #0]
 8004002:	079f      	lsls	r7, r3, #30
 8004004:	d4ec      	bmi.n	8003fe0 <HAL_RCC_OscConfig+0x15c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004006:	f7fe fd53 	bl	8002ab0 <HAL_GetTick>
 800400a:	1b80      	subs	r0, r0, r6
 800400c:	2802      	cmp	r0, #2
 800400e:	d9f7      	bls.n	8004000 <HAL_RCC_OscConfig+0x17c>
 8004010:	e79d      	b.n	8003f4e <HAL_RCC_OscConfig+0xca>
        __HAL_RCC_HSI_DISABLE();
 8004012:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004014:	f7fe fd4c 	bl	8002ab0 <HAL_GetTick>
 8004018:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800401a:	682b      	ldr	r3, [r5, #0]
 800401c:	0798      	lsls	r0, r3, #30
 800401e:	f57f af49 	bpl.w	8003eb4 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004022:	f7fe fd45 	bl	8002ab0 <HAL_GetTick>
 8004026:	1b80      	subs	r0, r0, r6
 8004028:	2802      	cmp	r0, #2
 800402a:	d9f6      	bls.n	800401a <HAL_RCC_OscConfig+0x196>
 800402c:	e78f      	b.n	8003f4e <HAL_RCC_OscConfig+0xca>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800402e:	69a3      	ldr	r3, [r4, #24]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d904      	bls.n	800403e <HAL_RCC_OscConfig+0x1ba>
 8004034:	f44f 71f6 	mov.w	r1, #492	; 0x1ec
 8004038:	483b      	ldr	r0, [pc, #236]	; (8004128 <HAL_RCC_OscConfig+0x2a4>)
 800403a:	f7fd ff74 	bl	8001f26 <assert_failed>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800403e:	69a2      	ldr	r2, [r4, #24]
 8004040:	4d3a      	ldr	r5, [pc, #232]	; (800412c <HAL_RCC_OscConfig+0x2a8>)
 8004042:	4b3c      	ldr	r3, [pc, #240]	; (8004134 <HAL_RCC_OscConfig+0x2b0>)
 8004044:	b1da      	cbz	r2, 800407e <HAL_RCC_OscConfig+0x1fa>
      __HAL_RCC_LSI_ENABLE();
 8004046:	2201      	movs	r2, #1
 8004048:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800404a:	f7fe fd31 	bl	8002ab0 <HAL_GetTick>
 800404e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004050:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004052:	079b      	lsls	r3, r3, #30
 8004054:	d50d      	bpl.n	8004072 <HAL_RCC_OscConfig+0x1ee>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004056:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800405a:	4b37      	ldr	r3, [pc, #220]	; (8004138 <HAL_RCC_OscConfig+0x2b4>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004062:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8004064:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8004066:	9b01      	ldr	r3, [sp, #4]
 8004068:	1e5a      	subs	r2, r3, #1
 800406a:	9201      	str	r2, [sp, #4]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1f9      	bne.n	8004064 <HAL_RCC_OscConfig+0x1e0>
 8004070:	e724      	b.n	8003ebc <HAL_RCC_OscConfig+0x38>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004072:	f7fe fd1d 	bl	8002ab0 <HAL_GetTick>
 8004076:	1b80      	subs	r0, r0, r6
 8004078:	2802      	cmp	r0, #2
 800407a:	d9e9      	bls.n	8004050 <HAL_RCC_OscConfig+0x1cc>
 800407c:	e767      	b.n	8003f4e <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_LSI_DISABLE();
 800407e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8004080:	f7fe fd16 	bl	8002ab0 <HAL_GetTick>
 8004084:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004086:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004088:	079f      	lsls	r7, r3, #30
 800408a:	f57f af17 	bpl.w	8003ebc <HAL_RCC_OscConfig+0x38>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800408e:	f7fe fd0f 	bl	8002ab0 <HAL_GetTick>
 8004092:	1b80      	subs	r0, r0, r6
 8004094:	2802      	cmp	r0, #2
 8004096:	d9f6      	bls.n	8004086 <HAL_RCC_OscConfig+0x202>
 8004098:	e759      	b.n	8003f4e <HAL_RCC_OscConfig+0xca>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800409a:	68e3      	ldr	r3, [r4, #12]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d906      	bls.n	80040ae <HAL_RCC_OscConfig+0x22a>
 80040a0:	2b05      	cmp	r3, #5
 80040a2:	d004      	beq.n	80040ae <HAL_RCC_OscConfig+0x22a>
 80040a4:	f240 211b 	movw	r1, #539	; 0x21b
 80040a8:	481f      	ldr	r0, [pc, #124]	; (8004128 <HAL_RCC_OscConfig+0x2a4>)
 80040aa:	f7fd ff3c 	bl	8001f26 <assert_failed>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040ae:	4d1f      	ldr	r5, [pc, #124]	; (800412c <HAL_RCC_OscConfig+0x2a8>)
 80040b0:	69eb      	ldr	r3, [r5, #28]
 80040b2:	00d8      	lsls	r0, r3, #3
 80040b4:	d424      	bmi.n	8004100 <HAL_RCC_OscConfig+0x27c>
      pwrclkchanged = SET;
 80040b6:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80040b8:	69eb      	ldr	r3, [r5, #28]
 80040ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040be:	61eb      	str	r3, [r5, #28]
 80040c0:	69eb      	ldr	r3, [r5, #28]
 80040c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040c6:	9300      	str	r3, [sp, #0]
 80040c8:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040ca:	4e1c      	ldr	r6, [pc, #112]	; (800413c <HAL_RCC_OscConfig+0x2b8>)
 80040cc:	6833      	ldr	r3, [r6, #0]
 80040ce:	05d9      	lsls	r1, r3, #23
 80040d0:	d518      	bpl.n	8004104 <HAL_RCC_OscConfig+0x280>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040d2:	68e3      	ldr	r3, [r4, #12]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d133      	bne.n	8004140 <HAL_RCC_OscConfig+0x2bc>
 80040d8:	6a2b      	ldr	r3, [r5, #32]
 80040da:	f043 0301 	orr.w	r3, r3, #1
 80040de:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 80040e0:	f7fe fce6 	bl	8002ab0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040e4:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80040e8:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040ea:	6a2b      	ldr	r3, [r5, #32]
 80040ec:	079b      	lsls	r3, r3, #30
 80040ee:	d54c      	bpl.n	800418a <HAL_RCC_OscConfig+0x306>
    if(pwrclkchanged == SET)
 80040f0:	2f00      	cmp	r7, #0
 80040f2:	f43f aee7 	beq.w	8003ec4 <HAL_RCC_OscConfig+0x40>
      __HAL_RCC_PWR_CLK_DISABLE();
 80040f6:	69eb      	ldr	r3, [r5, #28]
 80040f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040fc:	61eb      	str	r3, [r5, #28]
 80040fe:	e6e1      	b.n	8003ec4 <HAL_RCC_OscConfig+0x40>
    FlagStatus       pwrclkchanged = RESET;
 8004100:	2700      	movs	r7, #0
 8004102:	e7e2      	b.n	80040ca <HAL_RCC_OscConfig+0x246>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004104:	6833      	ldr	r3, [r6, #0]
 8004106:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800410a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800410c:	f7fe fcd0 	bl	8002ab0 <HAL_GetTick>
 8004110:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004112:	6833      	ldr	r3, [r6, #0]
 8004114:	05da      	lsls	r2, r3, #23
 8004116:	d4dc      	bmi.n	80040d2 <HAL_RCC_OscConfig+0x24e>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004118:	f7fe fcca 	bl	8002ab0 <HAL_GetTick>
 800411c:	eba0 0008 	sub.w	r0, r0, r8
 8004120:	2864      	cmp	r0, #100	; 0x64
 8004122:	d9f6      	bls.n	8004112 <HAL_RCC_OscConfig+0x28e>
 8004124:	e713      	b.n	8003f4e <HAL_RCC_OscConfig+0xca>
 8004126:	bf00      	nop
 8004128:	0800680e 	.word	0x0800680e
 800412c:	40021000 	.word	0x40021000
 8004130:	42420000 	.word	0x42420000
 8004134:	42420480 	.word	0x42420480
 8004138:	20000338 	.word	0x20000338
 800413c:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004140:	b9ab      	cbnz	r3, 800416e <HAL_RCC_OscConfig+0x2ea>
 8004142:	6a2b      	ldr	r3, [r5, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004144:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004148:	f023 0301 	bic.w	r3, r3, #1
 800414c:	622b      	str	r3, [r5, #32]
 800414e:	6a2b      	ldr	r3, [r5, #32]
 8004150:	f023 0304 	bic.w	r3, r3, #4
 8004154:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8004156:	f7fe fcab 	bl	8002ab0 <HAL_GetTick>
 800415a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800415c:	6a2b      	ldr	r3, [r5, #32]
 800415e:	0798      	lsls	r0, r3, #30
 8004160:	d5c6      	bpl.n	80040f0 <HAL_RCC_OscConfig+0x26c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004162:	f7fe fca5 	bl	8002ab0 <HAL_GetTick>
 8004166:	1b80      	subs	r0, r0, r6
 8004168:	4540      	cmp	r0, r8
 800416a:	d9f7      	bls.n	800415c <HAL_RCC_OscConfig+0x2d8>
 800416c:	e6ef      	b.n	8003f4e <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800416e:	2b05      	cmp	r3, #5
 8004170:	6a2b      	ldr	r3, [r5, #32]
 8004172:	d103      	bne.n	800417c <HAL_RCC_OscConfig+0x2f8>
 8004174:	f043 0304 	orr.w	r3, r3, #4
 8004178:	622b      	str	r3, [r5, #32]
 800417a:	e7ad      	b.n	80040d8 <HAL_RCC_OscConfig+0x254>
 800417c:	f023 0301 	bic.w	r3, r3, #1
 8004180:	622b      	str	r3, [r5, #32]
 8004182:	6a2b      	ldr	r3, [r5, #32]
 8004184:	f023 0304 	bic.w	r3, r3, #4
 8004188:	e7a9      	b.n	80040de <HAL_RCC_OscConfig+0x25a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800418a:	f7fe fc91 	bl	8002ab0 <HAL_GetTick>
 800418e:	eba0 0008 	sub.w	r0, r0, r8
 8004192:	42b0      	cmp	r0, r6
 8004194:	d9a9      	bls.n	80040ea <HAL_RCC_OscConfig+0x266>
 8004196:	e6da      	b.n	8003f4e <HAL_RCC_OscConfig+0xca>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004198:	4d38      	ldr	r5, [pc, #224]	; (800427c <HAL_RCC_OscConfig+0x3f8>)
 800419a:	686b      	ldr	r3, [r5, #4]
 800419c:	f003 030c 	and.w	r3, r3, #12
 80041a0:	2b08      	cmp	r3, #8
 80041a2:	f43f aebd 	beq.w	8003f20 <HAL_RCC_OscConfig+0x9c>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041a6:	2a02      	cmp	r2, #2
 80041a8:	4e35      	ldr	r6, [pc, #212]	; (8004280 <HAL_RCC_OscConfig+0x3fc>)
 80041aa:	d157      	bne.n	800425c <HAL_RCC_OscConfig+0x3d8>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80041ac:	6a23      	ldr	r3, [r4, #32]
 80041ae:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 80041b2:	d004      	beq.n	80041be <HAL_RCC_OscConfig+0x33a>
 80041b4:	f240 21c2 	movw	r1, #706	; 0x2c2
 80041b8:	4832      	ldr	r0, [pc, #200]	; (8004284 <HAL_RCC_OscConfig+0x400>)
 80041ba:	f7fd feb4 	bl	8001f26 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 80041be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80041c0:	f433 2240 	bics.w	r2, r3, #786432	; 0xc0000
 80041c4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80041c8:	d010      	beq.n	80041ec <HAL_RCC_OscConfig+0x368>
 80041ca:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80041ce:	d00d      	beq.n	80041ec <HAL_RCC_OscConfig+0x368>
 80041d0:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 80041d4:	d00a      	beq.n	80041ec <HAL_RCC_OscConfig+0x368>
 80041d6:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 80041da:	d007      	beq.n	80041ec <HAL_RCC_OscConfig+0x368>
 80041dc:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 80041e0:	d004      	beq.n	80041ec <HAL_RCC_OscConfig+0x368>
 80041e2:	f240 21c3 	movw	r1, #707	; 0x2c3
 80041e6:	4827      	ldr	r0, [pc, #156]	; (8004284 <HAL_RCC_OscConfig+0x400>)
 80041e8:	f7fd fe9d 	bl	8001f26 <assert_failed>
        __HAL_RCC_PLL_DISABLE();
 80041ec:	2300      	movs	r3, #0
 80041ee:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80041f0:	f7fe fc5e 	bl	8002ab0 <HAL_GetTick>
 80041f4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80041f6:	682b      	ldr	r3, [r5, #0]
 80041f8:	0199      	lsls	r1, r3, #6
 80041fa:	d429      	bmi.n	8004250 <HAL_RCC_OscConfig+0x3cc>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80041fc:	6a23      	ldr	r3, [r4, #32]
 80041fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004202:	d10e      	bne.n	8004222 <HAL_RCC_OscConfig+0x39e>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8004204:	68a3      	ldr	r3, [r4, #8]
 8004206:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 800420a:	d004      	beq.n	8004216 <HAL_RCC_OscConfig+0x392>
 800420c:	f240 21d9 	movw	r1, #729	; 0x2d9
 8004210:	481c      	ldr	r0, [pc, #112]	; (8004284 <HAL_RCC_OscConfig+0x400>)
 8004212:	f7fd fe88 	bl	8001f26 <assert_failed>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004216:	686b      	ldr	r3, [r5, #4]
 8004218:	68a2      	ldr	r2, [r4, #8]
 800421a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800421e:	4313      	orrs	r3, r2
 8004220:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004222:	6a23      	ldr	r3, [r4, #32]
 8004224:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004226:	686a      	ldr	r2, [r5, #4]
 8004228:	430b      	orrs	r3, r1
 800422a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800422e:	4313      	orrs	r3, r2
 8004230:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8004232:	2301      	movs	r3, #1
 8004234:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8004236:	f7fe fc3b 	bl	8002ab0 <HAL_GetTick>
 800423a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800423c:	682b      	ldr	r3, [r5, #0]
 800423e:	019a      	lsls	r2, r3, #6
 8004240:	f53f ae4c 	bmi.w	8003edc <HAL_RCC_OscConfig+0x58>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004244:	f7fe fc34 	bl	8002ab0 <HAL_GetTick>
 8004248:	1b00      	subs	r0, r0, r4
 800424a:	2802      	cmp	r0, #2
 800424c:	d9f6      	bls.n	800423c <HAL_RCC_OscConfig+0x3b8>
 800424e:	e67e      	b.n	8003f4e <HAL_RCC_OscConfig+0xca>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004250:	f7fe fc2e 	bl	8002ab0 <HAL_GetTick>
 8004254:	1bc0      	subs	r0, r0, r7
 8004256:	2802      	cmp	r0, #2
 8004258:	d9cd      	bls.n	80041f6 <HAL_RCC_OscConfig+0x372>
 800425a:	e678      	b.n	8003f4e <HAL_RCC_OscConfig+0xca>
        __HAL_RCC_PLL_DISABLE();
 800425c:	2300      	movs	r3, #0
 800425e:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8004260:	f7fe fc26 	bl	8002ab0 <HAL_GetTick>
 8004264:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004266:	682b      	ldr	r3, [r5, #0]
 8004268:	019b      	lsls	r3, r3, #6
 800426a:	f57f ae37 	bpl.w	8003edc <HAL_RCC_OscConfig+0x58>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800426e:	f7fe fc1f 	bl	8002ab0 <HAL_GetTick>
 8004272:	1b00      	subs	r0, r0, r4
 8004274:	2802      	cmp	r0, #2
 8004276:	d9f6      	bls.n	8004266 <HAL_RCC_OscConfig+0x3e2>
 8004278:	e669      	b.n	8003f4e <HAL_RCC_OscConfig+0xca>
 800427a:	bf00      	nop
 800427c:	40021000 	.word	0x40021000
 8004280:	42420060 	.word	0x42420060
 8004284:	0800680e 	.word	0x0800680e

08004288 <HAL_RCC_GetSysClockFreq>:
{
 8004288:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800428a:	4b19      	ldr	r3, [pc, #100]	; (80042f0 <HAL_RCC_GetSysClockFreq+0x68>)
{
 800428c:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800428e:	ac02      	add	r4, sp, #8
 8004290:	f103 0510 	add.w	r5, r3, #16
 8004294:	4622      	mov	r2, r4
 8004296:	6818      	ldr	r0, [r3, #0]
 8004298:	6859      	ldr	r1, [r3, #4]
 800429a:	3308      	adds	r3, #8
 800429c:	c203      	stmia	r2!, {r0, r1}
 800429e:	42ab      	cmp	r3, r5
 80042a0:	4614      	mov	r4, r2
 80042a2:	d1f7      	bne.n	8004294 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80042a4:	2301      	movs	r3, #1
 80042a6:	f88d 3004 	strb.w	r3, [sp, #4]
 80042aa:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80042ac:	4911      	ldr	r1, [pc, #68]	; (80042f4 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80042ae:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80042b2:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80042b4:	f003 020c 	and.w	r2, r3, #12
 80042b8:	2a08      	cmp	r2, #8
 80042ba:	d117      	bne.n	80042ec <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80042bc:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80042c0:	a806      	add	r0, sp, #24
 80042c2:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042c4:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80042c6:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80042ca:	d50c      	bpl.n	80042e6 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042cc:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042ce:	480a      	ldr	r0, [pc, #40]	; (80042f8 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042d0:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042d4:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80042d6:	aa06      	add	r2, sp, #24
 80042d8:	4413      	add	r3, r2
 80042da:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042de:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80042e2:	b007      	add	sp, #28
 80042e4:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042e6:	4805      	ldr	r0, [pc, #20]	; (80042fc <HAL_RCC_GetSysClockFreq+0x74>)
 80042e8:	4350      	muls	r0, r2
 80042ea:	e7fa      	b.n	80042e2 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 80042ec:	4802      	ldr	r0, [pc, #8]	; (80042f8 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 80042ee:	e7f8      	b.n	80042e2 <HAL_RCC_GetSysClockFreq+0x5a>
 80042f0:	080064dc 	.word	0x080064dc
 80042f4:	40021000 	.word	0x40021000
 80042f8:	007a1200 	.word	0x007a1200
 80042fc:	003d0900 	.word	0x003d0900

08004300 <HAL_RCC_ClockConfig>:
{
 8004300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004304:	460e      	mov	r6, r1
  assert_param(RCC_ClkInitStruct != NULL);
 8004306:	4604      	mov	r4, r0
 8004308:	b920      	cbnz	r0, 8004314 <HAL_RCC_ClockConfig+0x14>
 800430a:	f240 312e 	movw	r1, #814	; 0x32e
 800430e:	487f      	ldr	r0, [pc, #508]	; (800450c <HAL_RCC_ClockConfig+0x20c>)
 8004310:	f7fd fe09 	bl	8001f26 <assert_failed>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8004314:	6823      	ldr	r3, [r4, #0]
 8004316:	071d      	lsls	r5, r3, #28
 8004318:	d104      	bne.n	8004324 <HAL_RCC_ClockConfig+0x24>
 800431a:	f240 312f 	movw	r1, #815	; 0x32f
 800431e:	487b      	ldr	r0, [pc, #492]	; (800450c <HAL_RCC_ClockConfig+0x20c>)
 8004320:	f7fd fe01 	bl	8001f26 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004324:	2e02      	cmp	r6, #2
 8004326:	d904      	bls.n	8004332 <HAL_RCC_ClockConfig+0x32>
 8004328:	f44f 714c 	mov.w	r1, #816	; 0x330
 800432c:	4877      	ldr	r0, [pc, #476]	; (800450c <HAL_RCC_ClockConfig+0x20c>)
 800432e:	f7fd fdfa 	bl	8001f26 <assert_failed>
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8004332:	4a77      	ldr	r2, [pc, #476]	; (8004510 <HAL_RCC_ClockConfig+0x210>)
 8004334:	6813      	ldr	r3, [r2, #0]
 8004336:	f003 0307 	and.w	r3, r3, #7
 800433a:	429e      	cmp	r6, r3
 800433c:	d83d      	bhi.n	80043ba <HAL_RCC_ClockConfig+0xba>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800433e:	6823      	ldr	r3, [r4, #0]
 8004340:	0798      	lsls	r0, r3, #30
 8004342:	d447      	bmi.n	80043d4 <HAL_RCC_ClockConfig+0xd4>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004344:	6823      	ldr	r3, [r4, #0]
 8004346:	07da      	lsls	r2, r3, #31
 8004348:	d470      	bmi.n	800442c <HAL_RCC_ClockConfig+0x12c>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800434a:	4a71      	ldr	r2, [pc, #452]	; (8004510 <HAL_RCC_ClockConfig+0x210>)
 800434c:	6813      	ldr	r3, [r2, #0]
 800434e:	f003 0307 	and.w	r3, r3, #7
 8004352:	429e      	cmp	r6, r3
 8004354:	f0c0 80b5 	bcc.w	80044c2 <HAL_RCC_ClockConfig+0x1c2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004358:	6823      	ldr	r3, [r4, #0]
 800435a:	4d6e      	ldr	r5, [pc, #440]	; (8004514 <HAL_RCC_ClockConfig+0x214>)
 800435c:	f013 0f04 	tst.w	r3, #4
 8004360:	f040 80bb 	bne.w	80044da <HAL_RCC_ClockConfig+0x1da>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004364:	6823      	ldr	r3, [r4, #0]
 8004366:	071b      	lsls	r3, r3, #28
 8004368:	d517      	bpl.n	800439a <HAL_RCC_ClockConfig+0x9a>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 800436a:	6923      	ldr	r3, [r4, #16]
 800436c:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8004370:	d00c      	beq.n	800438c <HAL_RCC_ClockConfig+0x8c>
 8004372:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004376:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 800437a:	d007      	beq.n	800438c <HAL_RCC_ClockConfig+0x8c>
 800437c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004380:	d004      	beq.n	800438c <HAL_RCC_ClockConfig+0x8c>
 8004382:	f44f 716e 	mov.w	r1, #952	; 0x3b8
 8004386:	4861      	ldr	r0, [pc, #388]	; (800450c <HAL_RCC_ClockConfig+0x20c>)
 8004388:	f7fd fdcd 	bl	8001f26 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800438c:	686b      	ldr	r3, [r5, #4]
 800438e:	6922      	ldr	r2, [r4, #16]
 8004390:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8004394:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004398:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800439a:	f7ff ff75 	bl	8004288 <HAL_RCC_GetSysClockFreq>
 800439e:	686b      	ldr	r3, [r5, #4]
 80043a0:	4a5d      	ldr	r2, [pc, #372]	; (8004518 <HAL_RCC_ClockConfig+0x218>)
 80043a2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80043a6:	5cd3      	ldrb	r3, [r2, r3]
 80043a8:	40d8      	lsrs	r0, r3
 80043aa:	4b5c      	ldr	r3, [pc, #368]	; (800451c <HAL_RCC_ClockConfig+0x21c>)
 80043ac:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80043ae:	2000      	movs	r0, #0
 80043b0:	f7fe fb3c 	bl	8002a2c <HAL_InitTick>
  return HAL_OK;
 80043b4:	2000      	movs	r0, #0
}
 80043b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043ba:	6813      	ldr	r3, [r2, #0]
 80043bc:	f023 0307 	bic.w	r3, r3, #7
 80043c0:	4333      	orrs	r3, r6
 80043c2:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80043c4:	6813      	ldr	r3, [r2, #0]
 80043c6:	f003 0307 	and.w	r3, r3, #7
 80043ca:	429e      	cmp	r6, r3
 80043cc:	d0b7      	beq.n	800433e <HAL_RCC_ClockConfig+0x3e>
      return HAL_ERROR;
 80043ce:	2001      	movs	r0, #1
 80043d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043d4:	4d4f      	ldr	r5, [pc, #316]	; (8004514 <HAL_RCC_ClockConfig+0x214>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043d6:	f013 0f04 	tst.w	r3, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80043da:	bf1e      	ittt	ne
 80043dc:	686a      	ldrne	r2, [r5, #4]
 80043de:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80043e2:	606a      	strne	r2, [r5, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043e4:	0719      	lsls	r1, r3, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80043e6:	bf42      	ittt	mi
 80043e8:	686b      	ldrmi	r3, [r5, #4]
 80043ea:	f443 5360 	orrmi.w	r3, r3, #14336	; 0x3800
 80043ee:	606b      	strmi	r3, [r5, #4]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80043f0:	68a3      	ldr	r3, [r4, #8]
 80043f2:	f033 0280 	bics.w	r2, r3, #128	; 0x80
 80043f6:	d012      	beq.n	800441e <HAL_RCC_ClockConfig+0x11e>
 80043f8:	f023 0220 	bic.w	r2, r3, #32
 80043fc:	2a90      	cmp	r2, #144	; 0x90
 80043fe:	d00e      	beq.n	800441e <HAL_RCC_ClockConfig+0x11e>
 8004400:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004404:	2aa0      	cmp	r2, #160	; 0xa0
 8004406:	d00a      	beq.n	800441e <HAL_RCC_ClockConfig+0x11e>
 8004408:	f023 0210 	bic.w	r2, r3, #16
 800440c:	2ac0      	cmp	r2, #192	; 0xc0
 800440e:	d006      	beq.n	800441e <HAL_RCC_ClockConfig+0x11e>
 8004410:	2bf0      	cmp	r3, #240	; 0xf0
 8004412:	d004      	beq.n	800441e <HAL_RCC_ClockConfig+0x11e>
 8004414:	f240 3156 	movw	r1, #854	; 0x356
 8004418:	483c      	ldr	r0, [pc, #240]	; (800450c <HAL_RCC_ClockConfig+0x20c>)
 800441a:	f7fd fd84 	bl	8001f26 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800441e:	686b      	ldr	r3, [r5, #4]
 8004420:	68a2      	ldr	r2, [r4, #8]
 8004422:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004426:	4313      	orrs	r3, r2
 8004428:	606b      	str	r3, [r5, #4]
 800442a:	e78b      	b.n	8004344 <HAL_RCC_ClockConfig+0x44>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 800442c:	6863      	ldr	r3, [r4, #4]
 800442e:	2b02      	cmp	r3, #2
 8004430:	d904      	bls.n	800443c <HAL_RCC_ClockConfig+0x13c>
 8004432:	f240 315d 	movw	r1, #861	; 0x35d
 8004436:	4835      	ldr	r0, [pc, #212]	; (800450c <HAL_RCC_ClockConfig+0x20c>)
 8004438:	f7fd fd75 	bl	8001f26 <assert_failed>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800443c:	6862      	ldr	r2, [r4, #4]
 800443e:	4d35      	ldr	r5, [pc, #212]	; (8004514 <HAL_RCC_ClockConfig+0x214>)
 8004440:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004442:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004444:	d11d      	bne.n	8004482 <HAL_RCC_ClockConfig+0x182>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004446:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800444a:	d0c0      	beq.n	80043ce <HAL_RCC_ClockConfig+0xce>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800444c:	686b      	ldr	r3, [r5, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800444e:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004452:	f023 0303 	bic.w	r3, r3, #3
 8004456:	4313      	orrs	r3, r2
 8004458:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 800445a:	f7fe fb29 	bl	8002ab0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800445e:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8004460:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004462:	2b01      	cmp	r3, #1
 8004464:	d115      	bne.n	8004492 <HAL_RCC_ClockConfig+0x192>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004466:	686b      	ldr	r3, [r5, #4]
 8004468:	f003 030c 	and.w	r3, r3, #12
 800446c:	2b04      	cmp	r3, #4
 800446e:	f43f af6c 	beq.w	800434a <HAL_RCC_ClockConfig+0x4a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004472:	f7fe fb1d 	bl	8002ab0 <HAL_GetTick>
 8004476:	1bc0      	subs	r0, r0, r7
 8004478:	4540      	cmp	r0, r8
 800447a:	d9f4      	bls.n	8004466 <HAL_RCC_ClockConfig+0x166>
          return HAL_TIMEOUT;
 800447c:	2003      	movs	r0, #3
 800447e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004482:	2a02      	cmp	r2, #2
 8004484:	d102      	bne.n	800448c <HAL_RCC_ClockConfig+0x18c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004486:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800448a:	e7de      	b.n	800444a <HAL_RCC_ClockConfig+0x14a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800448c:	f013 0f02 	tst.w	r3, #2
 8004490:	e7db      	b.n	800444a <HAL_RCC_ClockConfig+0x14a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004492:	2b02      	cmp	r3, #2
 8004494:	d110      	bne.n	80044b8 <HAL_RCC_ClockConfig+0x1b8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004496:	686b      	ldr	r3, [r5, #4]
 8004498:	f003 030c 	and.w	r3, r3, #12
 800449c:	2b08      	cmp	r3, #8
 800449e:	f43f af54 	beq.w	800434a <HAL_RCC_ClockConfig+0x4a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044a2:	f7fe fb05 	bl	8002ab0 <HAL_GetTick>
 80044a6:	1bc0      	subs	r0, r0, r7
 80044a8:	4540      	cmp	r0, r8
 80044aa:	d9f4      	bls.n	8004496 <HAL_RCC_ClockConfig+0x196>
 80044ac:	e7e6      	b.n	800447c <HAL_RCC_ClockConfig+0x17c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044ae:	f7fe faff 	bl	8002ab0 <HAL_GetTick>
 80044b2:	1bc0      	subs	r0, r0, r7
 80044b4:	4540      	cmp	r0, r8
 80044b6:	d8e1      	bhi.n	800447c <HAL_RCC_ClockConfig+0x17c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80044b8:	686b      	ldr	r3, [r5, #4]
 80044ba:	f013 0f0c 	tst.w	r3, #12
 80044be:	d1f6      	bne.n	80044ae <HAL_RCC_ClockConfig+0x1ae>
 80044c0:	e743      	b.n	800434a <HAL_RCC_ClockConfig+0x4a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044c2:	6813      	ldr	r3, [r2, #0]
 80044c4:	f023 0307 	bic.w	r3, r3, #7
 80044c8:	4333      	orrs	r3, r6
 80044ca:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80044cc:	6813      	ldr	r3, [r2, #0]
 80044ce:	f003 0307 	and.w	r3, r3, #7
 80044d2:	429e      	cmp	r6, r3
 80044d4:	f47f af7b 	bne.w	80043ce <HAL_RCC_ClockConfig+0xce>
 80044d8:	e73e      	b.n	8004358 <HAL_RCC_ClockConfig+0x58>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80044da:	68e3      	ldr	r3, [r4, #12]
 80044dc:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 80044e0:	d00c      	beq.n	80044fc <HAL_RCC_ClockConfig+0x1fc>
 80044e2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80044e6:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 80044ea:	d007      	beq.n	80044fc <HAL_RCC_ClockConfig+0x1fc>
 80044ec:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80044f0:	d004      	beq.n	80044fc <HAL_RCC_ClockConfig+0x1fc>
 80044f2:	f240 31b1 	movw	r1, #945	; 0x3b1
 80044f6:	4805      	ldr	r0, [pc, #20]	; (800450c <HAL_RCC_ClockConfig+0x20c>)
 80044f8:	f7fd fd15 	bl	8001f26 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044fc:	686b      	ldr	r3, [r5, #4]
 80044fe:	68e2      	ldr	r2, [r4, #12]
 8004500:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004504:	4313      	orrs	r3, r2
 8004506:	606b      	str	r3, [r5, #4]
 8004508:	e72c      	b.n	8004364 <HAL_RCC_ClockConfig+0x64>
 800450a:	bf00      	nop
 800450c:	0800680e 	.word	0x0800680e
 8004510:	40022000 	.word	0x40022000
 8004514:	40021000 	.word	0x40021000
 8004518:	0800662a 	.word	0x0800662a
 800451c:	20000338 	.word	0x20000338

08004520 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004520:	4b04      	ldr	r3, [pc, #16]	; (8004534 <HAL_RCC_GetPCLK1Freq+0x14>)
 8004522:	4a05      	ldr	r2, [pc, #20]	; (8004538 <HAL_RCC_GetPCLK1Freq+0x18>)
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800452a:	5cd3      	ldrb	r3, [r2, r3]
 800452c:	4a03      	ldr	r2, [pc, #12]	; (800453c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800452e:	6810      	ldr	r0, [r2, #0]
}    
 8004530:	40d8      	lsrs	r0, r3
 8004532:	4770      	bx	lr
 8004534:	40021000 	.word	0x40021000
 8004538:	0800663a 	.word	0x0800663a
 800453c:	20000338 	.word	0x20000338

08004540 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004540:	4b04      	ldr	r3, [pc, #16]	; (8004554 <HAL_RCC_GetPCLK2Freq+0x14>)
 8004542:	4a05      	ldr	r2, [pc, #20]	; (8004558 <HAL_RCC_GetPCLK2Freq+0x18>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800454a:	5cd3      	ldrb	r3, [r2, r3]
 800454c:	4a03      	ldr	r2, [pc, #12]	; (800455c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800454e:	6810      	ldr	r0, [r2, #0]
} 
 8004550:	40d8      	lsrs	r0, r3
 8004552:	4770      	bx	lr
 8004554:	40021000 	.word	0x40021000
 8004558:	0800663a 	.word	0x0800663a
 800455c:	20000338 	.word	0x20000338

08004560 <HAL_RCCEx_PeriphCLKConfig>:
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004560:	6803      	ldr	r3, [r0, #0]
{
 8004562:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004566:	f013 0f13 	tst.w	r3, #19
{
 800456a:	4605      	mov	r5, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 800456c:	d103      	bne.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x16>
 800456e:	217c      	movs	r1, #124	; 0x7c
 8004570:	4845      	ldr	r0, [pc, #276]	; (8004688 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8004572:	f7fd fcd8 	bl	8001f26 <assert_failed>
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004576:	682b      	ldr	r3, [r5, #0]
 8004578:	07d9      	lsls	r1, r3, #31
 800457a:	d528      	bpl.n	80045ce <HAL_RCCEx_PeriphCLKConfig+0x6e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 800457c:	686b      	ldr	r3, [r5, #4]
 800457e:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8004582:	d003      	beq.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x2c>
 8004584:	2182      	movs	r1, #130	; 0x82
 8004586:	4840      	ldr	r0, [pc, #256]	; (8004688 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8004588:	f7fd fccd 	bl	8001f26 <assert_failed>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800458c:	4c3f      	ldr	r4, [pc, #252]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 800458e:	69e3      	ldr	r3, [r4, #28]
 8004590:	00da      	lsls	r2, r3, #3
 8004592:	d444      	bmi.n	800461e <HAL_RCCEx_PeriphCLKConfig+0xbe>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8004594:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 8004596:	69e3      	ldr	r3, [r4, #28]
 8004598:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800459c:	61e3      	str	r3, [r4, #28]
 800459e:	69e3      	ldr	r3, [r4, #28]
 80045a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045a4:	9301      	str	r3, [sp, #4]
 80045a6:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045a8:	4e39      	ldr	r6, [pc, #228]	; (8004690 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80045aa:	6833      	ldr	r3, [r6, #0]
 80045ac:	05db      	lsls	r3, r3, #23
 80045ae:	d538      	bpl.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80045b0:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80045b2:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80045b6:	d148      	bne.n	800464a <HAL_RCCEx_PeriphCLKConfig+0xea>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80045b8:	6a23      	ldr	r3, [r4, #32]
 80045ba:	686a      	ldr	r2, [r5, #4]
 80045bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045c0:	4313      	orrs	r3, r2
 80045c2:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80045c4:	b11f      	cbz	r7, 80045ce <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045c6:	69e3      	ldr	r3, [r4, #28]
 80045c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045cc:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80045ce:	682b      	ldr	r3, [r5, #0]
 80045d0:	079b      	lsls	r3, r3, #30
 80045d2:	d50e      	bpl.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 80045d4:	68ab      	ldr	r3, [r5, #8]
 80045d6:	f433 4340 	bics.w	r3, r3, #49152	; 0xc000
 80045da:	d003      	beq.n	80045e4 <HAL_RCCEx_PeriphCLKConfig+0x84>
 80045dc:	21c9      	movs	r1, #201	; 0xc9
 80045de:	482a      	ldr	r0, [pc, #168]	; (8004688 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 80045e0:	f7fd fca1 	bl	8001f26 <assert_failed>
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80045e4:	4a29      	ldr	r2, [pc, #164]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 80045e6:	68a9      	ldr	r1, [r5, #8]
 80045e8:	6853      	ldr	r3, [r2, #4]
 80045ea:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80045ee:	430b      	orrs	r3, r1
 80045f0:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80045f2:	6828      	ldr	r0, [r5, #0]
 80045f4:	f010 0010 	ands.w	r0, r0, #16
 80045f8:	d024      	beq.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 80045fa:	68eb      	ldr	r3, [r5, #12]
 80045fc:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 8004600:	d004      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0xac>
 8004602:	f240 1125 	movw	r1, #293	; 0x125
 8004606:	4820      	ldr	r0, [pc, #128]	; (8004688 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8004608:	f7fd fc8d 	bl	8001f26 <assert_failed>
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800460c:	4a1f      	ldr	r2, [pc, #124]	; (800468c <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 800460e:	68e9      	ldr	r1, [r5, #12]
 8004610:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004612:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004614:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004618:	430b      	orrs	r3, r1
 800461a:	6053      	str	r3, [r2, #4]
 800461c:	e012      	b.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    FlagStatus       pwrclkchanged = RESET;
 800461e:	2700      	movs	r7, #0
 8004620:	e7c2      	b.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004622:	6833      	ldr	r3, [r6, #0]
 8004624:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004628:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800462a:	f7fe fa41 	bl	8002ab0 <HAL_GetTick>
 800462e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004630:	6833      	ldr	r3, [r6, #0]
 8004632:	05d8      	lsls	r0, r3, #23
 8004634:	d4bc      	bmi.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x50>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004636:	f7fe fa3b 	bl	8002ab0 <HAL_GetTick>
 800463a:	eba0 0008 	sub.w	r0, r0, r8
 800463e:	2864      	cmp	r0, #100	; 0x64
 8004640:	d9f6      	bls.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0xd0>
          return HAL_TIMEOUT;
 8004642:	2003      	movs	r0, #3
}
 8004644:	b002      	add	sp, #8
 8004646:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800464a:	686a      	ldr	r2, [r5, #4]
 800464c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8004650:	4293      	cmp	r3, r2
 8004652:	d0b1      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_BACKUPRESET_FORCE();
 8004654:	2001      	movs	r0, #1
 8004656:	4a0f      	ldr	r2, [pc, #60]	; (8004694 <HAL_RCCEx_PeriphCLKConfig+0x134>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004658:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800465a:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800465c:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800465e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004662:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8004664:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004666:	07d9      	lsls	r1, r3, #31
 8004668:	d5a6      	bpl.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x58>
        tickstart = HAL_GetTick();
 800466a:	f7fe fa21 	bl	8002ab0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800466e:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8004672:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004674:	6a23      	ldr	r3, [r4, #32]
 8004676:	079a      	lsls	r2, r3, #30
 8004678:	d49e      	bmi.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x58>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800467a:	f7fe fa19 	bl	8002ab0 <HAL_GetTick>
 800467e:	1b80      	subs	r0, r0, r6
 8004680:	4540      	cmp	r0, r8
 8004682:	d9f7      	bls.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8004684:	e7dd      	b.n	8004642 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004686:	bf00      	nop
 8004688:	08006846 	.word	0x08006846
 800468c:	40021000 	.word	0x40021000
 8004690:	40007000 	.word	0x40007000
 8004694:	42420440 	.word	0x42420440

08004698 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004698:	6a03      	ldr	r3, [r0, #32]
{
 800469a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800469e:	f023 0301 	bic.w	r3, r3, #1
 80046a2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046a4:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046a6:	f8d0 8004 	ldr.w	r8, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046aa:	6986      	ldr	r6, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046ac:	680b      	ldr	r3, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80046ae:	f026 0673 	bic.w	r6, r6, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80046b2:	431e      	orrs	r6, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80046b4:	688b      	ldr	r3, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80046b6:	f024 0402 	bic.w	r4, r4, #2
  tmpccer |= OC_Config->OCPolarity;
 80046ba:	431c      	orrs	r4, r3

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80046bc:	4b1a      	ldr	r3, [pc, #104]	; (8004728 <TIM_OC1_SetConfig+0x90>)
{
 80046be:	4605      	mov	r5, r0
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80046c0:	4298      	cmp	r0, r3
{
 80046c2:	460f      	mov	r7, r1
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80046c4:	d127      	bne.n	8004716 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80046c6:	68cb      	ldr	r3, [r1, #12]
 80046c8:	f033 0308 	bics.w	r3, r3, #8
 80046cc:	d004      	beq.n	80046d8 <TIM_OC1_SetConfig+0x40>
 80046ce:	f241 213f 	movw	r1, #4671	; 0x123f
 80046d2:	4816      	ldr	r0, [pc, #88]	; (800472c <TIM_OC1_SetConfig+0x94>)
 80046d4:	f7fd fc27 	bl	8001f26 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80046d8:	68fb      	ldr	r3, [r7, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80046da:	f024 0408 	bic.w	r4, r4, #8
    tmpccer |= OC_Config->OCNPolarity;
 80046de:	431c      	orrs	r4, r3
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80046e0:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC1NE;
 80046e2:	f024 0404 	bic.w	r4, r4, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80046e6:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 80046ea:	d004      	beq.n	80046f6 <TIM_OC1_SetConfig+0x5e>
 80046ec:	f241 214c 	movw	r1, #4684	; 0x124c
 80046f0:	480e      	ldr	r0, [pc, #56]	; (800472c <TIM_OC1_SetConfig+0x94>)
 80046f2:	f7fd fc18 	bl	8001f26 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 80046fc:	d004      	beq.n	8004708 <TIM_OC1_SetConfig+0x70>
 80046fe:	f241 214d 	movw	r1, #4685	; 0x124d
 8004702:	480a      	ldr	r0, [pc, #40]	; (800472c <TIM_OC1_SetConfig+0x94>)
 8004704:	f7fd fc0f 	bl	8001f26 <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800470c:	f428 7840 	bic.w	r8, r8, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8004710:	4313      	orrs	r3, r2
 8004712:	ea43 0808 	orr.w	r8, r3, r8

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004716:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 8004718:	f8c5 8004 	str.w	r8, [r5, #4]
  TIMx->CCMR1 = tmpccmrx;
 800471c:	61ae      	str	r6, [r5, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800471e:	636b      	str	r3, [r5, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004720:	622c      	str	r4, [r5, #32]
 8004722:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004726:	bf00      	nop
 8004728:	40012c00 	.word	0x40012c00
 800472c:	08006881 	.word	0x08006881

08004730 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004730:	6a03      	ldr	r3, [r0, #32]
{
 8004732:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004736:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800473a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800473c:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800473e:	f8d0 8004 	ldr.w	r8, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004742:	69c6      	ldr	r6, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004744:	680b      	ldr	r3, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004746:	f026 0673 	bic.w	r6, r6, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800474a:	431e      	orrs	r6, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800474c:	688b      	ldr	r3, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800474e:	f424 7400 	bic.w	r4, r4, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004752:	ea44 2403 	orr.w	r4, r4, r3, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004756:	4b1b      	ldr	r3, [pc, #108]	; (80047c4 <TIM_OC3_SetConfig+0x94>)
{
 8004758:	4605      	mov	r5, r0
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800475a:	4298      	cmp	r0, r3
{
 800475c:	460f      	mov	r7, r1
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800475e:	d128      	bne.n	80047b2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8004760:	68cb      	ldr	r3, [r1, #12]
 8004762:	f033 0308 	bics.w	r3, r3, #8
 8004766:	d004      	beq.n	8004772 <TIM_OC3_SetConfig+0x42>
 8004768:	f241 21d4 	movw	r1, #4820	; 0x12d4
 800476c:	4816      	ldr	r0, [pc, #88]	; (80047c8 <TIM_OC3_SetConfig+0x98>)
 800476e:	f7fd fbda 	bl	8001f26 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004772:	68fb      	ldr	r3, [r7, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8004774:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004778:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800477c:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC3NE;
 800477e:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8004782:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8004786:	d004      	beq.n	8004792 <TIM_OC3_SetConfig+0x62>
 8004788:	f241 21e1 	movw	r1, #4833	; 0x12e1
 800478c:	480e      	ldr	r0, [pc, #56]	; (80047c8 <TIM_OC3_SetConfig+0x98>)
 800478e:	f7fd fbca 	bl	8001f26 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 8004798:	d004      	beq.n	80047a4 <TIM_OC3_SetConfig+0x74>
 800479a:	f241 21e2 	movw	r1, #4834	; 0x12e2
 800479e:	480a      	ldr	r0, [pc, #40]	; (80047c8 <TIM_OC3_SetConfig+0x98>)
 80047a0:	f7fd fbc1 	bl	8001f26 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80047a4:	697b      	ldr	r3, [r7, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80047a6:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80047a8:	f428 5840 	bic.w	r8, r8, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80047ac:	4313      	orrs	r3, r2
 80047ae:	ea48 1803 	orr.w	r8, r8, r3, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80047b2:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 80047b4:	f8c5 8004 	str.w	r8, [r5, #4]
  TIMx->CCMR2 = tmpccmrx;
 80047b8:	61ee      	str	r6, [r5, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80047ba:	63eb      	str	r3, [r5, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047bc:	622c      	str	r4, [r5, #32]
 80047be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047c2:	bf00      	nop
 80047c4:	40012c00 	.word	0x40012c00
 80047c8:	08006881 	.word	0x08006881

080047cc <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80047cc:	6a03      	ldr	r3, [r0, #32]
{
 80047ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80047d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047d6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047d8:	6a05      	ldr	r5, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047da:	f8d0 8004 	ldr.w	r8, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047de:	69c7      	ldr	r7, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047e0:	680b      	ldr	r3, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80047e2:	f427 47e6 	bic.w	r7, r7, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047e6:	ea47 2703 	orr.w	r7, r7, r3, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80047ea:	688b      	ldr	r3, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80047ec:	f425 5500 	bic.w	r5, r5, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80047f0:	ea45 3503 	orr.w	r5, r5, r3, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80047f4:	4b0d      	ldr	r3, [pc, #52]	; (800482c <TIM_OC4_SetConfig+0x60>)
{
 80047f6:	4604      	mov	r4, r0
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80047f8:	4298      	cmp	r0, r3
{
 80047fa:	460e      	mov	r6, r1
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80047fc:	d10d      	bne.n	800481a <TIM_OC4_SetConfig+0x4e>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80047fe:	694b      	ldr	r3, [r1, #20]
 8004800:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 8004804:	d004      	beq.n	8004810 <TIM_OC4_SetConfig+0x44>
 8004806:	f241 311f 	movw	r1, #4895	; 0x131f
 800480a:	4809      	ldr	r0, [pc, #36]	; (8004830 <TIM_OC4_SetConfig+0x64>)
 800480c:	f7fd fb8b 	bl	8001f26 <assert_failed>

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8004810:	6973      	ldr	r3, [r6, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004812:	f428 4880 	bic.w	r8, r8, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8004816:	ea48 1883 	orr.w	r8, r8, r3, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800481a:	6873      	ldr	r3, [r6, #4]
  TIMx->CR2 = tmpcr2;
 800481c:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004820:	61e7      	str	r7, [r4, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8004822:	6423      	str	r3, [r4, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004824:	6225      	str	r5, [r4, #32]
 8004826:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800482a:	bf00      	nop
 800482c:	40012c00 	.word	0x40012c00
 8004830:	08006881 	.word	0x08006881

08004834 <HAL_TIM_Base_Start>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004834:	6803      	ldr	r3, [r0, #0]
 8004836:	4a11      	ldr	r2, [pc, #68]	; (800487c <HAL_TIM_Base_Start+0x48>)
{
 8004838:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800483a:	4293      	cmp	r3, r2
{
 800483c:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800483e:	d00f      	beq.n	8004860 <HAL_TIM_Base_Start+0x2c>
 8004840:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004844:	d00c      	beq.n	8004860 <HAL_TIM_Base_Start+0x2c>
 8004846:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800484a:	4293      	cmp	r3, r2
 800484c:	d008      	beq.n	8004860 <HAL_TIM_Base_Start+0x2c>
 800484e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004852:	4293      	cmp	r3, r2
 8004854:	d004      	beq.n	8004860 <HAL_TIM_Base_Start+0x2c>
 8004856:	f240 1133 	movw	r1, #307	; 0x133
 800485a:	4809      	ldr	r0, [pc, #36]	; (8004880 <HAL_TIM_Base_Start+0x4c>)
 800485c:	f7fd fb63 	bl	8001f26 <assert_failed>
  htim->State= HAL_TIM_STATE_BUSY;
 8004860:	2302      	movs	r3, #2
  __HAL_TIM_ENABLE(htim);
 8004862:	6822      	ldr	r2, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8004864:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_TIM_ENABLE(htim);
 8004868:	6813      	ldr	r3, [r2, #0]
}
 800486a:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 800486c:	f043 0301 	orr.w	r3, r3, #1
 8004870:	6013      	str	r3, [r2, #0]
  htim->State= HAL_TIM_STATE_READY;
 8004872:	2301      	movs	r3, #1
 8004874:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004878:	bd10      	pop	{r4, pc}
 800487a:	bf00      	nop
 800487c:	40012c00 	.word	0x40012c00
 8004880:	08006881 	.word	0x08006881

08004884 <HAL_TIM_Base_Start_IT>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004884:	6803      	ldr	r3, [r0, #0]
 8004886:	4a10      	ldr	r2, [pc, #64]	; (80048c8 <HAL_TIM_Base_Start_IT+0x44>)
{
 8004888:	b510      	push	{r4, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800488a:	4293      	cmp	r3, r2
{
 800488c:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800488e:	d00f      	beq.n	80048b0 <HAL_TIM_Base_Start_IT+0x2c>
 8004890:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004894:	d00c      	beq.n	80048b0 <HAL_TIM_Base_Start_IT+0x2c>
 8004896:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800489a:	4293      	cmp	r3, r2
 800489c:	d008      	beq.n	80048b0 <HAL_TIM_Base_Start_IT+0x2c>
 800489e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d004      	beq.n	80048b0 <HAL_TIM_Base_Start_IT+0x2c>
 80048a6:	f240 1161 	movw	r1, #353	; 0x161
 80048aa:	4808      	ldr	r0, [pc, #32]	; (80048cc <HAL_TIM_Base_Start_IT+0x48>)
 80048ac:	f7fd fb3b 	bl	8001f26 <assert_failed>
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048b0:	6823      	ldr	r3, [r4, #0]
}
 80048b2:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048b4:	68da      	ldr	r2, [r3, #12]
 80048b6:	f042 0201 	orr.w	r2, r2, #1
 80048ba:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	f042 0201 	orr.w	r2, r2, #1
 80048c2:	601a      	str	r2, [r3, #0]
}
 80048c4:	bd10      	pop	{r4, pc}
 80048c6:	bf00      	nop
 80048c8:	40012c00 	.word	0x40012c00
 80048cc:	08006881 	.word	0x08006881

080048d0 <HAL_TIM_OC_MspInit>:
 80048d0:	4770      	bx	lr

080048d2 <HAL_TIM_PWM_MspInit>:
 80048d2:	4770      	bx	lr

080048d4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80048d4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80048d8:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80048da:	2b01      	cmp	r3, #1
{
 80048dc:	4605      	mov	r5, r0
 80048de:	460c      	mov	r4, r1
 80048e0:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80048e4:	d02e      	beq.n	8004944 <HAL_TIM_ConfigClockSource+0x70>
 80048e6:	2301      	movs	r3, #1
 80048e8:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80048ec:	680b      	ldr	r3, [r1, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80048ee:	f885 003d 	strb.w	r0, [r5, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80048f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048f6:	d00c      	beq.n	8004912 <HAL_TIM_ConfigClockSource+0x3e>
 80048f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048fc:	d009      	beq.n	8004912 <HAL_TIM_ConfigClockSource+0x3e>
 80048fe:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 8004902:	d006      	beq.n	8004912 <HAL_TIM_ConfigClockSource+0x3e>
 8004904:	2b40      	cmp	r3, #64	; 0x40
 8004906:	d004      	beq.n	8004912 <HAL_TIM_ConfigClockSource+0x3e>
 8004908:	f640 7171 	movw	r1, #3953	; 0xf71
 800490c:	48b5      	ldr	r0, [pc, #724]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 800490e:	f7fd fb0a 	bl	8001f26 <assert_failed>
  tmpsmcr = htim->Instance->SMCR;
 8004912:	682b      	ldr	r3, [r5, #0]
 8004914:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004916:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800491a:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800491e:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8004920:	6822      	ldr	r2, [r4, #0]
 8004922:	2a40      	cmp	r2, #64	; 0x40
 8004924:	f000 8162 	beq.w	8004bec <HAL_TIM_ConfigClockSource+0x318>
 8004928:	d82c      	bhi.n	8004984 <HAL_TIM_ConfigClockSource+0xb0>
 800492a:	2a10      	cmp	r2, #16
 800492c:	f000 81b9 	beq.w	8004ca2 <HAL_TIM_ConfigClockSource+0x3ce>
 8004930:	d809      	bhi.n	8004946 <HAL_TIM_ConfigClockSource+0x72>
 8004932:	2a00      	cmp	r2, #0
 8004934:	f000 819b 	beq.w	8004c6e <HAL_TIM_ConfigClockSource+0x39a>
  htim->State = HAL_TIM_STATE_READY;
 8004938:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800493a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800493c:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004940:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
}
 8004944:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8004946:	2a20      	cmp	r2, #32
 8004948:	f000 81c5 	beq.w	8004cd6 <HAL_TIM_ConfigClockSource+0x402>
 800494c:	2a30      	cmp	r2, #48	; 0x30
 800494e:	d1f3      	bne.n	8004938 <HAL_TIM_ConfigClockSource+0x64>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8004950:	4aa5      	ldr	r2, [pc, #660]	; (8004be8 <HAL_TIM_ConfigClockSource+0x314>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d00f      	beq.n	8004976 <HAL_TIM_ConfigClockSource+0xa2>
 8004956:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800495a:	d00c      	beq.n	8004976 <HAL_TIM_ConfigClockSource+0xa2>
 800495c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004960:	4293      	cmp	r3, r2
 8004962:	d008      	beq.n	8004976 <HAL_TIM_ConfigClockSource+0xa2>
 8004964:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004968:	4293      	cmp	r3, r2
 800496a:	d004      	beq.n	8004976 <HAL_TIM_ConfigClockSource+0xa2>
 800496c:	f640 71f9 	movw	r1, #4089	; 0xff9
 8004970:	489c      	ldr	r0, [pc, #624]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 8004972:	f7fd fad8 	bl	8001f26 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8004976:	682a      	ldr	r2, [r5, #0]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8004978:	6893      	ldr	r3, [r2, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800497a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800497e:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 8004982:	e0a9      	b.n	8004ad8 <HAL_TIM_ConfigClockSource+0x204>
  switch (sClockSourceConfig->ClockSource)
 8004984:	2a70      	cmp	r2, #112	; 0x70
 8004986:	f000 80a9 	beq.w	8004adc <HAL_TIM_ConfigClockSource+0x208>
 800498a:	d846      	bhi.n	8004a1a <HAL_TIM_ConfigClockSource+0x146>
 800498c:	2a50      	cmp	r2, #80	; 0x50
 800498e:	f000 80e7 	beq.w	8004b60 <HAL_TIM_ConfigClockSource+0x28c>
 8004992:	2a60      	cmp	r2, #96	; 0x60
 8004994:	d1d0      	bne.n	8004938 <HAL_TIM_ConfigClockSource+0x64>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004996:	4a94      	ldr	r2, [pc, #592]	; (8004be8 <HAL_TIM_ConfigClockSource+0x314>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d00f      	beq.n	80049bc <HAL_TIM_ConfigClockSource+0xe8>
 800499c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049a0:	d00c      	beq.n	80049bc <HAL_TIM_ConfigClockSource+0xe8>
 80049a2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d008      	beq.n	80049bc <HAL_TIM_ConfigClockSource+0xe8>
 80049aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d004      	beq.n	80049bc <HAL_TIM_ConfigClockSource+0xe8>
 80049b2:	f640 71c3 	movw	r1, #4035	; 0xfc3
 80049b6:	488b      	ldr	r0, [pc, #556]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 80049b8:	f7fd fab5 	bl	8001f26 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80049bc:	6863      	ldr	r3, [r4, #4]
 80049be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049c2:	d009      	beq.n	80049d8 <HAL_TIM_ConfigClockSource+0x104>
 80049c4:	f033 0202 	bics.w	r2, r3, #2
 80049c8:	d006      	beq.n	80049d8 <HAL_TIM_ConfigClockSource+0x104>
 80049ca:	2b0a      	cmp	r3, #10
 80049cc:	d004      	beq.n	80049d8 <HAL_TIM_ConfigClockSource+0x104>
 80049ce:	f640 71c6 	movw	r1, #4038	; 0xfc6
 80049d2:	4884      	ldr	r0, [pc, #528]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 80049d4:	f7fd faa7 	bl	8001f26 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80049d8:	68e3      	ldr	r3, [r4, #12]
 80049da:	2b0f      	cmp	r3, #15
 80049dc:	d904      	bls.n	80049e8 <HAL_TIM_ConfigClockSource+0x114>
 80049de:	f640 71c7 	movw	r1, #4039	; 0xfc7
 80049e2:	4880      	ldr	r0, [pc, #512]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 80049e4:	f7fd fa9f 	bl	8001f26 <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049e8:	682b      	ldr	r3, [r5, #0]
 80049ea:	6866      	ldr	r6, [r4, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049ec:	6a18      	ldr	r0, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049ee:	68e4      	ldr	r4, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049f0:	f020 0010 	bic.w	r0, r0, #16
 80049f4:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049f6:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80049f8:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049fa:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049fe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a02:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a06:	ea41 3104 	orr.w	r1, r1, r4, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8004a0a:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a0c:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8004a0e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004a10:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004a14:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8004a18:	e0e2      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x30c>
  switch (sClockSourceConfig->ClockSource)
 8004a1a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8004a1e:	d044      	beq.n	8004aaa <HAL_TIM_ConfigClockSource+0x1d6>
 8004a20:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8004a24:	d188      	bne.n	8004938 <HAL_TIM_ConfigClockSource+0x64>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8004a26:	4a70      	ldr	r2, [pc, #448]	; (8004be8 <HAL_TIM_ConfigClockSource+0x314>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d00f      	beq.n	8004a4c <HAL_TIM_ConfigClockSource+0x178>
 8004a2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a30:	d00c      	beq.n	8004a4c <HAL_TIM_ConfigClockSource+0x178>
 8004a32:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d008      	beq.n	8004a4c <HAL_TIM_ConfigClockSource+0x178>
 8004a3a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d004      	beq.n	8004a4c <HAL_TIM_ConfigClockSource+0x178>
 8004a42:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8004a46:	4867      	ldr	r0, [pc, #412]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 8004a48:	f7fd fa6d 	bl	8001f26 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8004a4c:	68a3      	ldr	r3, [r4, #8]
 8004a4e:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8004a52:	d004      	beq.n	8004a5e <HAL_TIM_ConfigClockSource+0x18a>
 8004a54:	f640 71a3 	movw	r1, #4003	; 0xfa3
 8004a58:	4862      	ldr	r0, [pc, #392]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 8004a5a:	f7fd fa64 	bl	8001f26 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004a5e:	6863      	ldr	r3, [r4, #4]
 8004a60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a64:	d009      	beq.n	8004a7a <HAL_TIM_ConfigClockSource+0x1a6>
 8004a66:	f033 0202 	bics.w	r2, r3, #2
 8004a6a:	d006      	beq.n	8004a7a <HAL_TIM_ConfigClockSource+0x1a6>
 8004a6c:	2b0a      	cmp	r3, #10
 8004a6e:	d004      	beq.n	8004a7a <HAL_TIM_ConfigClockSource+0x1a6>
 8004a70:	f640 71a4 	movw	r1, #4004	; 0xfa4
 8004a74:	485b      	ldr	r0, [pc, #364]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 8004a76:	f7fd fa56 	bl	8001f26 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004a7a:	68e3      	ldr	r3, [r4, #12]
 8004a7c:	2b0f      	cmp	r3, #15
 8004a7e:	d904      	bls.n	8004a8a <HAL_TIM_ConfigClockSource+0x1b6>
 8004a80:	f640 71a5 	movw	r1, #4005	; 0xfa5
 8004a84:	4857      	ldr	r0, [pc, #348]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 8004a86:	f7fd fa4e 	bl	8001f26 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8004a8a:	682a      	ldr	r2, [r5, #0]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a8c:	6860      	ldr	r0, [r4, #4]
 8004a8e:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr = TIMx->SMCR;
 8004a90:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a92:	4303      	orrs	r3, r0
 8004a94:	68e0      	ldr	r0, [r4, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a96:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a9a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8004a9e:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004aa0:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004aa2:	6893      	ldr	r3, [r2, #8]
 8004aa4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004aa8:	e016      	b.n	8004ad8 <HAL_TIM_ConfigClockSource+0x204>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004aaa:	4a4f      	ldr	r2, [pc, #316]	; (8004be8 <HAL_TIM_ConfigClockSource+0x314>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d00f      	beq.n	8004ad0 <HAL_TIM_ConfigClockSource+0x1fc>
 8004ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ab4:	d00c      	beq.n	8004ad0 <HAL_TIM_ConfigClockSource+0x1fc>
 8004ab6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d008      	beq.n	8004ad0 <HAL_TIM_ConfigClockSource+0x1fc>
 8004abe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d004      	beq.n	8004ad0 <HAL_TIM_ConfigClockSource+0x1fc>
 8004ac6:	f640 717d 	movw	r1, #3965	; 0xf7d
 8004aca:	4846      	ldr	r0, [pc, #280]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 8004acc:	f7fd fa2b 	bl	8001f26 <assert_failed>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004ad0:	682a      	ldr	r2, [r5, #0]
 8004ad2:	6893      	ldr	r3, [r2, #8]
 8004ad4:	f023 0307 	bic.w	r3, r3, #7
   TIMx->SMCR = tmpsmcr;
 8004ad8:	6093      	str	r3, [r2, #8]
 8004ada:	e72d      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x64>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8004adc:	4a42      	ldr	r2, [pc, #264]	; (8004be8 <HAL_TIM_ConfigClockSource+0x314>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d00f      	beq.n	8004b02 <HAL_TIM_ConfigClockSource+0x22e>
 8004ae2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ae6:	d00c      	beq.n	8004b02 <HAL_TIM_ConfigClockSource+0x22e>
 8004ae8:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d008      	beq.n	8004b02 <HAL_TIM_ConfigClockSource+0x22e>
 8004af0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d004      	beq.n	8004b02 <HAL_TIM_ConfigClockSource+0x22e>
 8004af8:	f640 7186 	movw	r1, #3974	; 0xf86
 8004afc:	4839      	ldr	r0, [pc, #228]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 8004afe:	f7fd fa12 	bl	8001f26 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8004b02:	68a3      	ldr	r3, [r4, #8]
 8004b04:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8004b08:	d004      	beq.n	8004b14 <HAL_TIM_ConfigClockSource+0x240>
 8004b0a:	f640 7189 	movw	r1, #3977	; 0xf89
 8004b0e:	4835      	ldr	r0, [pc, #212]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 8004b10:	f7fd fa09 	bl	8001f26 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004b14:	6863      	ldr	r3, [r4, #4]
 8004b16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b1a:	d009      	beq.n	8004b30 <HAL_TIM_ConfigClockSource+0x25c>
 8004b1c:	f033 0202 	bics.w	r2, r3, #2
 8004b20:	d006      	beq.n	8004b30 <HAL_TIM_ConfigClockSource+0x25c>
 8004b22:	2b0a      	cmp	r3, #10
 8004b24:	d004      	beq.n	8004b30 <HAL_TIM_ConfigClockSource+0x25c>
 8004b26:	f640 718a 	movw	r1, #3978	; 0xf8a
 8004b2a:	482e      	ldr	r0, [pc, #184]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 8004b2c:	f7fd f9fb 	bl	8001f26 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004b30:	68e3      	ldr	r3, [r4, #12]
 8004b32:	2b0f      	cmp	r3, #15
 8004b34:	d904      	bls.n	8004b40 <HAL_TIM_ConfigClockSource+0x26c>
 8004b36:	f640 718b 	movw	r1, #3979	; 0xf8b
 8004b3a:	482a      	ldr	r0, [pc, #168]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 8004b3c:	f7fd f9f3 	bl	8001f26 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8004b40:	682a      	ldr	r2, [r5, #0]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b42:	6860      	ldr	r0, [r4, #4]
 8004b44:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr = TIMx->SMCR;
 8004b46:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b48:	4303      	orrs	r3, r0
 8004b4a:	68e0      	ldr	r0, [r4, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b4c:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b50:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8004b54:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8004b56:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8004b58:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b5a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b5e:	e7bb      	b.n	8004ad8 <HAL_TIM_ConfigClockSource+0x204>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004b60:	4a21      	ldr	r2, [pc, #132]	; (8004be8 <HAL_TIM_ConfigClockSource+0x314>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d00f      	beq.n	8004b86 <HAL_TIM_ConfigClockSource+0x2b2>
 8004b66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b6a:	d00c      	beq.n	8004b86 <HAL_TIM_ConfigClockSource+0x2b2>
 8004b6c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d008      	beq.n	8004b86 <HAL_TIM_ConfigClockSource+0x2b2>
 8004b74:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d004      	beq.n	8004b86 <HAL_TIM_ConfigClockSource+0x2b2>
 8004b7c:	f640 71b4 	movw	r1, #4020	; 0xfb4
 8004b80:	4818      	ldr	r0, [pc, #96]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 8004b82:	f7fd f9d0 	bl	8001f26 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004b86:	6863      	ldr	r3, [r4, #4]
 8004b88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b8c:	d009      	beq.n	8004ba2 <HAL_TIM_ConfigClockSource+0x2ce>
 8004b8e:	f033 0202 	bics.w	r2, r3, #2
 8004b92:	d006      	beq.n	8004ba2 <HAL_TIM_ConfigClockSource+0x2ce>
 8004b94:	2b0a      	cmp	r3, #10
 8004b96:	d004      	beq.n	8004ba2 <HAL_TIM_ConfigClockSource+0x2ce>
 8004b98:	f640 71b7 	movw	r1, #4023	; 0xfb7
 8004b9c:	4811      	ldr	r0, [pc, #68]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 8004b9e:	f7fd f9c2 	bl	8001f26 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004ba2:	68e3      	ldr	r3, [r4, #12]
 8004ba4:	2b0f      	cmp	r3, #15
 8004ba6:	d904      	bls.n	8004bb2 <HAL_TIM_ConfigClockSource+0x2de>
 8004ba8:	f640 71b8 	movw	r1, #4024	; 0xfb8
 8004bac:	480d      	ldr	r0, [pc, #52]	; (8004be4 <HAL_TIM_ConfigClockSource+0x310>)
 8004bae:	f7fd f9ba 	bl	8001f26 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bb2:	682b      	ldr	r3, [r5, #0]
 8004bb4:	6861      	ldr	r1, [r4, #4]
  tmpccer = TIMx->CCER;
 8004bb6:	6a18      	ldr	r0, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bb8:	68e6      	ldr	r6, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bba:	6a1c      	ldr	r4, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bbc:	f020 000a 	bic.w	r0, r0, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bc0:	f024 0401 	bic.w	r4, r4, #1
 8004bc4:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bc6:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8004bc8:	4301      	orrs	r1, r0
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004bca:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004bce:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8004bd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bd4:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8004bd6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004bd8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004bdc:	f042 0257 	orr.w	r2, r2, #87	; 0x57
   TIMx->SMCR = tmpsmcr;
 8004be0:	609a      	str	r2, [r3, #8]
 8004be2:	e6a9      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x64>
 8004be4:	08006881 	.word	0x08006881
 8004be8:	40012c00 	.word	0x40012c00
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8004bec:	4a47      	ldr	r2, [pc, #284]	; (8004d0c <HAL_TIM_ConfigClockSource+0x438>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d00f      	beq.n	8004c12 <HAL_TIM_ConfigClockSource+0x33e>
 8004bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bf6:	d00c      	beq.n	8004c12 <HAL_TIM_ConfigClockSource+0x33e>
 8004bf8:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d008      	beq.n	8004c12 <HAL_TIM_ConfigClockSource+0x33e>
 8004c00:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d004      	beq.n	8004c12 <HAL_TIM_ConfigClockSource+0x33e>
 8004c08:	f640 71d2 	movw	r1, #4050	; 0xfd2
 8004c0c:	4840      	ldr	r0, [pc, #256]	; (8004d10 <HAL_TIM_ConfigClockSource+0x43c>)
 8004c0e:	f7fd f98a 	bl	8001f26 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8004c12:	6863      	ldr	r3, [r4, #4]
 8004c14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c18:	d009      	beq.n	8004c2e <HAL_TIM_ConfigClockSource+0x35a>
 8004c1a:	f033 0202 	bics.w	r2, r3, #2
 8004c1e:	d006      	beq.n	8004c2e <HAL_TIM_ConfigClockSource+0x35a>
 8004c20:	2b0a      	cmp	r3, #10
 8004c22:	d004      	beq.n	8004c2e <HAL_TIM_ConfigClockSource+0x35a>
 8004c24:	f640 71d5 	movw	r1, #4053	; 0xfd5
 8004c28:	4839      	ldr	r0, [pc, #228]	; (8004d10 <HAL_TIM_ConfigClockSource+0x43c>)
 8004c2a:	f7fd f97c 	bl	8001f26 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8004c2e:	68e3      	ldr	r3, [r4, #12]
 8004c30:	2b0f      	cmp	r3, #15
 8004c32:	d904      	bls.n	8004c3e <HAL_TIM_ConfigClockSource+0x36a>
 8004c34:	f640 71d6 	movw	r1, #4054	; 0xfd6
 8004c38:	4835      	ldr	r0, [pc, #212]	; (8004d10 <HAL_TIM_ConfigClockSource+0x43c>)
 8004c3a:	f7fd f974 	bl	8001f26 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c3e:	682b      	ldr	r3, [r5, #0]
 8004c40:	6861      	ldr	r1, [r4, #4]
  tmpccer = TIMx->CCER;
 8004c42:	6a18      	ldr	r0, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c44:	68e6      	ldr	r6, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c46:	6a1c      	ldr	r4, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c48:	f020 000a 	bic.w	r0, r0, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c4c:	f024 0401 	bic.w	r4, r4, #1
 8004c50:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c52:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8004c54:	4301      	orrs	r1, r0
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c56:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c5a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8004c5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c60:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8004c62:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004c64:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004c68:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8004c6c:	e7b8      	b.n	8004be0 <HAL_TIM_ConfigClockSource+0x30c>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8004c6e:	4a27      	ldr	r2, [pc, #156]	; (8004d0c <HAL_TIM_ConfigClockSource+0x438>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d00f      	beq.n	8004c94 <HAL_TIM_ConfigClockSource+0x3c0>
 8004c74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c78:	d00c      	beq.n	8004c94 <HAL_TIM_ConfigClockSource+0x3c0>
 8004c7a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d008      	beq.n	8004c94 <HAL_TIM_ConfigClockSource+0x3c0>
 8004c82:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d004      	beq.n	8004c94 <HAL_TIM_ConfigClockSource+0x3c0>
 8004c8a:	f640 71e1 	movw	r1, #4065	; 0xfe1
 8004c8e:	4820      	ldr	r0, [pc, #128]	; (8004d10 <HAL_TIM_ConfigClockSource+0x43c>)
 8004c90:	f7fd f949 	bl	8001f26 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8004c94:	682a      	ldr	r2, [r5, #0]
   tmpsmcr = TIMx->SMCR;
 8004c96:	6893      	ldr	r3, [r2, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004c98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004c9c:	f043 0307 	orr.w	r3, r3, #7
 8004ca0:	e71a      	b.n	8004ad8 <HAL_TIM_ConfigClockSource+0x204>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8004ca2:	4a1a      	ldr	r2, [pc, #104]	; (8004d0c <HAL_TIM_ConfigClockSource+0x438>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d00f      	beq.n	8004cc8 <HAL_TIM_ConfigClockSource+0x3f4>
 8004ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cac:	d00c      	beq.n	8004cc8 <HAL_TIM_ConfigClockSource+0x3f4>
 8004cae:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d008      	beq.n	8004cc8 <HAL_TIM_ConfigClockSource+0x3f4>
 8004cb6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d004      	beq.n	8004cc8 <HAL_TIM_ConfigClockSource+0x3f4>
 8004cbe:	f640 71e9 	movw	r1, #4073	; 0xfe9
 8004cc2:	4813      	ldr	r0, [pc, #76]	; (8004d10 <HAL_TIM_ConfigClockSource+0x43c>)
 8004cc4:	f7fd f92f 	bl	8001f26 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8004cc8:	682a      	ldr	r2, [r5, #0]
   tmpsmcr = TIMx->SMCR;
 8004cca:	6893      	ldr	r3, [r2, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004ccc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004cd0:	f043 0317 	orr.w	r3, r3, #23
 8004cd4:	e700      	b.n	8004ad8 <HAL_TIM_ConfigClockSource+0x204>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8004cd6:	4a0d      	ldr	r2, [pc, #52]	; (8004d0c <HAL_TIM_ConfigClockSource+0x438>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d00f      	beq.n	8004cfc <HAL_TIM_ConfigClockSource+0x428>
 8004cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ce0:	d00c      	beq.n	8004cfc <HAL_TIM_ConfigClockSource+0x428>
 8004ce2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d008      	beq.n	8004cfc <HAL_TIM_ConfigClockSource+0x428>
 8004cea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d004      	beq.n	8004cfc <HAL_TIM_ConfigClockSource+0x428>
 8004cf2:	f640 71f1 	movw	r1, #4081	; 0xff1
 8004cf6:	4806      	ldr	r0, [pc, #24]	; (8004d10 <HAL_TIM_ConfigClockSource+0x43c>)
 8004cf8:	f7fd f915 	bl	8001f26 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8004cfc:	682a      	ldr	r2, [r5, #0]
   tmpsmcr = TIMx->SMCR;
 8004cfe:	6893      	ldr	r3, [r2, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8004d00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8004d04:	f043 0327 	orr.w	r3, r3, #39	; 0x27
 8004d08:	e6e6      	b.n	8004ad8 <HAL_TIM_ConfigClockSource+0x204>
 8004d0a:	bf00      	nop
 8004d0c:	40012c00 	.word	0x40012c00
 8004d10:	08006881 	.word	0x08006881

08004d14 <HAL_TIM_PeriodElapsedCallback>:
 8004d14:	4770      	bx	lr

08004d16 <HAL_TIM_OC_DelayElapsedCallback>:
 8004d16:	4770      	bx	lr

08004d18 <HAL_TIM_IC_CaptureCallback>:
 8004d18:	4770      	bx	lr

08004d1a <HAL_TIM_PWM_PulseFinishedCallback>:
 8004d1a:	4770      	bx	lr

08004d1c <HAL_TIM_TriggerCallback>:
 8004d1c:	4770      	bx	lr

08004d1e <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d1e:	6803      	ldr	r3, [r0, #0]
{
 8004d20:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d22:	691a      	ldr	r2, [r3, #16]
{
 8004d24:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004d26:	0791      	lsls	r1, r2, #30
 8004d28:	d50e      	bpl.n	8004d48 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8004d2a:	68da      	ldr	r2, [r3, #12]
 8004d2c:	0792      	lsls	r2, r2, #30
 8004d2e:	d50b      	bpl.n	8004d48 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d30:	f06f 0202 	mvn.w	r2, #2
 8004d34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d36:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d38:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d3a:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d3c:	079b      	lsls	r3, r3, #30
 8004d3e:	d077      	beq.n	8004e30 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8004d40:	f7ff ffea 	bl	8004d18 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d44:	2300      	movs	r3, #0
 8004d46:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d48:	6823      	ldr	r3, [r4, #0]
 8004d4a:	691a      	ldr	r2, [r3, #16]
 8004d4c:	0750      	lsls	r0, r2, #29
 8004d4e:	d510      	bpl.n	8004d72 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8004d50:	68da      	ldr	r2, [r3, #12]
 8004d52:	0751      	lsls	r1, r2, #29
 8004d54:	d50d      	bpl.n	8004d72 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004d56:	f06f 0204 	mvn.w	r2, #4
 8004d5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d5c:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d5e:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d60:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d62:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8004d66:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d68:	d068      	beq.n	8004e3c <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8004d6a:	f7ff ffd5 	bl	8004d18 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004d72:	6823      	ldr	r3, [r4, #0]
 8004d74:	691a      	ldr	r2, [r3, #16]
 8004d76:	0712      	lsls	r2, r2, #28
 8004d78:	d50f      	bpl.n	8004d9a <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8004d7a:	68da      	ldr	r2, [r3, #12]
 8004d7c:	0710      	lsls	r0, r2, #28
 8004d7e:	d50c      	bpl.n	8004d9a <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d80:	f06f 0208 	mvn.w	r2, #8
 8004d84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d86:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d88:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d8a:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d8c:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8004d8e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d90:	d05a      	beq.n	8004e48 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8004d92:	f7ff ffc1 	bl	8004d18 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d96:	2300      	movs	r3, #0
 8004d98:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d9a:	6823      	ldr	r3, [r4, #0]
 8004d9c:	691a      	ldr	r2, [r3, #16]
 8004d9e:	06d2      	lsls	r2, r2, #27
 8004da0:	d510      	bpl.n	8004dc4 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8004da2:	68da      	ldr	r2, [r3, #12]
 8004da4:	06d0      	lsls	r0, r2, #27
 8004da6:	d50d      	bpl.n	8004dc4 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004da8:	f06f 0210 	mvn.w	r2, #16
 8004dac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004dae:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004db0:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004db2:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004db4:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8004db8:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004dba:	d04b      	beq.n	8004e54 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8004dbc:	f7ff ffac 	bl	8004d18 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004dc4:	6823      	ldr	r3, [r4, #0]
 8004dc6:	691a      	ldr	r2, [r3, #16]
 8004dc8:	07d1      	lsls	r1, r2, #31
 8004dca:	d508      	bpl.n	8004dde <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8004dcc:	68da      	ldr	r2, [r3, #12]
 8004dce:	07d2      	lsls	r2, r2, #31
 8004dd0:	d505      	bpl.n	8004dde <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004dd2:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8004dd6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004dd8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004dda:	f7ff ff9b 	bl	8004d14 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004dde:	6823      	ldr	r3, [r4, #0]
 8004de0:	691a      	ldr	r2, [r3, #16]
 8004de2:	0610      	lsls	r0, r2, #24
 8004de4:	d508      	bpl.n	8004df8 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8004de6:	68da      	ldr	r2, [r3, #12]
 8004de8:	0611      	lsls	r1, r2, #24
 8004dea:	d505      	bpl.n	8004df8 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004dec:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8004df0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004df2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004df4:	f000 fc15 	bl	8005622 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004df8:	6823      	ldr	r3, [r4, #0]
 8004dfa:	691a      	ldr	r2, [r3, #16]
 8004dfc:	0652      	lsls	r2, r2, #25
 8004dfe:	d508      	bpl.n	8004e12 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8004e00:	68da      	ldr	r2, [r3, #12]
 8004e02:	0650      	lsls	r0, r2, #25
 8004e04:	d505      	bpl.n	8004e12 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e06:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8004e0a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e0c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004e0e:	f7ff ff85 	bl	8004d1c <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004e12:	6823      	ldr	r3, [r4, #0]
 8004e14:	691a      	ldr	r2, [r3, #16]
 8004e16:	0691      	lsls	r1, r2, #26
 8004e18:	d522      	bpl.n	8004e60 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8004e1a:	68da      	ldr	r2, [r3, #12]
 8004e1c:	0692      	lsls	r2, r2, #26
 8004e1e:	d51f      	bpl.n	8004e60 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e20:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8004e24:	4620      	mov	r0, r4
}
 8004e26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e2a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8004e2c:	f000 bbf8 	b.w	8005620 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e30:	f7ff ff71 	bl	8004d16 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e34:	4620      	mov	r0, r4
 8004e36:	f7ff ff70 	bl	8004d1a <HAL_TIM_PWM_PulseFinishedCallback>
 8004e3a:	e783      	b.n	8004d44 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e3c:	f7ff ff6b 	bl	8004d16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e40:	4620      	mov	r0, r4
 8004e42:	f7ff ff6a 	bl	8004d1a <HAL_TIM_PWM_PulseFinishedCallback>
 8004e46:	e792      	b.n	8004d6e <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e48:	f7ff ff65 	bl	8004d16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e4c:	4620      	mov	r0, r4
 8004e4e:	f7ff ff64 	bl	8004d1a <HAL_TIM_PWM_PulseFinishedCallback>
 8004e52:	e7a0      	b.n	8004d96 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e54:	f7ff ff5f 	bl	8004d16 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e58:	4620      	mov	r0, r4
 8004e5a:	f7ff ff5e 	bl	8004d1a <HAL_TIM_PWM_PulseFinishedCallback>
 8004e5e:	e7af      	b.n	8004dc0 <HAL_TIM_IRQHandler+0xa2>
 8004e60:	bd10      	pop	{r4, pc}
	...

08004e64 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e64:	4a1a      	ldr	r2, [pc, #104]	; (8004ed0 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8004e66:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e68:	4290      	cmp	r0, r2
 8004e6a:	d00a      	beq.n	8004e82 <TIM_Base_SetConfig+0x1e>
 8004e6c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004e70:	d007      	beq.n	8004e82 <TIM_Base_SetConfig+0x1e>
 8004e72:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004e76:	4290      	cmp	r0, r2
 8004e78:	d003      	beq.n	8004e82 <TIM_Base_SetConfig+0x1e>
 8004e7a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e7e:	4290      	cmp	r0, r2
 8004e80:	d115      	bne.n	8004eae <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8004e82:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8004e88:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e8a:	4a11      	ldr	r2, [pc, #68]	; (8004ed0 <TIM_Base_SetConfig+0x6c>)
 8004e8c:	4290      	cmp	r0, r2
 8004e8e:	d00a      	beq.n	8004ea6 <TIM_Base_SetConfig+0x42>
 8004e90:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004e94:	d007      	beq.n	8004ea6 <TIM_Base_SetConfig+0x42>
 8004e96:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004e9a:	4290      	cmp	r0, r2
 8004e9c:	d003      	beq.n	8004ea6 <TIM_Base_SetConfig+0x42>
 8004e9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004ea2:	4290      	cmp	r0, r2
 8004ea4:	d103      	bne.n	8004eae <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ea6:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ea8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004eac:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8004eae:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8004eb0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8004eb4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004eb6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004eb8:	688b      	ldr	r3, [r1, #8]
 8004eba:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8004ebc:	680b      	ldr	r3, [r1, #0]
 8004ebe:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ec0:	4b03      	ldr	r3, [pc, #12]	; (8004ed0 <TIM_Base_SetConfig+0x6c>)
 8004ec2:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8004ec4:	bf04      	itt	eq
 8004ec6:	690b      	ldreq	r3, [r1, #16]
 8004ec8:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	6143      	str	r3, [r0, #20]
 8004ece:	4770      	bx	lr
 8004ed0:	40012c00 	.word	0x40012c00

08004ed4 <HAL_TIM_Base_Init>:
{
 8004ed4:	b510      	push	{r4, lr}
  if(htim == NULL)
 8004ed6:	4604      	mov	r4, r0
 8004ed8:	2800      	cmp	r0, #0
 8004eda:	d049      	beq.n	8004f70 <HAL_TIM_Base_Init+0x9c>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004edc:	6803      	ldr	r3, [r0, #0]
 8004ede:	4a25      	ldr	r2, [pc, #148]	; (8004f74 <HAL_TIM_Base_Init+0xa0>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d00e      	beq.n	8004f02 <HAL_TIM_Base_Init+0x2e>
 8004ee4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ee8:	d00b      	beq.n	8004f02 <HAL_TIM_Base_Init+0x2e>
 8004eea:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d007      	beq.n	8004f02 <HAL_TIM_Base_Init+0x2e>
 8004ef2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d003      	beq.n	8004f02 <HAL_TIM_Base_Init+0x2e>
 8004efa:	21d9      	movs	r1, #217	; 0xd9
 8004efc:	481e      	ldr	r0, [pc, #120]	; (8004f78 <HAL_TIM_Base_Init+0xa4>)
 8004efe:	f7fd f812 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004f02:	68a3      	ldr	r3, [r4, #8]
 8004f04:	f033 0210 	bics.w	r2, r3, #16
 8004f08:	d009      	beq.n	8004f1e <HAL_TIM_Base_Init+0x4a>
 8004f0a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004f0e:	2a20      	cmp	r2, #32
 8004f10:	d005      	beq.n	8004f1e <HAL_TIM_Base_Init+0x4a>
 8004f12:	2b40      	cmp	r3, #64	; 0x40
 8004f14:	d003      	beq.n	8004f1e <HAL_TIM_Base_Init+0x4a>
 8004f16:	21da      	movs	r1, #218	; 0xda
 8004f18:	4817      	ldr	r0, [pc, #92]	; (8004f78 <HAL_TIM_Base_Init+0xa4>)
 8004f1a:	f7fd f804 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004f1e:	6923      	ldr	r3, [r4, #16]
 8004f20:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8004f24:	d006      	beq.n	8004f34 <HAL_TIM_Base_Init+0x60>
 8004f26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f2a:	d003      	beq.n	8004f34 <HAL_TIM_Base_Init+0x60>
 8004f2c:	21db      	movs	r1, #219	; 0xdb
 8004f2e:	4812      	ldr	r0, [pc, #72]	; (8004f78 <HAL_TIM_Base_Init+0xa4>)
 8004f30:	f7fc fff9 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004f34:	69a3      	ldr	r3, [r4, #24]
 8004f36:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8004f3a:	d003      	beq.n	8004f44 <HAL_TIM_Base_Init+0x70>
 8004f3c:	21dc      	movs	r1, #220	; 0xdc
 8004f3e:	480e      	ldr	r0, [pc, #56]	; (8004f78 <HAL_TIM_Base_Init+0xa4>)
 8004f40:	f7fc fff1 	bl	8001f26 <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 8004f44:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004f48:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004f4c:	b923      	cbnz	r3, 8004f58 <HAL_TIM_Base_Init+0x84>
    htim->Lock = HAL_UNLOCKED;
 8004f4e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004f52:	4620      	mov	r0, r4
 8004f54:	f7fd fb56 	bl	8002604 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8004f58:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f5a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8004f5c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f60:	1d21      	adds	r1, r4, #4
 8004f62:	f7ff ff7f 	bl	8004e64 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8004f66:	2301      	movs	r3, #1
  return HAL_OK;
 8004f68:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8004f6a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8004f6e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8004f70:	2001      	movs	r0, #1
}
 8004f72:	bd10      	pop	{r4, pc}
 8004f74:	40012c00 	.word	0x40012c00
 8004f78:	08006881 	.word	0x08006881

08004f7c <HAL_TIM_OC_Init>:
{
 8004f7c:	b510      	push	{r4, lr}
  if(htim == NULL)
 8004f7e:	4604      	mov	r4, r0
 8004f80:	2800      	cmp	r0, #0
 8004f82:	d04d      	beq.n	8005020 <HAL_TIM_OC_Init+0xa4>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004f84:	6803      	ldr	r3, [r0, #0]
 8004f86:	4a27      	ldr	r2, [pc, #156]	; (8005024 <HAL_TIM_OC_Init+0xa8>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d00f      	beq.n	8004fac <HAL_TIM_OC_Init+0x30>
 8004f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f90:	d00c      	beq.n	8004fac <HAL_TIM_OC_Init+0x30>
 8004f92:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d008      	beq.n	8004fac <HAL_TIM_OC_Init+0x30>
 8004f9a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d004      	beq.n	8004fac <HAL_TIM_OC_Init+0x30>
 8004fa2:	f240 11f1 	movw	r1, #497	; 0x1f1
 8004fa6:	4820      	ldr	r0, [pc, #128]	; (8005028 <HAL_TIM_OC_Init+0xac>)
 8004fa8:	f7fc ffbd 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004fac:	68a3      	ldr	r3, [r4, #8]
 8004fae:	f033 0210 	bics.w	r2, r3, #16
 8004fb2:	d00a      	beq.n	8004fca <HAL_TIM_OC_Init+0x4e>
 8004fb4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004fb8:	2a20      	cmp	r2, #32
 8004fba:	d006      	beq.n	8004fca <HAL_TIM_OC_Init+0x4e>
 8004fbc:	2b40      	cmp	r3, #64	; 0x40
 8004fbe:	d004      	beq.n	8004fca <HAL_TIM_OC_Init+0x4e>
 8004fc0:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 8004fc4:	4818      	ldr	r0, [pc, #96]	; (8005028 <HAL_TIM_OC_Init+0xac>)
 8004fc6:	f7fc ffae 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004fca:	6923      	ldr	r3, [r4, #16]
 8004fcc:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8004fd0:	d007      	beq.n	8004fe2 <HAL_TIM_OC_Init+0x66>
 8004fd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004fd6:	d004      	beq.n	8004fe2 <HAL_TIM_OC_Init+0x66>
 8004fd8:	f240 11f3 	movw	r1, #499	; 0x1f3
 8004fdc:	4812      	ldr	r0, [pc, #72]	; (8005028 <HAL_TIM_OC_Init+0xac>)
 8004fde:	f7fc ffa2 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004fe2:	69a3      	ldr	r3, [r4, #24]
 8004fe4:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8004fe8:	d004      	beq.n	8004ff4 <HAL_TIM_OC_Init+0x78>
 8004fea:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8004fee:	480e      	ldr	r0, [pc, #56]	; (8005028 <HAL_TIM_OC_Init+0xac>)
 8004ff0:	f7fc ff99 	bl	8001f26 <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 8004ff4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8004ff8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004ffc:	b923      	cbnz	r3, 8005008 <HAL_TIM_OC_Init+0x8c>
    htim->Lock = HAL_UNLOCKED;
 8004ffe:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8005002:	4620      	mov	r0, r4
 8005004:	f7ff fc64 	bl	80048d0 <HAL_TIM_OC_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8005008:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800500a:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800500c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005010:	1d21      	adds	r1, r4, #4
 8005012:	f7ff ff27 	bl	8004e64 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8005016:	2301      	movs	r3, #1
  return HAL_OK;
 8005018:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800501a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800501e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005020:	2001      	movs	r0, #1
}
 8005022:	bd10      	pop	{r4, pc}
 8005024:	40012c00 	.word	0x40012c00
 8005028:	08006881 	.word	0x08006881

0800502c <HAL_TIM_PWM_Init>:
{
 800502c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800502e:	4604      	mov	r4, r0
 8005030:	2800      	cmp	r0, #0
 8005032:	d04d      	beq.n	80050d0 <HAL_TIM_PWM_Init+0xa4>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005034:	6803      	ldr	r3, [r0, #0]
 8005036:	4a27      	ldr	r2, [pc, #156]	; (80050d4 <HAL_TIM_PWM_Init+0xa8>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d00f      	beq.n	800505c <HAL_TIM_PWM_Init+0x30>
 800503c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005040:	d00c      	beq.n	800505c <HAL_TIM_PWM_Init+0x30>
 8005042:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005046:	4293      	cmp	r3, r2
 8005048:	d008      	beq.n	800505c <HAL_TIM_PWM_Init+0x30>
 800504a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800504e:	4293      	cmp	r3, r2
 8005050:	d004      	beq.n	800505c <HAL_TIM_PWM_Init+0x30>
 8005052:	f240 31ee 	movw	r1, #1006	; 0x3ee
 8005056:	4820      	ldr	r0, [pc, #128]	; (80050d8 <HAL_TIM_PWM_Init+0xac>)
 8005058:	f7fc ff65 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800505c:	68a3      	ldr	r3, [r4, #8]
 800505e:	f033 0210 	bics.w	r2, r3, #16
 8005062:	d00a      	beq.n	800507a <HAL_TIM_PWM_Init+0x4e>
 8005064:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005068:	2a20      	cmp	r2, #32
 800506a:	d006      	beq.n	800507a <HAL_TIM_PWM_Init+0x4e>
 800506c:	2b40      	cmp	r3, #64	; 0x40
 800506e:	d004      	beq.n	800507a <HAL_TIM_PWM_Init+0x4e>
 8005070:	f240 31ef 	movw	r1, #1007	; 0x3ef
 8005074:	4818      	ldr	r0, [pc, #96]	; (80050d8 <HAL_TIM_PWM_Init+0xac>)
 8005076:	f7fc ff56 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800507a:	6923      	ldr	r3, [r4, #16]
 800507c:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8005080:	d007      	beq.n	8005092 <HAL_TIM_PWM_Init+0x66>
 8005082:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005086:	d004      	beq.n	8005092 <HAL_TIM_PWM_Init+0x66>
 8005088:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 800508c:	4812      	ldr	r0, [pc, #72]	; (80050d8 <HAL_TIM_PWM_Init+0xac>)
 800508e:	f7fc ff4a 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005092:	69a3      	ldr	r3, [r4, #24]
 8005094:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8005098:	d004      	beq.n	80050a4 <HAL_TIM_PWM_Init+0x78>
 800509a:	f240 31f1 	movw	r1, #1009	; 0x3f1
 800509e:	480e      	ldr	r0, [pc, #56]	; (80050d8 <HAL_TIM_PWM_Init+0xac>)
 80050a0:	f7fc ff41 	bl	8001f26 <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 80050a4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80050a8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80050ac:	b923      	cbnz	r3, 80050b8 <HAL_TIM_PWM_Init+0x8c>
    htim->Lock = HAL_UNLOCKED;
 80050ae:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80050b2:	4620      	mov	r0, r4
 80050b4:	f7ff fc0d 	bl	80048d2 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80050b8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050ba:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80050bc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050c0:	1d21      	adds	r1, r4, #4
 80050c2:	f7ff fecf 	bl	8004e64 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80050c6:	2301      	movs	r3, #1
  return HAL_OK;
 80050c8:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80050ca:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80050ce:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80050d0:	2001      	movs	r0, #1
}
 80050d2:	bd10      	pop	{r4, pc}
 80050d4:	40012c00 	.word	0x40012c00
 80050d8:	08006881 	.word	0x08006881

080050dc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050dc:	6a03      	ldr	r3, [r0, #32]
{
 80050de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050e2:	f023 0310 	bic.w	r3, r3, #16
 80050e6:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80050e8:	6a04      	ldr	r4, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80050ea:	f8d0 8004 	ldr.w	r8, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80050ee:	6986      	ldr	r6, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050f0:	680b      	ldr	r3, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80050f2:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050f6:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80050fa:	688b      	ldr	r3, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80050fc:	f024 0420 	bic.w	r4, r4, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005100:	ea44 1403 	orr.w	r4, r4, r3, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005104:	4b1a      	ldr	r3, [pc, #104]	; (8005170 <TIM_OC2_SetConfig+0x94>)
{
 8005106:	4605      	mov	r5, r0
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005108:	4298      	cmp	r0, r3
{
 800510a:	460f      	mov	r7, r1
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800510c:	d128      	bne.n	8005160 <TIM_OC2_SetConfig+0x84>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800510e:	68cb      	ldr	r3, [r1, #12]
 8005110:	f033 0308 	bics.w	r3, r3, #8
 8005114:	d004      	beq.n	8005120 <TIM_OC2_SetConfig+0x44>
 8005116:	f241 2189 	movw	r1, #4745	; 0x1289
 800511a:	4816      	ldr	r0, [pc, #88]	; (8005174 <TIM_OC2_SetConfig+0x98>)
 800511c:	f7fc ff03 	bl	8001f26 <assert_failed>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005120:	68fb      	ldr	r3, [r7, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8005122:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005126:	ea44 1403 	orr.w	r4, r4, r3, lsl #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800512a:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC2NE;
 800512c:	f024 0440 	bic.w	r4, r4, #64	; 0x40
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8005130:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8005134:	d004      	beq.n	8005140 <TIM_OC2_SetConfig+0x64>
 8005136:	f241 2197 	movw	r1, #4759	; 0x1297
 800513a:	480e      	ldr	r0, [pc, #56]	; (8005174 <TIM_OC2_SetConfig+0x98>)
 800513c:	f7fc fef3 	bl	8001f26 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 8005146:	d004      	beq.n	8005152 <TIM_OC2_SetConfig+0x76>
 8005148:	f241 2198 	movw	r1, #4760	; 0x1298
 800514c:	4809      	ldr	r0, [pc, #36]	; (8005174 <TIM_OC2_SetConfig+0x98>)
 800514e:	f7fc feea 	bl	8001f26 <assert_failed>
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8005152:	697b      	ldr	r3, [r7, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8005154:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005156:	f428 6840 	bic.w	r8, r8, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800515a:	4313      	orrs	r3, r2
 800515c:	ea48 0883 	orr.w	r8, r8, r3, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 8005160:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 8005162:	f8c5 8004 	str.w	r8, [r5, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005166:	61ae      	str	r6, [r5, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8005168:	63ab      	str	r3, [r5, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800516a:	622c      	str	r4, [r5, #32]
 800516c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005170:	40012c00 	.word	0x40012c00
 8005174:	08006881 	.word	0x08006881

08005178 <HAL_TIM_OC_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel));
 8005178:	2a18      	cmp	r2, #24
{
 800517a:	b570      	push	{r4, r5, r6, lr}
 800517c:	4604      	mov	r4, r0
 800517e:	460d      	mov	r5, r1
 8005180:	4616      	mov	r6, r2
  assert_param(IS_TIM_CHANNELS(Channel));
 8005182:	d803      	bhi.n	800518c <HAL_TIM_OC_ConfigChannel+0x14>
 8005184:	4b4e      	ldr	r3, [pc, #312]	; (80052c0 <HAL_TIM_OC_ConfigChannel+0x148>)
 8005186:	40d3      	lsrs	r3, r2
 8005188:	07db      	lsls	r3, r3, #31
 800518a:	d404      	bmi.n	8005196 <HAL_TIM_OC_ConfigChannel+0x1e>
 800518c:	f44f 6139 	mov.w	r1, #2960	; 0xb90
 8005190:	484c      	ldr	r0, [pc, #304]	; (80052c4 <HAL_TIM_OC_ConfigChannel+0x14c>)
 8005192:	f7fc fec8 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
 8005196:	682b      	ldr	r3, [r5, #0]
 8005198:	f023 0210 	bic.w	r2, r3, #16
 800519c:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 80051a0:	d006      	beq.n	80051b0 <HAL_TIM_OC_ConfigChannel+0x38>
 80051a2:	2a40      	cmp	r2, #64	; 0x40
 80051a4:	d004      	beq.n	80051b0 <HAL_TIM_OC_ConfigChannel+0x38>
 80051a6:	f640 3191 	movw	r1, #2961	; 0xb91
 80051aa:	4846      	ldr	r0, [pc, #280]	; (80052c4 <HAL_TIM_OC_ConfigChannel+0x14c>)
 80051ac:	f7fc febb 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 80051b0:	68ab      	ldr	r3, [r5, #8]
 80051b2:	f033 0302 	bics.w	r3, r3, #2
 80051b6:	d004      	beq.n	80051c2 <HAL_TIM_OC_ConfigChannel+0x4a>
 80051b8:	f640 3192 	movw	r1, #2962	; 0xb92
 80051bc:	4841      	ldr	r0, [pc, #260]	; (80052c4 <HAL_TIM_OC_ConfigChannel+0x14c>)
 80051be:	f7fc feb2 	bl	8001f26 <assert_failed>
  __HAL_LOCK(htim);
 80051c2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80051c6:	2002      	movs	r0, #2
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d02d      	beq.n	8005228 <HAL_TIM_OC_ConfigChannel+0xb0>
 80051cc:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80051ce:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 80051d2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 80051d6:	2e0c      	cmp	r6, #12
 80051d8:	d820      	bhi.n	800521c <HAL_TIM_OC_ConfigChannel+0xa4>
 80051da:	e8df f006 	tbb	[pc, r6]
 80051de:	1f07      	.short	0x1f07
 80051e0:	1f261f1f 	.word	0x1f261f1f
 80051e4:	1f3f1f1f 	.word	0x1f3f1f1f
 80051e8:	1f1f      	.short	0x1f1f
 80051ea:	58          	.byte	0x58
 80051eb:	00          	.byte	0x00
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80051ec:	6823      	ldr	r3, [r4, #0]
 80051ee:	4a36      	ldr	r2, [pc, #216]	; (80052c8 <HAL_TIM_OC_ConfigChannel+0x150>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d00f      	beq.n	8005214 <HAL_TIM_OC_ConfigChannel+0x9c>
 80051f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051f8:	d00c      	beq.n	8005214 <HAL_TIM_OC_ConfigChannel+0x9c>
 80051fa:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80051fe:	4293      	cmp	r3, r2
 8005200:	d008      	beq.n	8005214 <HAL_TIM_OC_ConfigChannel+0x9c>
 8005202:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005206:	4293      	cmp	r3, r2
 8005208:	d004      	beq.n	8005214 <HAL_TIM_OC_ConfigChannel+0x9c>
 800520a:	f640 319d 	movw	r1, #2973	; 0xb9d
 800520e:	482d      	ldr	r0, [pc, #180]	; (80052c4 <HAL_TIM_OC_ConfigChannel+0x14c>)
 8005210:	f7fc fe89 	bl	8001f26 <assert_failed>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005214:	4629      	mov	r1, r5
 8005216:	6820      	ldr	r0, [r4, #0]
 8005218:	f7ff fa3e 	bl	8004698 <TIM_OC1_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800521c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800521e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005220:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005224:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8005228:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800522a:	6823      	ldr	r3, [r4, #0]
 800522c:	4a26      	ldr	r2, [pc, #152]	; (80052c8 <HAL_TIM_OC_ConfigChannel+0x150>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d00f      	beq.n	8005252 <HAL_TIM_OC_ConfigChannel+0xda>
 8005232:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005236:	d00c      	beq.n	8005252 <HAL_TIM_OC_ConfigChannel+0xda>
 8005238:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800523c:	4293      	cmp	r3, r2
 800523e:	d008      	beq.n	8005252 <HAL_TIM_OC_ConfigChannel+0xda>
 8005240:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005244:	4293      	cmp	r3, r2
 8005246:	d004      	beq.n	8005252 <HAL_TIM_OC_ConfigChannel+0xda>
 8005248:	f640 31a5 	movw	r1, #2981	; 0xba5
 800524c:	481d      	ldr	r0, [pc, #116]	; (80052c4 <HAL_TIM_OC_ConfigChannel+0x14c>)
 800524e:	f7fc fe6a 	bl	8001f26 <assert_failed>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005252:	4629      	mov	r1, r5
 8005254:	6820      	ldr	r0, [r4, #0]
 8005256:	f7ff ff41 	bl	80050dc <TIM_OC2_SetConfig>
    break;
 800525a:	e7df      	b.n	800521c <HAL_TIM_OC_ConfigChannel+0xa4>
       assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800525c:	6823      	ldr	r3, [r4, #0]
 800525e:	4a1a      	ldr	r2, [pc, #104]	; (80052c8 <HAL_TIM_OC_ConfigChannel+0x150>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d00f      	beq.n	8005284 <HAL_TIM_OC_ConfigChannel+0x10c>
 8005264:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005268:	d00c      	beq.n	8005284 <HAL_TIM_OC_ConfigChannel+0x10c>
 800526a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800526e:	4293      	cmp	r3, r2
 8005270:	d008      	beq.n	8005284 <HAL_TIM_OC_ConfigChannel+0x10c>
 8005272:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005276:	4293      	cmp	r3, r2
 8005278:	d004      	beq.n	8005284 <HAL_TIM_OC_ConfigChannel+0x10c>
 800527a:	f640 31ad 	movw	r1, #2989	; 0xbad
 800527e:	4811      	ldr	r0, [pc, #68]	; (80052c4 <HAL_TIM_OC_ConfigChannel+0x14c>)
 8005280:	f7fc fe51 	bl	8001f26 <assert_failed>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005284:	4629      	mov	r1, r5
 8005286:	6820      	ldr	r0, [r4, #0]
 8005288:	f7ff fa52 	bl	8004730 <TIM_OC3_SetConfig>
    break;
 800528c:	e7c6      	b.n	800521c <HAL_TIM_OC_ConfigChannel+0xa4>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800528e:	6823      	ldr	r3, [r4, #0]
 8005290:	4a0d      	ldr	r2, [pc, #52]	; (80052c8 <HAL_TIM_OC_ConfigChannel+0x150>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d00f      	beq.n	80052b6 <HAL_TIM_OC_ConfigChannel+0x13e>
 8005296:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800529a:	d00c      	beq.n	80052b6 <HAL_TIM_OC_ConfigChannel+0x13e>
 800529c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d008      	beq.n	80052b6 <HAL_TIM_OC_ConfigChannel+0x13e>
 80052a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d004      	beq.n	80052b6 <HAL_TIM_OC_ConfigChannel+0x13e>
 80052ac:	f640 31b5 	movw	r1, #2997	; 0xbb5
 80052b0:	4804      	ldr	r0, [pc, #16]	; (80052c4 <HAL_TIM_OC_ConfigChannel+0x14c>)
 80052b2:	f7fc fe38 	bl	8001f26 <assert_failed>
       TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052b6:	4629      	mov	r1, r5
 80052b8:	6820      	ldr	r0, [r4, #0]
 80052ba:	f7ff fa87 	bl	80047cc <TIM_OC4_SetConfig>
    break;
 80052be:	e7ad      	b.n	800521c <HAL_TIM_OC_ConfigChannel+0xa4>
 80052c0:	01001111 	.word	0x01001111
 80052c4:	08006881 	.word	0x08006881
 80052c8:	40012c00 	.word	0x40012c00

080052cc <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 80052cc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80052d0:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80052d2:	2b01      	cmp	r3, #1
{
 80052d4:	4604      	mov	r4, r0
 80052d6:	460d      	mov	r5, r1
 80052d8:	4616      	mov	r6, r2
  __HAL_LOCK(htim);
 80052da:	f000 80d6 	beq.w	800548a <HAL_TIM_PWM_ConfigChannel+0x1be>
 80052de:	2301      	movs	r3, #1
  assert_param(IS_TIM_CHANNELS(Channel));
 80052e0:	2a18      	cmp	r2, #24
  __HAL_LOCK(htim);
 80052e2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
 80052e6:	d803      	bhi.n	80052f0 <HAL_TIM_PWM_ConfigChannel+0x24>
 80052e8:	4b69      	ldr	r3, [pc, #420]	; (8005490 <HAL_TIM_PWM_ConfigChannel+0x1c4>)
 80052ea:	40d3      	lsrs	r3, r2
 80052ec:	07db      	lsls	r3, r3, #31
 80052ee:	d404      	bmi.n	80052fa <HAL_TIM_PWM_ConfigChannel+0x2e>
 80052f0:	f640 4137 	movw	r1, #3127	; 0xc37
 80052f4:	4867      	ldr	r0, [pc, #412]	; (8005494 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 80052f6:	f7fc fe16 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 80052fa:	682b      	ldr	r3, [r5, #0]
 80052fc:	f023 0310 	bic.w	r3, r3, #16
 8005300:	2b60      	cmp	r3, #96	; 0x60
 8005302:	d004      	beq.n	800530e <HAL_TIM_PWM_ConfigChannel+0x42>
 8005304:	f640 4138 	movw	r1, #3128	; 0xc38
 8005308:	4862      	ldr	r0, [pc, #392]	; (8005494 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 800530a:	f7fc fe0c 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800530e:	68ab      	ldr	r3, [r5, #8]
 8005310:	f033 0302 	bics.w	r3, r3, #2
 8005314:	d004      	beq.n	8005320 <HAL_TIM_PWM_ConfigChannel+0x54>
 8005316:	f640 4139 	movw	r1, #3129	; 0xc39
 800531a:	485e      	ldr	r0, [pc, #376]	; (8005494 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 800531c:	f7fc fe03 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8005320:	692b      	ldr	r3, [r5, #16]
 8005322:	f033 0304 	bics.w	r3, r3, #4
 8005326:	d004      	beq.n	8005332 <HAL_TIM_PWM_ConfigChannel+0x66>
 8005328:	f640 413a 	movw	r1, #3130	; 0xc3a
 800532c:	4859      	ldr	r0, [pc, #356]	; (8005494 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 800532e:	f7fc fdfa 	bl	8001f26 <assert_failed>
  htim->State = HAL_TIM_STATE_BUSY;
 8005332:	2302      	movs	r3, #2
 8005334:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  switch (Channel)
 8005338:	2e0c      	cmp	r6, #12
 800533a:	d82d      	bhi.n	8005398 <HAL_TIM_PWM_ConfigChannel+0xcc>
 800533c:	e8df f006 	tbb	[pc, r6]
 8005340:	2c2c2c07 	.word	0x2c2c2c07
 8005344:	2c2c2c33 	.word	0x2c2c2c33
 8005348:	2c2c2c59 	.word	0x2c2c2c59
 800534c:	7f          	.byte	0x7f
 800534d:	00          	.byte	0x00
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800534e:	6823      	ldr	r3, [r4, #0]
 8005350:	4a51      	ldr	r2, [pc, #324]	; (8005498 <HAL_TIM_PWM_ConfigChannel+0x1cc>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d00f      	beq.n	8005376 <HAL_TIM_PWM_ConfigChannel+0xaa>
 8005356:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800535a:	d00c      	beq.n	8005376 <HAL_TIM_PWM_ConfigChannel+0xaa>
 800535c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005360:	4293      	cmp	r3, r2
 8005362:	d008      	beq.n	8005376 <HAL_TIM_PWM_ConfigChannel+0xaa>
 8005364:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005368:	4293      	cmp	r3, r2
 800536a:	d004      	beq.n	8005376 <HAL_TIM_PWM_ConfigChannel+0xaa>
 800536c:	f640 4142 	movw	r1, #3138	; 0xc42
 8005370:	4848      	ldr	r0, [pc, #288]	; (8005494 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8005372:	f7fc fdd8 	bl	8001f26 <assert_failed>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005376:	4629      	mov	r1, r5
 8005378:	6820      	ldr	r0, [r4, #0]
 800537a:	f7ff f98d 	bl	8004698 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800537e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005380:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005382:	699a      	ldr	r2, [r3, #24]
 8005384:	f042 0208 	orr.w	r2, r2, #8
 8005388:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800538a:	699a      	ldr	r2, [r3, #24]
 800538c:	f022 0204 	bic.w	r2, r2, #4
 8005390:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005392:	699a      	ldr	r2, [r3, #24]
 8005394:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8005396:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8005398:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800539a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800539c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80053a0:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80053a4:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 80053a6:	6823      	ldr	r3, [r4, #0]
 80053a8:	4a3b      	ldr	r2, [pc, #236]	; (8005498 <HAL_TIM_PWM_ConfigChannel+0x1cc>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d00f      	beq.n	80053ce <HAL_TIM_PWM_ConfigChannel+0x102>
 80053ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053b2:	d00c      	beq.n	80053ce <HAL_TIM_PWM_ConfigChannel+0x102>
 80053b4:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d008      	beq.n	80053ce <HAL_TIM_PWM_ConfigChannel+0x102>
 80053bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d004      	beq.n	80053ce <HAL_TIM_PWM_ConfigChannel+0x102>
 80053c4:	f640 4151 	movw	r1, #3153	; 0xc51
 80053c8:	4832      	ldr	r0, [pc, #200]	; (8005494 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 80053ca:	f7fc fdac 	bl	8001f26 <assert_failed>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80053ce:	4629      	mov	r1, r5
 80053d0:	6820      	ldr	r0, [r4, #0]
 80053d2:	f7ff fe83 	bl	80050dc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80053d6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80053d8:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80053da:	699a      	ldr	r2, [r3, #24]
 80053dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053e0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80053e2:	699a      	ldr	r2, [r3, #24]
 80053e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053e8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80053ea:	699a      	ldr	r2, [r3, #24]
 80053ec:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80053f0:	e7d1      	b.n	8005396 <HAL_TIM_PWM_ConfigChannel+0xca>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 80053f2:	6823      	ldr	r3, [r4, #0]
 80053f4:	4a28      	ldr	r2, [pc, #160]	; (8005498 <HAL_TIM_PWM_ConfigChannel+0x1cc>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d00f      	beq.n	800541a <HAL_TIM_PWM_ConfigChannel+0x14e>
 80053fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053fe:	d00c      	beq.n	800541a <HAL_TIM_PWM_ConfigChannel+0x14e>
 8005400:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005404:	4293      	cmp	r3, r2
 8005406:	d008      	beq.n	800541a <HAL_TIM_PWM_ConfigChannel+0x14e>
 8005408:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800540c:	4293      	cmp	r3, r2
 800540e:	d004      	beq.n	800541a <HAL_TIM_PWM_ConfigChannel+0x14e>
 8005410:	f44f 6146 	mov.w	r1, #3168	; 0xc60
 8005414:	481f      	ldr	r0, [pc, #124]	; (8005494 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8005416:	f7fc fd86 	bl	8001f26 <assert_failed>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800541a:	4629      	mov	r1, r5
 800541c:	6820      	ldr	r0, [r4, #0]
 800541e:	f7ff f987 	bl	8004730 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005422:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005424:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005426:	69da      	ldr	r2, [r3, #28]
 8005428:	f042 0208 	orr.w	r2, r2, #8
 800542c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800542e:	69da      	ldr	r2, [r3, #28]
 8005430:	f022 0204 	bic.w	r2, r2, #4
 8005434:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005436:	69da      	ldr	r2, [r3, #28]
 8005438:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800543a:	61da      	str	r2, [r3, #28]
    break;
 800543c:	e7ac      	b.n	8005398 <HAL_TIM_PWM_ConfigChannel+0xcc>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800543e:	6823      	ldr	r3, [r4, #0]
 8005440:	4a15      	ldr	r2, [pc, #84]	; (8005498 <HAL_TIM_PWM_ConfigChannel+0x1cc>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d00f      	beq.n	8005466 <HAL_TIM_PWM_ConfigChannel+0x19a>
 8005446:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800544a:	d00c      	beq.n	8005466 <HAL_TIM_PWM_ConfigChannel+0x19a>
 800544c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005450:	4293      	cmp	r3, r2
 8005452:	d008      	beq.n	8005466 <HAL_TIM_PWM_ConfigChannel+0x19a>
 8005454:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005458:	4293      	cmp	r3, r2
 800545a:	d004      	beq.n	8005466 <HAL_TIM_PWM_ConfigChannel+0x19a>
 800545c:	f640 416f 	movw	r1, #3183	; 0xc6f
 8005460:	480c      	ldr	r0, [pc, #48]	; (8005494 <HAL_TIM_PWM_ConfigChannel+0x1c8>)
 8005462:	f7fc fd60 	bl	8001f26 <assert_failed>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005466:	4629      	mov	r1, r5
 8005468:	6820      	ldr	r0, [r4, #0]
 800546a:	f7ff f9af 	bl	80047cc <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800546e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8005470:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005472:	69da      	ldr	r2, [r3, #28]
 8005474:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005478:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800547a:	69da      	ldr	r2, [r3, #28]
 800547c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005480:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8005482:	69da      	ldr	r2, [r3, #28]
 8005484:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005488:	e7d7      	b.n	800543a <HAL_TIM_PWM_ConfigChannel+0x16e>
  __HAL_LOCK(htim);
 800548a:	2002      	movs	r0, #2
}
 800548c:	bd70      	pop	{r4, r5, r6, pc}
 800548e:	bf00      	nop
 8005490:	01001111 	.word	0x01001111
 8005494:	08006881 	.word	0x08006881
 8005498:	40012c00 	.word	0x40012c00

0800549c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800549c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmpbdtr = 0U;

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800549e:	6802      	ldr	r2, [r0, #0]
 80054a0:	4b36      	ldr	r3, [pc, #216]	; (800557c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>)
{
 80054a2:	4604      	mov	r4, r0
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 80054a4:	429a      	cmp	r2, r3
{
 80054a6:	460d      	mov	r5, r1
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 80054a8:	d004      	beq.n	80054b4 <HAL_TIMEx_ConfigBreakDeadTime+0x18>
 80054aa:	f44f 61c1 	mov.w	r1, #1544	; 0x608
 80054ae:	4834      	ldr	r0, [pc, #208]	; (8005580 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>)
 80054b0:	f7fc fd39 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 80054b4:	682b      	ldr	r3, [r5, #0]
 80054b6:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 80054ba:	d004      	beq.n	80054c6 <HAL_TIMEx_ConfigBreakDeadTime+0x2a>
 80054bc:	f240 6109 	movw	r1, #1545	; 0x609
 80054c0:	482f      	ldr	r0, [pc, #188]	; (8005580 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>)
 80054c2:	f7fc fd30 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 80054c6:	686b      	ldr	r3, [r5, #4]
 80054c8:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 80054cc:	d004      	beq.n	80054d8 <HAL_TIMEx_ConfigBreakDeadTime+0x3c>
 80054ce:	f240 610a 	movw	r1, #1546	; 0x60a
 80054d2:	482b      	ldr	r0, [pc, #172]	; (8005580 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>)
 80054d4:	f7fc fd27 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 80054d8:	68ab      	ldr	r3, [r5, #8]
 80054da:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 80054de:	d004      	beq.n	80054ea <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 80054e0:	f240 610b 	movw	r1, #1547	; 0x60b
 80054e4:	4826      	ldr	r0, [pc, #152]	; (8005580 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>)
 80054e6:	f7fc fd1e 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 80054ea:	68eb      	ldr	r3, [r5, #12]
 80054ec:	2bff      	cmp	r3, #255	; 0xff
 80054ee:	d904      	bls.n	80054fa <HAL_TIMEx_ConfigBreakDeadTime+0x5e>
 80054f0:	f240 610c 	movw	r1, #1548	; 0x60c
 80054f4:	4822      	ldr	r0, [pc, #136]	; (8005580 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>)
 80054f6:	f7fc fd16 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 80054fa:	692b      	ldr	r3, [r5, #16]
 80054fc:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8005500:	d004      	beq.n	800550c <HAL_TIMEx_ConfigBreakDeadTime+0x70>
 8005502:	f240 610d 	movw	r1, #1549	; 0x60d
 8005506:	481e      	ldr	r0, [pc, #120]	; (8005580 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>)
 8005508:	f7fc fd0d 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800550c:	696b      	ldr	r3, [r5, #20]
 800550e:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8005512:	d004      	beq.n	800551e <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 8005514:	f240 610e 	movw	r1, #1550	; 0x60e
 8005518:	4819      	ldr	r0, [pc, #100]	; (8005580 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>)
 800551a:	f7fc fd04 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800551e:	69ab      	ldr	r3, [r5, #24]
 8005520:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8005524:	d004      	beq.n	8005530 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 8005526:	f240 610f 	movw	r1, #1551	; 0x60f
 800552a:	4815      	ldr	r0, [pc, #84]	; (8005580 <HAL_TIMEx_ConfigBreakDeadTime+0xe4>)
 800552c:	f7fc fcfb 	bl	8001f26 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8005530:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8005534:	2b01      	cmp	r3, #1
 8005536:	d01e      	beq.n	8005576 <HAL_TIMEx_ConfigBreakDeadTime+0xda>
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8005538:	2000      	movs	r0, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800553a:	68eb      	ldr	r3, [r5, #12]
 800553c:	68aa      	ldr	r2, [r5, #8]
 800553e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005542:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005544:	686a      	ldr	r2, [r5, #4]
 8005546:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800554a:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800554c:	682a      	ldr	r2, [r5, #0]
 800554e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005552:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005554:	692a      	ldr	r2, [r5, #16]
 8005556:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800555a:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800555c:	696a      	ldr	r2, [r5, #20]
 800555e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005562:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005564:	69aa      	ldr	r2, [r5, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005566:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800556a:	4313      	orrs	r3, r2
  htim->Instance->BDTR = tmpbdtr;
 800556c:	6822      	ldr	r2, [r4, #0]
 800556e:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8005570:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
 8005574:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8005576:	2002      	movs	r0, #2
}
 8005578:	bd38      	pop	{r3, r4, r5, pc}
 800557a:	bf00      	nop
 800557c:	40012c00 	.word	0x40012c00
 8005580:	080068b9 	.word	0x080068b9

08005584 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8005584:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8005586:	4a24      	ldr	r2, [pc, #144]	; (8005618 <HAL_TIMEx_MasterConfigSynchronization+0x94>)
 8005588:	6803      	ldr	r3, [r0, #0]
{
 800558a:	4604      	mov	r4, r0
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800558c:	4293      	cmp	r3, r2
{
 800558e:	460d      	mov	r5, r1
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8005590:	d00f      	beq.n	80055b2 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
 8005592:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005596:	d00c      	beq.n	80055b2 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
 8005598:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800559c:	4293      	cmp	r3, r2
 800559e:	d008      	beq.n	80055b2 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
 80055a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d004      	beq.n	80055b2 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
 80055a8:	f44f 61c7 	mov.w	r1, #1592	; 0x638
 80055ac:	481b      	ldr	r0, [pc, #108]	; (800561c <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 80055ae:	f7fc fcba 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 80055b2:	682b      	ldr	r3, [r5, #0]
 80055b4:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 80055b8:	d006      	beq.n	80055c8 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 80055ba:	2b40      	cmp	r3, #64	; 0x40
 80055bc:	d004      	beq.n	80055c8 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 80055be:	f240 6139 	movw	r1, #1593	; 0x639
 80055c2:	4816      	ldr	r0, [pc, #88]	; (800561c <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 80055c4:	f7fc fcaf 	bl	8001f26 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80055c8:	686b      	ldr	r3, [r5, #4]
 80055ca:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80055ce:	d004      	beq.n	80055da <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80055d0:	f240 613a 	movw	r1, #1594	; 0x63a
 80055d4:	4811      	ldr	r0, [pc, #68]	; (800561c <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 80055d6:	f7fc fca6 	bl	8001f26 <assert_failed>

  __HAL_LOCK(htim);
 80055da:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80055de:	2002      	movs	r0, #2
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d018      	beq.n	8005616 <HAL_TIMEx_MasterConfigSynchronization+0x92>

  htim->State = HAL_TIM_STATE_BUSY;

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80055e4:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80055e6:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80055ea:	685a      	ldr	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80055ec:	6829      	ldr	r1, [r5, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80055ee:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80055f2:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80055f4:	685a      	ldr	r2, [r3, #4]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80055f6:	2000      	movs	r0, #0
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80055f8:	430a      	orrs	r2, r1
 80055fa:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80055fc:	689a      	ldr	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80055fe:	6869      	ldr	r1, [r5, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8005600:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005604:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8005606:	689a      	ldr	r2, [r3, #8]
 8005608:	430a      	orrs	r2, r1
 800560a:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 800560c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800560e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_READY;
 8005612:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  return HAL_OK;
}
 8005616:	bd38      	pop	{r3, r4, r5, pc}
 8005618:	40012c00 	.word	0x40012c00
 800561c:	080068b9 	.word	0x080068b9

08005620 <HAL_TIMEx_CommutationCallback>:
 8005620:	4770      	bx	lr

08005622 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005622:	4770      	bx	lr

08005624 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005624:	6803      	ldr	r3, [r0, #0]
 8005626:	68da      	ldr	r2, [r3, #12]
 8005628:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800562c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800562e:	695a      	ldr	r2, [r3, #20]
 8005630:	f022 0201 	bic.w	r2, r2, #1
 8005634:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005636:	2320      	movs	r3, #32
 8005638:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 800563c:	4770      	bx	lr
	...

08005640 <UART_SetConfig>:
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
  uint32_t tmpreg = 0x00U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8005640:	6842      	ldr	r2, [r0, #4]
 8005642:	4b65      	ldr	r3, [pc, #404]	; (80057d8 <UART_SetConfig+0x198>)
{
 8005644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8005648:	429a      	cmp	r2, r3
{
 800564a:	4681      	mov	r9, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800564c:	d904      	bls.n	8005658 <UART_SetConfig+0x18>
 800564e:	f640 11a7 	movw	r1, #2471	; 0x9a7
 8005652:	4862      	ldr	r0, [pc, #392]	; (80057dc <UART_SetConfig+0x19c>)
 8005654:	f7fc fc67 	bl	8001f26 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8005658:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800565c:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 8005660:	d004      	beq.n	800566c <UART_SetConfig+0x2c>
 8005662:	f640 11a8 	movw	r1, #2472	; 0x9a8
 8005666:	485d      	ldr	r0, [pc, #372]	; (80057dc <UART_SetConfig+0x19c>)
 8005668:	f7fc fc5d 	bl	8001f26 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800566c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005670:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8005674:	d007      	beq.n	8005686 <UART_SetConfig+0x46>
 8005676:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800567a:	d004      	beq.n	8005686 <UART_SetConfig+0x46>
 800567c:	f640 11a9 	movw	r1, #2473	; 0x9a9
 8005680:	4856      	ldr	r0, [pc, #344]	; (80057dc <UART_SetConfig+0x19c>)
 8005682:	f7fc fc50 	bl	8001f26 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8005686:	f64f 72f3 	movw	r2, #65523	; 0xfff3
 800568a:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800568e:	4213      	tst	r3, r2
 8005690:	d100      	bne.n	8005694 <UART_SetConfig+0x54>
 8005692:	b923      	cbnz	r3, 800569e <UART_SetConfig+0x5e>
 8005694:	f640 11aa 	movw	r1, #2474	; 0x9aa
 8005698:	4850      	ldr	r0, [pc, #320]	; (80057dc <UART_SetConfig+0x19c>)
 800569a:	f7fc fc44 	bl	8001f26 <assert_failed>

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800569e:	f8d9 5000 	ldr.w	r5, [r9]
 80056a2:	f8d9 200c 	ldr.w	r2, [r9, #12]
 80056a6:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80056a8:	f8d9 1010 	ldr.w	r1, [r9, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056ac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80056b0:	4313      	orrs	r3, r2
 80056b2:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80056b4:	f8d9 3008 	ldr.w	r3, [r9, #8]
  MODIFY_REG(huart->Instance->CR1, 
 80056b8:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80056ba:	430b      	orrs	r3, r1
 80056bc:	f8d9 1014 	ldr.w	r1, [r9, #20]
  MODIFY_REG(huart->Instance->CR1, 
 80056c0:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 80056c4:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80056c8:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 80056ca:	4313      	orrs	r3, r2
 80056cc:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80056ce:	696b      	ldr	r3, [r5, #20]
 80056d0:	f8d9 2018 	ldr.w	r2, [r9, #24]
 80056d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056d8:	4313      	orrs	r3, r2
 80056da:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80056dc:	4b40      	ldr	r3, [pc, #256]	; (80057e0 <UART_SetConfig+0x1a0>)
 80056de:	2419      	movs	r4, #25
 80056e0:	429d      	cmp	r5, r3
 80056e2:	d146      	bne.n	8005772 <UART_SetConfig+0x132>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80056e4:	f7fe ff2c 	bl	8004540 <HAL_RCC_GetPCLK2Freq>
 80056e8:	fb04 f300 	mul.w	r3, r4, r0
 80056ec:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80056f0:	f04f 0864 	mov.w	r8, #100	; 0x64
 80056f4:	00b6      	lsls	r6, r6, #2
 80056f6:	fbb3 f3f6 	udiv	r3, r3, r6
 80056fa:	fbb3 f3f8 	udiv	r3, r3, r8
 80056fe:	011e      	lsls	r6, r3, #4
 8005700:	f7fe ff1e 	bl	8004540 <HAL_RCC_GetPCLK2Freq>
 8005704:	4360      	muls	r0, r4
 8005706:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	fbb0 f7f3 	udiv	r7, r0, r3
 8005710:	f7fe ff16 	bl	8004540 <HAL_RCC_GetPCLK2Freq>
 8005714:	4360      	muls	r0, r4
 8005716:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005720:	fbb3 f3f8 	udiv	r3, r3, r8
 8005724:	fb08 7313 	mls	r3, r8, r3, r7
 8005728:	011b      	lsls	r3, r3, #4
 800572a:	3332      	adds	r3, #50	; 0x32
 800572c:	fbb3 f3f8 	udiv	r3, r3, r8
 8005730:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8005734:	f7fe ff04 	bl	8004540 <HAL_RCC_GetPCLK2Freq>
 8005738:	4360      	muls	r0, r4
 800573a:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800573e:	0092      	lsls	r2, r2, #2
 8005740:	fbb0 faf2 	udiv	sl, r0, r2
 8005744:	f7fe fefc 	bl	8004540 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005748:	4360      	muls	r0, r4
 800574a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800574e:	009b      	lsls	r3, r3, #2
 8005750:	fbb0 f3f3 	udiv	r3, r0, r3
 8005754:	fbb3 f3f8 	udiv	r3, r3, r8
 8005758:	fb08 a313 	mls	r3, r8, r3, sl
 800575c:	011b      	lsls	r3, r3, #4
 800575e:	3332      	adds	r3, #50	; 0x32
 8005760:	fbb3 f3f8 	udiv	r3, r3, r8
 8005764:	f003 030f 	and.w	r3, r3, #15
 8005768:	433b      	orrs	r3, r7
 800576a:	4433      	add	r3, r6
 800576c:	60ab      	str	r3, [r5, #8]
 800576e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005772:	f7fe fed5 	bl	8004520 <HAL_RCC_GetPCLK1Freq>
 8005776:	fb04 f300 	mul.w	r3, r4, r0
 800577a:	f8d9 6004 	ldr.w	r6, [r9, #4]
 800577e:	f04f 0864 	mov.w	r8, #100	; 0x64
 8005782:	00b6      	lsls	r6, r6, #2
 8005784:	fbb3 f3f6 	udiv	r3, r3, r6
 8005788:	fbb3 f3f8 	udiv	r3, r3, r8
 800578c:	011e      	lsls	r6, r3, #4
 800578e:	f7fe fec7 	bl	8004520 <HAL_RCC_GetPCLK1Freq>
 8005792:	4360      	muls	r0, r4
 8005794:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005798:	009b      	lsls	r3, r3, #2
 800579a:	fbb0 f7f3 	udiv	r7, r0, r3
 800579e:	f7fe febf 	bl	8004520 <HAL_RCC_GetPCLK1Freq>
 80057a2:	4360      	muls	r0, r4
 80057a4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80057ae:	fbb3 f3f8 	udiv	r3, r3, r8
 80057b2:	fb08 7313 	mls	r3, r8, r3, r7
 80057b6:	011b      	lsls	r3, r3, #4
 80057b8:	3332      	adds	r3, #50	; 0x32
 80057ba:	fbb3 f3f8 	udiv	r3, r3, r8
 80057be:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80057c2:	f7fe fead 	bl	8004520 <HAL_RCC_GetPCLK1Freq>
 80057c6:	4360      	muls	r0, r4
 80057c8:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80057cc:	0092      	lsls	r2, r2, #2
 80057ce:	fbb0 faf2 	udiv	sl, r0, r2
 80057d2:	f7fe fea5 	bl	8004520 <HAL_RCC_GetPCLK1Freq>
 80057d6:	e7b7      	b.n	8005748 <UART_SetConfig+0x108>
 80057d8:	0044aa20 	.word	0x0044aa20
 80057dc:	080068f4 	.word	0x080068f4
 80057e0:	40013800 	.word	0x40013800

080057e4 <HAL_UART_Init>:
{
 80057e4:	b510      	push	{r4, lr}
  if(huart == NULL)
 80057e6:	4604      	mov	r4, r0
 80057e8:	2800      	cmp	r0, #0
 80057ea:	d05b      	beq.n	80058a4 <HAL_UART_Init+0xc0>
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80057ec:	6981      	ldr	r1, [r0, #24]
 80057ee:	6803      	ldr	r3, [r0, #0]
 80057f0:	4a2d      	ldr	r2, [pc, #180]	; (80058a8 <HAL_UART_Init+0xc4>)
 80057f2:	2900      	cmp	r1, #0
 80057f4:	d04a      	beq.n	800588c <HAL_UART_Init+0xa8>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d00c      	beq.n	8005814 <HAL_UART_Init+0x30>
 80057fa:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 80057fe:	4293      	cmp	r3, r2
 8005800:	d008      	beq.n	8005814 <HAL_UART_Init+0x30>
 8005802:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005806:	4293      	cmp	r3, r2
 8005808:	d004      	beq.n	8005814 <HAL_UART_Init+0x30>
 800580a:	f240 110f 	movw	r1, #271	; 0x10f
 800580e:	4827      	ldr	r0, [pc, #156]	; (80058ac <HAL_UART_Init+0xc8>)
 8005810:	f7fc fb89 	bl	8001f26 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8005814:	69a3      	ldr	r3, [r4, #24]
 8005816:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800581a:	d004      	beq.n	8005826 <HAL_UART_Init+0x42>
 800581c:	f44f 7188 	mov.w	r1, #272	; 0x110
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8005820:	4822      	ldr	r0, [pc, #136]	; (80058ac <HAL_UART_Init+0xc8>)
 8005822:	f7fc fb80 	bl	8001f26 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8005826:	68a3      	ldr	r3, [r4, #8]
 8005828:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 800582c:	d004      	beq.n	8005838 <HAL_UART_Init+0x54>
 800582e:	f44f 718b 	mov.w	r1, #278	; 0x116
 8005832:	481e      	ldr	r0, [pc, #120]	; (80058ac <HAL_UART_Init+0xc8>)
 8005834:	f7fc fb77 	bl	8001f26 <assert_failed>
  if(huart->gState == HAL_UART_STATE_RESET)
 8005838:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800583c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005840:	b923      	cbnz	r3, 800584c <HAL_UART_Init+0x68>
    huart->Lock = HAL_UNLOCKED;
 8005842:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8005846:	4620      	mov	r0, r4
 8005848:	f7fd f88a 	bl	8002960 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800584c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800584e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8005850:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8005854:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8005856:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8005858:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800585c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800585e:	f7ff feef 	bl	8005640 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005862:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005864:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005866:	691a      	ldr	r2, [r3, #16]
 8005868:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800586c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800586e:	695a      	ldr	r2, [r3, #20]
 8005870:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005874:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8005876:	68da      	ldr	r2, [r3, #12]
 8005878:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800587c:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 800587e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005880:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8005882:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8005886:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800588a:	bd10      	pop	{r4, pc}
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800588c:	4293      	cmp	r3, r2
 800588e:	d0ca      	beq.n	8005826 <HAL_UART_Init+0x42>
 8005890:	4a07      	ldr	r2, [pc, #28]	; (80058b0 <HAL_UART_Init+0xcc>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d0c7      	beq.n	8005826 <HAL_UART_Init+0x42>
 8005896:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800589a:	4293      	cmp	r3, r2
 800589c:	d0c3      	beq.n	8005826 <HAL_UART_Init+0x42>
 800589e:	f44f 718a 	mov.w	r1, #276	; 0x114
 80058a2:	e7bd      	b.n	8005820 <HAL_UART_Init+0x3c>
    return HAL_ERROR;
 80058a4:	2001      	movs	r0, #1
}
 80058a6:	bd10      	pop	{r4, pc}
 80058a8:	40013800 	.word	0x40013800
 80058ac:	080068f4 	.word	0x080068f4
 80058b0:	40004400 	.word	0x40004400

080058b4 <HAL_UART_Transmit_DMA>:
{
 80058b4:	b538      	push	{r3, r4, r5, lr}
 80058b6:	4604      	mov	r4, r0
 80058b8:	4613      	mov	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 80058ba:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80058be:	2a20      	cmp	r2, #32
 80058c0:	d12a      	bne.n	8005918 <HAL_UART_Transmit_DMA+0x64>
    if((pData == NULL) || (Size == 0U))
 80058c2:	b339      	cbz	r1, 8005914 <HAL_UART_Transmit_DMA+0x60>
 80058c4:	b333      	cbz	r3, 8005914 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 80058c6:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80058ca:	2a01      	cmp	r2, #1
 80058cc:	d024      	beq.n	8005918 <HAL_UART_Transmit_DMA+0x64>
 80058ce:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058d0:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 80058d2:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80058d6:	2221      	movs	r2, #33	; 0x21
    huart->TxXferCount = Size;
 80058d8:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80058da:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058dc:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80058de:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80058e2:	4a0e      	ldr	r2, [pc, #56]	; (800591c <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 80058e4:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 80058e6:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80058e8:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80058ea:	4a0d      	ldr	r2, [pc, #52]	; (8005920 <HAL_UART_Transmit_DMA+0x6c>)
    huart->hdmatx->XferAbortCallback = NULL;
 80058ec:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80058ee:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80058f0:	4a0c      	ldr	r2, [pc, #48]	; (8005924 <HAL_UART_Transmit_DMA+0x70>)
 80058f2:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 80058f4:	6822      	ldr	r2, [r4, #0]
 80058f6:	3204      	adds	r2, #4
 80058f8:	f7fd fd78 	bl	80033ec <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80058fc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005900:	6823      	ldr	r3, [r4, #0]
    return HAL_OK;
 8005902:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8005904:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005906:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 8005908:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800590c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005910:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8005912:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8005914:	2001      	movs	r0, #1
 8005916:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 8005918:	2002      	movs	r0, #2
}
 800591a:	bd38      	pop	{r3, r4, r5, pc}
 800591c:	08005929 	.word	0x08005929
 8005920:	08005957 	.word	0x08005957
 8005924:	080059e1 	.word	0x080059e1

08005928 <UART_DMATransmitCplt>:
{
 8005928:	b508      	push	{r3, lr}
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800592a:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800592c:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f013 0320 	ands.w	r3, r3, #32
 8005934:	d10a      	bne.n	800594c <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0U;
 8005936:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005938:	6813      	ldr	r3, [r2, #0]
 800593a:	695a      	ldr	r2, [r3, #20]
 800593c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005940:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005942:	68da      	ldr	r2, [r3, #12]
 8005944:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005948:	60da      	str	r2, [r3, #12]
 800594a:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800594c:	4610      	mov	r0, r2
 800594e:	f7fb fbb7 	bl	80010c0 <HAL_UART_TxCpltCallback>
 8005952:	bd08      	pop	{r3, pc}

08005954 <HAL_UART_TxHalfCpltCallback>:
 8005954:	4770      	bx	lr

08005956 <UART_DMATxHalfCplt>:
{
 8005956:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8005958:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800595a:	f7ff fffb 	bl	8005954 <HAL_UART_TxHalfCpltCallback>
 800595e:	bd08      	pop	{r3, pc}

08005960 <HAL_UART_RxCpltCallback>:
 8005960:	4770      	bx	lr

08005962 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8005962:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8005966:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8005968:	2b22      	cmp	r3, #34	; 0x22
 800596a:	d136      	bne.n	80059da <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800596c:	6883      	ldr	r3, [r0, #8]
 800596e:	6901      	ldr	r1, [r0, #16]
 8005970:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005974:	6802      	ldr	r2, [r0, #0]
 8005976:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005978:	d123      	bne.n	80059c2 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800597a:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800597c:	b9e9      	cbnz	r1, 80059ba <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800597e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005982:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8005986:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8005988:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 800598a:	3c01      	subs	r4, #1
 800598c:	b2a4      	uxth	r4, r4
 800598e:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8005990:	b98c      	cbnz	r4, 80059b6 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005992:	6803      	ldr	r3, [r0, #0]
 8005994:	68da      	ldr	r2, [r3, #12]
 8005996:	f022 0220 	bic.w	r2, r2, #32
 800599a:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800599c:	68da      	ldr	r2, [r3, #12]
 800599e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059a2:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80059a4:	695a      	ldr	r2, [r3, #20]
 80059a6:	f022 0201 	bic.w	r2, r2, #1
 80059aa:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80059ac:	2320      	movs	r3, #32
 80059ae:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 80059b2:	f7ff ffd5 	bl	8005960 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 80059b6:	2000      	movs	r0, #0
}
 80059b8:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80059ba:	b2d2      	uxtb	r2, r2
 80059bc:	f823 2b01 	strh.w	r2, [r3], #1
 80059c0:	e7e1      	b.n	8005986 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 80059c2:	b921      	cbnz	r1, 80059ce <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80059c4:	1c59      	adds	r1, r3, #1
 80059c6:	6852      	ldr	r2, [r2, #4]
 80059c8:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80059ca:	701a      	strb	r2, [r3, #0]
 80059cc:	e7dc      	b.n	8005988 <UART_Receive_IT+0x26>
 80059ce:	6852      	ldr	r2, [r2, #4]
 80059d0:	1c59      	adds	r1, r3, #1
 80059d2:	6281      	str	r1, [r0, #40]	; 0x28
 80059d4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80059d8:	e7f7      	b.n	80059ca <UART_Receive_IT+0x68>
    return HAL_BUSY;
 80059da:	2002      	movs	r0, #2
 80059dc:	bd10      	pop	{r4, pc}

080059de <HAL_UART_ErrorCallback>:
 80059de:	4770      	bx	lr

080059e0 <UART_DMAError>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80059e0:	6a41      	ldr	r1, [r0, #36]	; 0x24
{
 80059e2:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80059e4:	680b      	ldr	r3, [r1, #0]
 80059e6:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80059e8:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 80059ec:	2821      	cmp	r0, #33	; 0x21
 80059ee:	d10a      	bne.n	8005a06 <UART_DMAError+0x26>
 80059f0:	0612      	lsls	r2, r2, #24
 80059f2:	d508      	bpl.n	8005a06 <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 80059f4:	2200      	movs	r2, #0
 80059f6:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80059f8:	68da      	ldr	r2, [r3, #12]
 80059fa:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80059fe:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8005a00:	2220      	movs	r2, #32
 8005a02:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8005a06:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005a08:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 8005a0c:	2a22      	cmp	r2, #34	; 0x22
 8005a0e:	d106      	bne.n	8005a1e <UART_DMAError+0x3e>
 8005a10:	065b      	lsls	r3, r3, #25
 8005a12:	d504      	bpl.n	8005a1e <UART_DMAError+0x3e>
    huart->RxXferCount = 0U;
 8005a14:	2300      	movs	r3, #0
    UART_EndRxTransfer(huart);
 8005a16:	4608      	mov	r0, r1
    huart->RxXferCount = 0U;
 8005a18:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005a1a:	f7ff fe03 	bl	8005624 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005a1e:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8005a20:	4608      	mov	r0, r1
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005a22:	f043 0310 	orr.w	r3, r3, #16
 8005a26:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8005a28:	f7ff ffd9 	bl	80059de <HAL_UART_ErrorCallback>
 8005a2c:	bd08      	pop	{r3, pc}
	...

08005a30 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005a30:	6803      	ldr	r3, [r0, #0]
{
 8005a32:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005a34:	681a      	ldr	r2, [r3, #0]
{
 8005a36:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8005a38:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a3a:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a3c:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8005a3e:	d107      	bne.n	8005a50 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a40:	0696      	lsls	r6, r2, #26
 8005a42:	d55a      	bpl.n	8005afa <HAL_UART_IRQHandler+0xca>
 8005a44:	068d      	lsls	r5, r1, #26
 8005a46:	d558      	bpl.n	8005afa <HAL_UART_IRQHandler+0xca>
}
 8005a48:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8005a4c:	f7ff bf89 	b.w	8005962 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005a50:	f015 0501 	ands.w	r5, r5, #1
 8005a54:	d102      	bne.n	8005a5c <HAL_UART_IRQHandler+0x2c>
 8005a56:	f411 7f90 	tst.w	r1, #288	; 0x120
 8005a5a:	d04e      	beq.n	8005afa <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005a5c:	07d3      	lsls	r3, r2, #31
 8005a5e:	d505      	bpl.n	8005a6c <HAL_UART_IRQHandler+0x3c>
 8005a60:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a62:	bf42      	ittt	mi
 8005a64:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8005a66:	f043 0301 	orrmi.w	r3, r3, #1
 8005a6a:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a6c:	0750      	lsls	r0, r2, #29
 8005a6e:	d504      	bpl.n	8005a7a <HAL_UART_IRQHandler+0x4a>
 8005a70:	b11d      	cbz	r5, 8005a7a <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a72:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005a74:	f043 0302 	orr.w	r3, r3, #2
 8005a78:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a7a:	0793      	lsls	r3, r2, #30
 8005a7c:	d504      	bpl.n	8005a88 <HAL_UART_IRQHandler+0x58>
 8005a7e:	b11d      	cbz	r5, 8005a88 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a80:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005a82:	f043 0304 	orr.w	r3, r3, #4
 8005a86:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a88:	0716      	lsls	r6, r2, #28
 8005a8a:	d504      	bpl.n	8005a96 <HAL_UART_IRQHandler+0x66>
 8005a8c:	b11d      	cbz	r5, 8005a96 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a8e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005a90:	f043 0308 	orr.w	r3, r3, #8
 8005a94:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a96:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d066      	beq.n	8005b6a <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a9c:	0695      	lsls	r5, r2, #26
 8005a9e:	d504      	bpl.n	8005aaa <HAL_UART_IRQHandler+0x7a>
 8005aa0:	0688      	lsls	r0, r1, #26
 8005aa2:	d502      	bpl.n	8005aaa <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8005aa4:	4620      	mov	r0, r4
 8005aa6:	f7ff ff5c 	bl	8005962 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005aaa:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8005aac:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005aae:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ab0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8005ab2:	0711      	lsls	r1, r2, #28
 8005ab4:	d402      	bmi.n	8005abc <HAL_UART_IRQHandler+0x8c>
 8005ab6:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8005aba:	d01a      	beq.n	8005af2 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8005abc:	f7ff fdb2 	bl	8005624 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ac0:	6823      	ldr	r3, [r4, #0]
 8005ac2:	695a      	ldr	r2, [r3, #20]
 8005ac4:	0652      	lsls	r2, r2, #25
 8005ac6:	d510      	bpl.n	8005aea <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ac8:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8005aca:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005acc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ad0:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8005ad2:	b150      	cbz	r0, 8005aea <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ad4:	4b25      	ldr	r3, [pc, #148]	; (8005b6c <HAL_UART_IRQHandler+0x13c>)
 8005ad6:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005ad8:	f7fd fcdc 	bl	8003494 <HAL_DMA_Abort_IT>
 8005adc:	2800      	cmp	r0, #0
 8005ade:	d044      	beq.n	8005b6a <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ae0:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8005ae2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ae6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005ae8:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8005aea:	4620      	mov	r0, r4
 8005aec:	f7ff ff77 	bl	80059de <HAL_UART_ErrorCallback>
 8005af0:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8005af2:	f7ff ff74 	bl	80059de <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005af6:	63e5      	str	r5, [r4, #60]	; 0x3c
 8005af8:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005afa:	0616      	lsls	r6, r2, #24
 8005afc:	d527      	bpl.n	8005b4e <HAL_UART_IRQHandler+0x11e>
 8005afe:	060d      	lsls	r5, r1, #24
 8005b00:	d525      	bpl.n	8005b4e <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b02:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8005b06:	2a21      	cmp	r2, #33	; 0x21
 8005b08:	d12f      	bne.n	8005b6a <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005b0a:	68a2      	ldr	r2, [r4, #8]
 8005b0c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8005b10:	6a22      	ldr	r2, [r4, #32]
 8005b12:	d117      	bne.n	8005b44 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b14:	8811      	ldrh	r1, [r2, #0]
 8005b16:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8005b1a:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005b1c:	6921      	ldr	r1, [r4, #16]
 8005b1e:	b979      	cbnz	r1, 8005b40 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8005b20:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8005b22:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8005b24:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8005b26:	3a01      	subs	r2, #1
 8005b28:	b292      	uxth	r2, r2
 8005b2a:	84e2      	strh	r2, [r4, #38]	; 0x26
 8005b2c:	b9ea      	cbnz	r2, 8005b6a <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005b2e:	68da      	ldr	r2, [r3, #12]
 8005b30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b34:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005b36:	68da      	ldr	r2, [r3, #12]
 8005b38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b3c:	60da      	str	r2, [r3, #12]
 8005b3e:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8005b40:	3201      	adds	r2, #1
 8005b42:	e7ee      	b.n	8005b22 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b44:	1c51      	adds	r1, r2, #1
 8005b46:	6221      	str	r1, [r4, #32]
 8005b48:	7812      	ldrb	r2, [r2, #0]
 8005b4a:	605a      	str	r2, [r3, #4]
 8005b4c:	e7ea      	b.n	8005b24 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005b4e:	0650      	lsls	r0, r2, #25
 8005b50:	d50b      	bpl.n	8005b6a <HAL_UART_IRQHandler+0x13a>
 8005b52:	064a      	lsls	r2, r1, #25
 8005b54:	d509      	bpl.n	8005b6a <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005b56:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8005b58:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005b5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b5e:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8005b60:	2320      	movs	r3, #32
 8005b62:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8005b66:	f7fb faab 	bl	80010c0 <HAL_UART_TxCpltCallback>
 8005b6a:	bd70      	pop	{r4, r5, r6, pc}
 8005b6c:	08005b71 	.word	0x08005b71

08005b70 <UART_DMAAbortOnError>:
{
 8005b70:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8005b72:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005b74:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8005b76:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005b78:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8005b7a:	f7ff ff30 	bl	80059de <HAL_UART_ErrorCallback>
 8005b7e:	bd08      	pop	{r3, pc}

08005b80 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8005b80:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8005b82:	e003      	b.n	8005b8c <LoopCopyDataInit>

08005b84 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8005b84:	4b0b      	ldr	r3, [pc, #44]	; (8005bb4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8005b86:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005b88:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005b8a:	3104      	adds	r1, #4

08005b8c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005b8c:	480a      	ldr	r0, [pc, #40]	; (8005bb8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8005b8e:	4b0b      	ldr	r3, [pc, #44]	; (8005bbc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8005b90:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8005b92:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8005b94:	d3f6      	bcc.n	8005b84 <CopyDataInit>
  ldr r2, =_sbss
 8005b96:	4a0a      	ldr	r2, [pc, #40]	; (8005bc0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8005b98:	e002      	b.n	8005ba0 <LoopFillZerobss>

08005b9a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8005b9a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005b9c:	f842 3b04 	str.w	r3, [r2], #4

08005ba0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005ba0:	4b08      	ldr	r3, [pc, #32]	; (8005bc4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8005ba2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8005ba4:	d3f9      	bcc.n	8005b9a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005ba6:	f7fc fc9d 	bl	80024e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005baa:	f000 f80f 	bl	8005bcc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005bae:	f7fc f827 	bl	8001c00 <main>
  bx lr
 8005bb2:	4770      	bx	lr
  ldr r3, =_sidata
 8005bb4:	08006968 	.word	0x08006968
  ldr r0, =_sdata
 8005bb8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005bbc:	200003a8 	.word	0x200003a8
  ldr r2, =_sbss
 8005bc0:	200003a8 	.word	0x200003a8
  ldr r3, = _ebss
 8005bc4:	20000824 	.word	0x20000824

08005bc8 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005bc8:	e7fe      	b.n	8005bc8 <CAN1_RX1_IRQHandler>
	...

08005bcc <__libc_init_array>:
 8005bcc:	b570      	push	{r4, r5, r6, lr}
 8005bce:	2500      	movs	r5, #0
 8005bd0:	4e0c      	ldr	r6, [pc, #48]	; (8005c04 <__libc_init_array+0x38>)
 8005bd2:	4c0d      	ldr	r4, [pc, #52]	; (8005c08 <__libc_init_array+0x3c>)
 8005bd4:	1ba4      	subs	r4, r4, r6
 8005bd6:	10a4      	asrs	r4, r4, #2
 8005bd8:	42a5      	cmp	r5, r4
 8005bda:	d109      	bne.n	8005bf0 <__libc_init_array+0x24>
 8005bdc:	f000 fc72 	bl	80064c4 <_init>
 8005be0:	2500      	movs	r5, #0
 8005be2:	4e0a      	ldr	r6, [pc, #40]	; (8005c0c <__libc_init_array+0x40>)
 8005be4:	4c0a      	ldr	r4, [pc, #40]	; (8005c10 <__libc_init_array+0x44>)
 8005be6:	1ba4      	subs	r4, r4, r6
 8005be8:	10a4      	asrs	r4, r4, #2
 8005bea:	42a5      	cmp	r5, r4
 8005bec:	d105      	bne.n	8005bfa <__libc_init_array+0x2e>
 8005bee:	bd70      	pop	{r4, r5, r6, pc}
 8005bf0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005bf4:	4798      	blx	r3
 8005bf6:	3501      	adds	r5, #1
 8005bf8:	e7ee      	b.n	8005bd8 <__libc_init_array+0xc>
 8005bfa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005bfe:	4798      	blx	r3
 8005c00:	3501      	adds	r5, #1
 8005c02:	e7f2      	b.n	8005bea <__libc_init_array+0x1e>
 8005c04:	08006960 	.word	0x08006960
 8005c08:	08006960 	.word	0x08006960
 8005c0c:	08006960 	.word	0x08006960
 8005c10:	08006964 	.word	0x08006964

08005c14 <memset>:
 8005c14:	4603      	mov	r3, r0
 8005c16:	4402      	add	r2, r0
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d100      	bne.n	8005c1e <memset+0xa>
 8005c1c:	4770      	bx	lr
 8005c1e:	f803 1b01 	strb.w	r1, [r3], #1
 8005c22:	e7f9      	b.n	8005c18 <memset+0x4>

08005c24 <siprintf>:
 8005c24:	b40e      	push	{r1, r2, r3}
 8005c26:	f44f 7102 	mov.w	r1, #520	; 0x208
 8005c2a:	b500      	push	{lr}
 8005c2c:	b09c      	sub	sp, #112	; 0x70
 8005c2e:	f8ad 1014 	strh.w	r1, [sp, #20]
 8005c32:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005c36:	9104      	str	r1, [sp, #16]
 8005c38:	9107      	str	r1, [sp, #28]
 8005c3a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005c3e:	ab1d      	add	r3, sp, #116	; 0x74
 8005c40:	9002      	str	r0, [sp, #8]
 8005c42:	9006      	str	r0, [sp, #24]
 8005c44:	4808      	ldr	r0, [pc, #32]	; (8005c68 <siprintf+0x44>)
 8005c46:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c4a:	f8ad 1016 	strh.w	r1, [sp, #22]
 8005c4e:	6800      	ldr	r0, [r0, #0]
 8005c50:	a902      	add	r1, sp, #8
 8005c52:	9301      	str	r3, [sp, #4]
 8005c54:	f000 f87c 	bl	8005d50 <_svfiprintf_r>
 8005c58:	2200      	movs	r2, #0
 8005c5a:	9b02      	ldr	r3, [sp, #8]
 8005c5c:	701a      	strb	r2, [r3, #0]
 8005c5e:	b01c      	add	sp, #112	; 0x70
 8005c60:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c64:	b003      	add	sp, #12
 8005c66:	4770      	bx	lr
 8005c68:	20000344 	.word	0x20000344

08005c6c <strcat>:
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	b510      	push	{r4, lr}
 8005c70:	4613      	mov	r3, r2
 8005c72:	781c      	ldrb	r4, [r3, #0]
 8005c74:	3201      	adds	r2, #1
 8005c76:	2c00      	cmp	r4, #0
 8005c78:	d1fa      	bne.n	8005c70 <strcat+0x4>
 8005c7a:	3b01      	subs	r3, #1
 8005c7c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c80:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005c84:	2a00      	cmp	r2, #0
 8005c86:	d1f9      	bne.n	8005c7c <strcat+0x10>
 8005c88:	bd10      	pop	{r4, pc}

08005c8a <strcpy>:
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c90:	f803 2b01 	strb.w	r2, [r3], #1
 8005c94:	2a00      	cmp	r2, #0
 8005c96:	d1f9      	bne.n	8005c8c <strcpy+0x2>
 8005c98:	4770      	bx	lr

08005c9a <__ssputs_r>:
 8005c9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c9e:	688e      	ldr	r6, [r1, #8]
 8005ca0:	4682      	mov	sl, r0
 8005ca2:	429e      	cmp	r6, r3
 8005ca4:	460c      	mov	r4, r1
 8005ca6:	4691      	mov	r9, r2
 8005ca8:	4698      	mov	r8, r3
 8005caa:	d835      	bhi.n	8005d18 <__ssputs_r+0x7e>
 8005cac:	898a      	ldrh	r2, [r1, #12]
 8005cae:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005cb2:	d031      	beq.n	8005d18 <__ssputs_r+0x7e>
 8005cb4:	2302      	movs	r3, #2
 8005cb6:	6825      	ldr	r5, [r4, #0]
 8005cb8:	6909      	ldr	r1, [r1, #16]
 8005cba:	1a6f      	subs	r7, r5, r1
 8005cbc:	6965      	ldr	r5, [r4, #20]
 8005cbe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005cc2:	fb95 f5f3 	sdiv	r5, r5, r3
 8005cc6:	f108 0301 	add.w	r3, r8, #1
 8005cca:	443b      	add	r3, r7
 8005ccc:	429d      	cmp	r5, r3
 8005cce:	bf38      	it	cc
 8005cd0:	461d      	movcc	r5, r3
 8005cd2:	0553      	lsls	r3, r2, #21
 8005cd4:	d531      	bpl.n	8005d3a <__ssputs_r+0xa0>
 8005cd6:	4629      	mov	r1, r5
 8005cd8:	f000 fb46 	bl	8006368 <_malloc_r>
 8005cdc:	4606      	mov	r6, r0
 8005cde:	b950      	cbnz	r0, 8005cf6 <__ssputs_r+0x5c>
 8005ce0:	230c      	movs	r3, #12
 8005ce2:	f8ca 3000 	str.w	r3, [sl]
 8005ce6:	89a3      	ldrh	r3, [r4, #12]
 8005ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8005cec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cf0:	81a3      	strh	r3, [r4, #12]
 8005cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cf6:	463a      	mov	r2, r7
 8005cf8:	6921      	ldr	r1, [r4, #16]
 8005cfa:	f000 fac3 	bl	8006284 <memcpy>
 8005cfe:	89a3      	ldrh	r3, [r4, #12]
 8005d00:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005d04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d08:	81a3      	strh	r3, [r4, #12]
 8005d0a:	6126      	str	r6, [r4, #16]
 8005d0c:	443e      	add	r6, r7
 8005d0e:	6026      	str	r6, [r4, #0]
 8005d10:	4646      	mov	r6, r8
 8005d12:	6165      	str	r5, [r4, #20]
 8005d14:	1bed      	subs	r5, r5, r7
 8005d16:	60a5      	str	r5, [r4, #8]
 8005d18:	4546      	cmp	r6, r8
 8005d1a:	bf28      	it	cs
 8005d1c:	4646      	movcs	r6, r8
 8005d1e:	4649      	mov	r1, r9
 8005d20:	4632      	mov	r2, r6
 8005d22:	6820      	ldr	r0, [r4, #0]
 8005d24:	f000 fab9 	bl	800629a <memmove>
 8005d28:	68a3      	ldr	r3, [r4, #8]
 8005d2a:	2000      	movs	r0, #0
 8005d2c:	1b9b      	subs	r3, r3, r6
 8005d2e:	60a3      	str	r3, [r4, #8]
 8005d30:	6823      	ldr	r3, [r4, #0]
 8005d32:	441e      	add	r6, r3
 8005d34:	6026      	str	r6, [r4, #0]
 8005d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d3a:	462a      	mov	r2, r5
 8005d3c:	f000 fb72 	bl	8006424 <_realloc_r>
 8005d40:	4606      	mov	r6, r0
 8005d42:	2800      	cmp	r0, #0
 8005d44:	d1e1      	bne.n	8005d0a <__ssputs_r+0x70>
 8005d46:	6921      	ldr	r1, [r4, #16]
 8005d48:	4650      	mov	r0, sl
 8005d4a:	f000 fac1 	bl	80062d0 <_free_r>
 8005d4e:	e7c7      	b.n	8005ce0 <__ssputs_r+0x46>

08005d50 <_svfiprintf_r>:
 8005d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d54:	b09d      	sub	sp, #116	; 0x74
 8005d56:	9303      	str	r3, [sp, #12]
 8005d58:	898b      	ldrh	r3, [r1, #12]
 8005d5a:	4680      	mov	r8, r0
 8005d5c:	061c      	lsls	r4, r3, #24
 8005d5e:	460d      	mov	r5, r1
 8005d60:	4616      	mov	r6, r2
 8005d62:	d50f      	bpl.n	8005d84 <_svfiprintf_r+0x34>
 8005d64:	690b      	ldr	r3, [r1, #16]
 8005d66:	b96b      	cbnz	r3, 8005d84 <_svfiprintf_r+0x34>
 8005d68:	2140      	movs	r1, #64	; 0x40
 8005d6a:	f000 fafd 	bl	8006368 <_malloc_r>
 8005d6e:	6028      	str	r0, [r5, #0]
 8005d70:	6128      	str	r0, [r5, #16]
 8005d72:	b928      	cbnz	r0, 8005d80 <_svfiprintf_r+0x30>
 8005d74:	230c      	movs	r3, #12
 8005d76:	f8c8 3000 	str.w	r3, [r8]
 8005d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8005d7e:	e0c4      	b.n	8005f0a <_svfiprintf_r+0x1ba>
 8005d80:	2340      	movs	r3, #64	; 0x40
 8005d82:	616b      	str	r3, [r5, #20]
 8005d84:	2300      	movs	r3, #0
 8005d86:	9309      	str	r3, [sp, #36]	; 0x24
 8005d88:	2320      	movs	r3, #32
 8005d8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d8e:	2330      	movs	r3, #48	; 0x30
 8005d90:	f04f 0b01 	mov.w	fp, #1
 8005d94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d98:	4637      	mov	r7, r6
 8005d9a:	463c      	mov	r4, r7
 8005d9c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d13c      	bne.n	8005e1e <_svfiprintf_r+0xce>
 8005da4:	ebb7 0a06 	subs.w	sl, r7, r6
 8005da8:	d00b      	beq.n	8005dc2 <_svfiprintf_r+0x72>
 8005daa:	4653      	mov	r3, sl
 8005dac:	4632      	mov	r2, r6
 8005dae:	4629      	mov	r1, r5
 8005db0:	4640      	mov	r0, r8
 8005db2:	f7ff ff72 	bl	8005c9a <__ssputs_r>
 8005db6:	3001      	adds	r0, #1
 8005db8:	f000 80a2 	beq.w	8005f00 <_svfiprintf_r+0x1b0>
 8005dbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dbe:	4453      	add	r3, sl
 8005dc0:	9309      	str	r3, [sp, #36]	; 0x24
 8005dc2:	783b      	ldrb	r3, [r7, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	f000 809b 	beq.w	8005f00 <_svfiprintf_r+0x1b0>
 8005dca:	2300      	movs	r3, #0
 8005dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8005dd0:	9304      	str	r3, [sp, #16]
 8005dd2:	9307      	str	r3, [sp, #28]
 8005dd4:	9205      	str	r2, [sp, #20]
 8005dd6:	9306      	str	r3, [sp, #24]
 8005dd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ddc:	931a      	str	r3, [sp, #104]	; 0x68
 8005dde:	2205      	movs	r2, #5
 8005de0:	7821      	ldrb	r1, [r4, #0]
 8005de2:	4850      	ldr	r0, [pc, #320]	; (8005f24 <_svfiprintf_r+0x1d4>)
 8005de4:	f000 fa40 	bl	8006268 <memchr>
 8005de8:	1c67      	adds	r7, r4, #1
 8005dea:	9b04      	ldr	r3, [sp, #16]
 8005dec:	b9d8      	cbnz	r0, 8005e26 <_svfiprintf_r+0xd6>
 8005dee:	06d9      	lsls	r1, r3, #27
 8005df0:	bf44      	itt	mi
 8005df2:	2220      	movmi	r2, #32
 8005df4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005df8:	071a      	lsls	r2, r3, #28
 8005dfa:	bf44      	itt	mi
 8005dfc:	222b      	movmi	r2, #43	; 0x2b
 8005dfe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005e02:	7822      	ldrb	r2, [r4, #0]
 8005e04:	2a2a      	cmp	r2, #42	; 0x2a
 8005e06:	d016      	beq.n	8005e36 <_svfiprintf_r+0xe6>
 8005e08:	2100      	movs	r1, #0
 8005e0a:	200a      	movs	r0, #10
 8005e0c:	9a07      	ldr	r2, [sp, #28]
 8005e0e:	4627      	mov	r7, r4
 8005e10:	783b      	ldrb	r3, [r7, #0]
 8005e12:	3401      	adds	r4, #1
 8005e14:	3b30      	subs	r3, #48	; 0x30
 8005e16:	2b09      	cmp	r3, #9
 8005e18:	d950      	bls.n	8005ebc <_svfiprintf_r+0x16c>
 8005e1a:	b1c9      	cbz	r1, 8005e50 <_svfiprintf_r+0x100>
 8005e1c:	e011      	b.n	8005e42 <_svfiprintf_r+0xf2>
 8005e1e:	2b25      	cmp	r3, #37	; 0x25
 8005e20:	d0c0      	beq.n	8005da4 <_svfiprintf_r+0x54>
 8005e22:	4627      	mov	r7, r4
 8005e24:	e7b9      	b.n	8005d9a <_svfiprintf_r+0x4a>
 8005e26:	4a3f      	ldr	r2, [pc, #252]	; (8005f24 <_svfiprintf_r+0x1d4>)
 8005e28:	463c      	mov	r4, r7
 8005e2a:	1a80      	subs	r0, r0, r2
 8005e2c:	fa0b f000 	lsl.w	r0, fp, r0
 8005e30:	4318      	orrs	r0, r3
 8005e32:	9004      	str	r0, [sp, #16]
 8005e34:	e7d3      	b.n	8005dde <_svfiprintf_r+0x8e>
 8005e36:	9a03      	ldr	r2, [sp, #12]
 8005e38:	1d11      	adds	r1, r2, #4
 8005e3a:	6812      	ldr	r2, [r2, #0]
 8005e3c:	9103      	str	r1, [sp, #12]
 8005e3e:	2a00      	cmp	r2, #0
 8005e40:	db01      	blt.n	8005e46 <_svfiprintf_r+0xf6>
 8005e42:	9207      	str	r2, [sp, #28]
 8005e44:	e004      	b.n	8005e50 <_svfiprintf_r+0x100>
 8005e46:	4252      	negs	r2, r2
 8005e48:	f043 0302 	orr.w	r3, r3, #2
 8005e4c:	9207      	str	r2, [sp, #28]
 8005e4e:	9304      	str	r3, [sp, #16]
 8005e50:	783b      	ldrb	r3, [r7, #0]
 8005e52:	2b2e      	cmp	r3, #46	; 0x2e
 8005e54:	d10d      	bne.n	8005e72 <_svfiprintf_r+0x122>
 8005e56:	787b      	ldrb	r3, [r7, #1]
 8005e58:	1c79      	adds	r1, r7, #1
 8005e5a:	2b2a      	cmp	r3, #42	; 0x2a
 8005e5c:	d132      	bne.n	8005ec4 <_svfiprintf_r+0x174>
 8005e5e:	9b03      	ldr	r3, [sp, #12]
 8005e60:	3702      	adds	r7, #2
 8005e62:	1d1a      	adds	r2, r3, #4
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	9203      	str	r2, [sp, #12]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	bfb8      	it	lt
 8005e6c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005e70:	9305      	str	r3, [sp, #20]
 8005e72:	4c2d      	ldr	r4, [pc, #180]	; (8005f28 <_svfiprintf_r+0x1d8>)
 8005e74:	2203      	movs	r2, #3
 8005e76:	7839      	ldrb	r1, [r7, #0]
 8005e78:	4620      	mov	r0, r4
 8005e7a:	f000 f9f5 	bl	8006268 <memchr>
 8005e7e:	b138      	cbz	r0, 8005e90 <_svfiprintf_r+0x140>
 8005e80:	2340      	movs	r3, #64	; 0x40
 8005e82:	1b00      	subs	r0, r0, r4
 8005e84:	fa03 f000 	lsl.w	r0, r3, r0
 8005e88:	9b04      	ldr	r3, [sp, #16]
 8005e8a:	3701      	adds	r7, #1
 8005e8c:	4303      	orrs	r3, r0
 8005e8e:	9304      	str	r3, [sp, #16]
 8005e90:	7839      	ldrb	r1, [r7, #0]
 8005e92:	2206      	movs	r2, #6
 8005e94:	4825      	ldr	r0, [pc, #148]	; (8005f2c <_svfiprintf_r+0x1dc>)
 8005e96:	1c7e      	adds	r6, r7, #1
 8005e98:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e9c:	f000 f9e4 	bl	8006268 <memchr>
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	d035      	beq.n	8005f10 <_svfiprintf_r+0x1c0>
 8005ea4:	4b22      	ldr	r3, [pc, #136]	; (8005f30 <_svfiprintf_r+0x1e0>)
 8005ea6:	b9fb      	cbnz	r3, 8005ee8 <_svfiprintf_r+0x198>
 8005ea8:	9b03      	ldr	r3, [sp, #12]
 8005eaa:	3307      	adds	r3, #7
 8005eac:	f023 0307 	bic.w	r3, r3, #7
 8005eb0:	3308      	adds	r3, #8
 8005eb2:	9303      	str	r3, [sp, #12]
 8005eb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005eb6:	444b      	add	r3, r9
 8005eb8:	9309      	str	r3, [sp, #36]	; 0x24
 8005eba:	e76d      	b.n	8005d98 <_svfiprintf_r+0x48>
 8005ebc:	fb00 3202 	mla	r2, r0, r2, r3
 8005ec0:	2101      	movs	r1, #1
 8005ec2:	e7a4      	b.n	8005e0e <_svfiprintf_r+0xbe>
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	240a      	movs	r4, #10
 8005ec8:	4618      	mov	r0, r3
 8005eca:	9305      	str	r3, [sp, #20]
 8005ecc:	460f      	mov	r7, r1
 8005ece:	783a      	ldrb	r2, [r7, #0]
 8005ed0:	3101      	adds	r1, #1
 8005ed2:	3a30      	subs	r2, #48	; 0x30
 8005ed4:	2a09      	cmp	r2, #9
 8005ed6:	d903      	bls.n	8005ee0 <_svfiprintf_r+0x190>
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d0ca      	beq.n	8005e72 <_svfiprintf_r+0x122>
 8005edc:	9005      	str	r0, [sp, #20]
 8005ede:	e7c8      	b.n	8005e72 <_svfiprintf_r+0x122>
 8005ee0:	fb04 2000 	mla	r0, r4, r0, r2
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	e7f1      	b.n	8005ecc <_svfiprintf_r+0x17c>
 8005ee8:	ab03      	add	r3, sp, #12
 8005eea:	9300      	str	r3, [sp, #0]
 8005eec:	462a      	mov	r2, r5
 8005eee:	4b11      	ldr	r3, [pc, #68]	; (8005f34 <_svfiprintf_r+0x1e4>)
 8005ef0:	a904      	add	r1, sp, #16
 8005ef2:	4640      	mov	r0, r8
 8005ef4:	f3af 8000 	nop.w
 8005ef8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005efc:	4681      	mov	r9, r0
 8005efe:	d1d9      	bne.n	8005eb4 <_svfiprintf_r+0x164>
 8005f00:	89ab      	ldrh	r3, [r5, #12]
 8005f02:	065b      	lsls	r3, r3, #25
 8005f04:	f53f af39 	bmi.w	8005d7a <_svfiprintf_r+0x2a>
 8005f08:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f0a:	b01d      	add	sp, #116	; 0x74
 8005f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f10:	ab03      	add	r3, sp, #12
 8005f12:	9300      	str	r3, [sp, #0]
 8005f14:	462a      	mov	r2, r5
 8005f16:	4b07      	ldr	r3, [pc, #28]	; (8005f34 <_svfiprintf_r+0x1e4>)
 8005f18:	a904      	add	r1, sp, #16
 8005f1a:	4640      	mov	r0, r8
 8005f1c:	f000 f884 	bl	8006028 <_printf_i>
 8005f20:	e7ea      	b.n	8005ef8 <_svfiprintf_r+0x1a8>
 8005f22:	bf00      	nop
 8005f24:	0800692d 	.word	0x0800692d
 8005f28:	08006933 	.word	0x08006933
 8005f2c:	08006937 	.word	0x08006937
 8005f30:	00000000 	.word	0x00000000
 8005f34:	08005c9b 	.word	0x08005c9b

08005f38 <_printf_common>:
 8005f38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f3c:	4691      	mov	r9, r2
 8005f3e:	461f      	mov	r7, r3
 8005f40:	688a      	ldr	r2, [r1, #8]
 8005f42:	690b      	ldr	r3, [r1, #16]
 8005f44:	4606      	mov	r6, r0
 8005f46:	4293      	cmp	r3, r2
 8005f48:	bfb8      	it	lt
 8005f4a:	4613      	movlt	r3, r2
 8005f4c:	f8c9 3000 	str.w	r3, [r9]
 8005f50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005f54:	460c      	mov	r4, r1
 8005f56:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005f5a:	b112      	cbz	r2, 8005f62 <_printf_common+0x2a>
 8005f5c:	3301      	adds	r3, #1
 8005f5e:	f8c9 3000 	str.w	r3, [r9]
 8005f62:	6823      	ldr	r3, [r4, #0]
 8005f64:	0699      	lsls	r1, r3, #26
 8005f66:	bf42      	ittt	mi
 8005f68:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005f6c:	3302      	addmi	r3, #2
 8005f6e:	f8c9 3000 	strmi.w	r3, [r9]
 8005f72:	6825      	ldr	r5, [r4, #0]
 8005f74:	f015 0506 	ands.w	r5, r5, #6
 8005f78:	d107      	bne.n	8005f8a <_printf_common+0x52>
 8005f7a:	f104 0a19 	add.w	sl, r4, #25
 8005f7e:	68e3      	ldr	r3, [r4, #12]
 8005f80:	f8d9 2000 	ldr.w	r2, [r9]
 8005f84:	1a9b      	subs	r3, r3, r2
 8005f86:	429d      	cmp	r5, r3
 8005f88:	db2a      	blt.n	8005fe0 <_printf_common+0xa8>
 8005f8a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005f8e:	6822      	ldr	r2, [r4, #0]
 8005f90:	3300      	adds	r3, #0
 8005f92:	bf18      	it	ne
 8005f94:	2301      	movne	r3, #1
 8005f96:	0692      	lsls	r2, r2, #26
 8005f98:	d42f      	bmi.n	8005ffa <_printf_common+0xc2>
 8005f9a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f9e:	4639      	mov	r1, r7
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	47c0      	blx	r8
 8005fa4:	3001      	adds	r0, #1
 8005fa6:	d022      	beq.n	8005fee <_printf_common+0xb6>
 8005fa8:	6823      	ldr	r3, [r4, #0]
 8005faa:	68e5      	ldr	r5, [r4, #12]
 8005fac:	f003 0306 	and.w	r3, r3, #6
 8005fb0:	2b04      	cmp	r3, #4
 8005fb2:	bf18      	it	ne
 8005fb4:	2500      	movne	r5, #0
 8005fb6:	f8d9 2000 	ldr.w	r2, [r9]
 8005fba:	f04f 0900 	mov.w	r9, #0
 8005fbe:	bf08      	it	eq
 8005fc0:	1aad      	subeq	r5, r5, r2
 8005fc2:	68a3      	ldr	r3, [r4, #8]
 8005fc4:	6922      	ldr	r2, [r4, #16]
 8005fc6:	bf08      	it	eq
 8005fc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	bfc4      	itt	gt
 8005fd0:	1a9b      	subgt	r3, r3, r2
 8005fd2:	18ed      	addgt	r5, r5, r3
 8005fd4:	341a      	adds	r4, #26
 8005fd6:	454d      	cmp	r5, r9
 8005fd8:	d11b      	bne.n	8006012 <_printf_common+0xda>
 8005fda:	2000      	movs	r0, #0
 8005fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	4652      	mov	r2, sl
 8005fe4:	4639      	mov	r1, r7
 8005fe6:	4630      	mov	r0, r6
 8005fe8:	47c0      	blx	r8
 8005fea:	3001      	adds	r0, #1
 8005fec:	d103      	bne.n	8005ff6 <_printf_common+0xbe>
 8005fee:	f04f 30ff 	mov.w	r0, #4294967295
 8005ff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ff6:	3501      	adds	r5, #1
 8005ff8:	e7c1      	b.n	8005f7e <_printf_common+0x46>
 8005ffa:	2030      	movs	r0, #48	; 0x30
 8005ffc:	18e1      	adds	r1, r4, r3
 8005ffe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006002:	1c5a      	adds	r2, r3, #1
 8006004:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006008:	4422      	add	r2, r4
 800600a:	3302      	adds	r3, #2
 800600c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006010:	e7c3      	b.n	8005f9a <_printf_common+0x62>
 8006012:	2301      	movs	r3, #1
 8006014:	4622      	mov	r2, r4
 8006016:	4639      	mov	r1, r7
 8006018:	4630      	mov	r0, r6
 800601a:	47c0      	blx	r8
 800601c:	3001      	adds	r0, #1
 800601e:	d0e6      	beq.n	8005fee <_printf_common+0xb6>
 8006020:	f109 0901 	add.w	r9, r9, #1
 8006024:	e7d7      	b.n	8005fd6 <_printf_common+0x9e>
	...

08006028 <_printf_i>:
 8006028:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800602c:	4617      	mov	r7, r2
 800602e:	7e0a      	ldrb	r2, [r1, #24]
 8006030:	b085      	sub	sp, #20
 8006032:	2a6e      	cmp	r2, #110	; 0x6e
 8006034:	4698      	mov	r8, r3
 8006036:	4606      	mov	r6, r0
 8006038:	460c      	mov	r4, r1
 800603a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800603c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8006040:	f000 80bc 	beq.w	80061bc <_printf_i+0x194>
 8006044:	d81a      	bhi.n	800607c <_printf_i+0x54>
 8006046:	2a63      	cmp	r2, #99	; 0x63
 8006048:	d02e      	beq.n	80060a8 <_printf_i+0x80>
 800604a:	d80a      	bhi.n	8006062 <_printf_i+0x3a>
 800604c:	2a00      	cmp	r2, #0
 800604e:	f000 80c8 	beq.w	80061e2 <_printf_i+0x1ba>
 8006052:	2a58      	cmp	r2, #88	; 0x58
 8006054:	f000 808a 	beq.w	800616c <_printf_i+0x144>
 8006058:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800605c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8006060:	e02a      	b.n	80060b8 <_printf_i+0x90>
 8006062:	2a64      	cmp	r2, #100	; 0x64
 8006064:	d001      	beq.n	800606a <_printf_i+0x42>
 8006066:	2a69      	cmp	r2, #105	; 0x69
 8006068:	d1f6      	bne.n	8006058 <_printf_i+0x30>
 800606a:	6821      	ldr	r1, [r4, #0]
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8006072:	d023      	beq.n	80060bc <_printf_i+0x94>
 8006074:	1d11      	adds	r1, r2, #4
 8006076:	6019      	str	r1, [r3, #0]
 8006078:	6813      	ldr	r3, [r2, #0]
 800607a:	e027      	b.n	80060cc <_printf_i+0xa4>
 800607c:	2a73      	cmp	r2, #115	; 0x73
 800607e:	f000 80b4 	beq.w	80061ea <_printf_i+0x1c2>
 8006082:	d808      	bhi.n	8006096 <_printf_i+0x6e>
 8006084:	2a6f      	cmp	r2, #111	; 0x6f
 8006086:	d02a      	beq.n	80060de <_printf_i+0xb6>
 8006088:	2a70      	cmp	r2, #112	; 0x70
 800608a:	d1e5      	bne.n	8006058 <_printf_i+0x30>
 800608c:	680a      	ldr	r2, [r1, #0]
 800608e:	f042 0220 	orr.w	r2, r2, #32
 8006092:	600a      	str	r2, [r1, #0]
 8006094:	e003      	b.n	800609e <_printf_i+0x76>
 8006096:	2a75      	cmp	r2, #117	; 0x75
 8006098:	d021      	beq.n	80060de <_printf_i+0xb6>
 800609a:	2a78      	cmp	r2, #120	; 0x78
 800609c:	d1dc      	bne.n	8006058 <_printf_i+0x30>
 800609e:	2278      	movs	r2, #120	; 0x78
 80060a0:	496f      	ldr	r1, [pc, #444]	; (8006260 <_printf_i+0x238>)
 80060a2:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80060a6:	e064      	b.n	8006172 <_printf_i+0x14a>
 80060a8:	681a      	ldr	r2, [r3, #0]
 80060aa:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80060ae:	1d11      	adds	r1, r2, #4
 80060b0:	6019      	str	r1, [r3, #0]
 80060b2:	6813      	ldr	r3, [r2, #0]
 80060b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80060b8:	2301      	movs	r3, #1
 80060ba:	e0a3      	b.n	8006204 <_printf_i+0x1dc>
 80060bc:	f011 0f40 	tst.w	r1, #64	; 0x40
 80060c0:	f102 0104 	add.w	r1, r2, #4
 80060c4:	6019      	str	r1, [r3, #0]
 80060c6:	d0d7      	beq.n	8006078 <_printf_i+0x50>
 80060c8:	f9b2 3000 	ldrsh.w	r3, [r2]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	da03      	bge.n	80060d8 <_printf_i+0xb0>
 80060d0:	222d      	movs	r2, #45	; 0x2d
 80060d2:	425b      	negs	r3, r3
 80060d4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80060d8:	4962      	ldr	r1, [pc, #392]	; (8006264 <_printf_i+0x23c>)
 80060da:	220a      	movs	r2, #10
 80060dc:	e017      	b.n	800610e <_printf_i+0xe6>
 80060de:	6820      	ldr	r0, [r4, #0]
 80060e0:	6819      	ldr	r1, [r3, #0]
 80060e2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80060e6:	d003      	beq.n	80060f0 <_printf_i+0xc8>
 80060e8:	1d08      	adds	r0, r1, #4
 80060ea:	6018      	str	r0, [r3, #0]
 80060ec:	680b      	ldr	r3, [r1, #0]
 80060ee:	e006      	b.n	80060fe <_printf_i+0xd6>
 80060f0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80060f4:	f101 0004 	add.w	r0, r1, #4
 80060f8:	6018      	str	r0, [r3, #0]
 80060fa:	d0f7      	beq.n	80060ec <_printf_i+0xc4>
 80060fc:	880b      	ldrh	r3, [r1, #0]
 80060fe:	2a6f      	cmp	r2, #111	; 0x6f
 8006100:	bf14      	ite	ne
 8006102:	220a      	movne	r2, #10
 8006104:	2208      	moveq	r2, #8
 8006106:	4957      	ldr	r1, [pc, #348]	; (8006264 <_printf_i+0x23c>)
 8006108:	2000      	movs	r0, #0
 800610a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800610e:	6865      	ldr	r5, [r4, #4]
 8006110:	2d00      	cmp	r5, #0
 8006112:	60a5      	str	r5, [r4, #8]
 8006114:	f2c0 809c 	blt.w	8006250 <_printf_i+0x228>
 8006118:	6820      	ldr	r0, [r4, #0]
 800611a:	f020 0004 	bic.w	r0, r0, #4
 800611e:	6020      	str	r0, [r4, #0]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d13f      	bne.n	80061a4 <_printf_i+0x17c>
 8006124:	2d00      	cmp	r5, #0
 8006126:	f040 8095 	bne.w	8006254 <_printf_i+0x22c>
 800612a:	4675      	mov	r5, lr
 800612c:	2a08      	cmp	r2, #8
 800612e:	d10b      	bne.n	8006148 <_printf_i+0x120>
 8006130:	6823      	ldr	r3, [r4, #0]
 8006132:	07da      	lsls	r2, r3, #31
 8006134:	d508      	bpl.n	8006148 <_printf_i+0x120>
 8006136:	6923      	ldr	r3, [r4, #16]
 8006138:	6862      	ldr	r2, [r4, #4]
 800613a:	429a      	cmp	r2, r3
 800613c:	bfde      	ittt	le
 800613e:	2330      	movle	r3, #48	; 0x30
 8006140:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006144:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006148:	ebae 0305 	sub.w	r3, lr, r5
 800614c:	6123      	str	r3, [r4, #16]
 800614e:	f8cd 8000 	str.w	r8, [sp]
 8006152:	463b      	mov	r3, r7
 8006154:	aa03      	add	r2, sp, #12
 8006156:	4621      	mov	r1, r4
 8006158:	4630      	mov	r0, r6
 800615a:	f7ff feed 	bl	8005f38 <_printf_common>
 800615e:	3001      	adds	r0, #1
 8006160:	d155      	bne.n	800620e <_printf_i+0x1e6>
 8006162:	f04f 30ff 	mov.w	r0, #4294967295
 8006166:	b005      	add	sp, #20
 8006168:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800616c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8006170:	493c      	ldr	r1, [pc, #240]	; (8006264 <_printf_i+0x23c>)
 8006172:	6822      	ldr	r2, [r4, #0]
 8006174:	6818      	ldr	r0, [r3, #0]
 8006176:	f012 0f80 	tst.w	r2, #128	; 0x80
 800617a:	f100 0504 	add.w	r5, r0, #4
 800617e:	601d      	str	r5, [r3, #0]
 8006180:	d001      	beq.n	8006186 <_printf_i+0x15e>
 8006182:	6803      	ldr	r3, [r0, #0]
 8006184:	e002      	b.n	800618c <_printf_i+0x164>
 8006186:	0655      	lsls	r5, r2, #25
 8006188:	d5fb      	bpl.n	8006182 <_printf_i+0x15a>
 800618a:	8803      	ldrh	r3, [r0, #0]
 800618c:	07d0      	lsls	r0, r2, #31
 800618e:	bf44      	itt	mi
 8006190:	f042 0220 	orrmi.w	r2, r2, #32
 8006194:	6022      	strmi	r2, [r4, #0]
 8006196:	b91b      	cbnz	r3, 80061a0 <_printf_i+0x178>
 8006198:	6822      	ldr	r2, [r4, #0]
 800619a:	f022 0220 	bic.w	r2, r2, #32
 800619e:	6022      	str	r2, [r4, #0]
 80061a0:	2210      	movs	r2, #16
 80061a2:	e7b1      	b.n	8006108 <_printf_i+0xe0>
 80061a4:	4675      	mov	r5, lr
 80061a6:	fbb3 f0f2 	udiv	r0, r3, r2
 80061aa:	fb02 3310 	mls	r3, r2, r0, r3
 80061ae:	5ccb      	ldrb	r3, [r1, r3]
 80061b0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80061b4:	4603      	mov	r3, r0
 80061b6:	2800      	cmp	r0, #0
 80061b8:	d1f5      	bne.n	80061a6 <_printf_i+0x17e>
 80061ba:	e7b7      	b.n	800612c <_printf_i+0x104>
 80061bc:	6808      	ldr	r0, [r1, #0]
 80061be:	681a      	ldr	r2, [r3, #0]
 80061c0:	f010 0f80 	tst.w	r0, #128	; 0x80
 80061c4:	6949      	ldr	r1, [r1, #20]
 80061c6:	d004      	beq.n	80061d2 <_printf_i+0x1aa>
 80061c8:	1d10      	adds	r0, r2, #4
 80061ca:	6018      	str	r0, [r3, #0]
 80061cc:	6813      	ldr	r3, [r2, #0]
 80061ce:	6019      	str	r1, [r3, #0]
 80061d0:	e007      	b.n	80061e2 <_printf_i+0x1ba>
 80061d2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80061d6:	f102 0004 	add.w	r0, r2, #4
 80061da:	6018      	str	r0, [r3, #0]
 80061dc:	6813      	ldr	r3, [r2, #0]
 80061de:	d0f6      	beq.n	80061ce <_printf_i+0x1a6>
 80061e0:	8019      	strh	r1, [r3, #0]
 80061e2:	2300      	movs	r3, #0
 80061e4:	4675      	mov	r5, lr
 80061e6:	6123      	str	r3, [r4, #16]
 80061e8:	e7b1      	b.n	800614e <_printf_i+0x126>
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	1d11      	adds	r1, r2, #4
 80061ee:	6019      	str	r1, [r3, #0]
 80061f0:	6815      	ldr	r5, [r2, #0]
 80061f2:	2100      	movs	r1, #0
 80061f4:	6862      	ldr	r2, [r4, #4]
 80061f6:	4628      	mov	r0, r5
 80061f8:	f000 f836 	bl	8006268 <memchr>
 80061fc:	b108      	cbz	r0, 8006202 <_printf_i+0x1da>
 80061fe:	1b40      	subs	r0, r0, r5
 8006200:	6060      	str	r0, [r4, #4]
 8006202:	6863      	ldr	r3, [r4, #4]
 8006204:	6123      	str	r3, [r4, #16]
 8006206:	2300      	movs	r3, #0
 8006208:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800620c:	e79f      	b.n	800614e <_printf_i+0x126>
 800620e:	6923      	ldr	r3, [r4, #16]
 8006210:	462a      	mov	r2, r5
 8006212:	4639      	mov	r1, r7
 8006214:	4630      	mov	r0, r6
 8006216:	47c0      	blx	r8
 8006218:	3001      	adds	r0, #1
 800621a:	d0a2      	beq.n	8006162 <_printf_i+0x13a>
 800621c:	6823      	ldr	r3, [r4, #0]
 800621e:	079b      	lsls	r3, r3, #30
 8006220:	d507      	bpl.n	8006232 <_printf_i+0x20a>
 8006222:	2500      	movs	r5, #0
 8006224:	f104 0919 	add.w	r9, r4, #25
 8006228:	68e3      	ldr	r3, [r4, #12]
 800622a:	9a03      	ldr	r2, [sp, #12]
 800622c:	1a9b      	subs	r3, r3, r2
 800622e:	429d      	cmp	r5, r3
 8006230:	db05      	blt.n	800623e <_printf_i+0x216>
 8006232:	68e0      	ldr	r0, [r4, #12]
 8006234:	9b03      	ldr	r3, [sp, #12]
 8006236:	4298      	cmp	r0, r3
 8006238:	bfb8      	it	lt
 800623a:	4618      	movlt	r0, r3
 800623c:	e793      	b.n	8006166 <_printf_i+0x13e>
 800623e:	2301      	movs	r3, #1
 8006240:	464a      	mov	r2, r9
 8006242:	4639      	mov	r1, r7
 8006244:	4630      	mov	r0, r6
 8006246:	47c0      	blx	r8
 8006248:	3001      	adds	r0, #1
 800624a:	d08a      	beq.n	8006162 <_printf_i+0x13a>
 800624c:	3501      	adds	r5, #1
 800624e:	e7eb      	b.n	8006228 <_printf_i+0x200>
 8006250:	2b00      	cmp	r3, #0
 8006252:	d1a7      	bne.n	80061a4 <_printf_i+0x17c>
 8006254:	780b      	ldrb	r3, [r1, #0]
 8006256:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800625a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800625e:	e765      	b.n	800612c <_printf_i+0x104>
 8006260:	0800694f 	.word	0x0800694f
 8006264:	0800693e 	.word	0x0800693e

08006268 <memchr>:
 8006268:	b510      	push	{r4, lr}
 800626a:	b2c9      	uxtb	r1, r1
 800626c:	4402      	add	r2, r0
 800626e:	4290      	cmp	r0, r2
 8006270:	4603      	mov	r3, r0
 8006272:	d101      	bne.n	8006278 <memchr+0x10>
 8006274:	2000      	movs	r0, #0
 8006276:	bd10      	pop	{r4, pc}
 8006278:	781c      	ldrb	r4, [r3, #0]
 800627a:	3001      	adds	r0, #1
 800627c:	428c      	cmp	r4, r1
 800627e:	d1f6      	bne.n	800626e <memchr+0x6>
 8006280:	4618      	mov	r0, r3
 8006282:	bd10      	pop	{r4, pc}

08006284 <memcpy>:
 8006284:	b510      	push	{r4, lr}
 8006286:	1e43      	subs	r3, r0, #1
 8006288:	440a      	add	r2, r1
 800628a:	4291      	cmp	r1, r2
 800628c:	d100      	bne.n	8006290 <memcpy+0xc>
 800628e:	bd10      	pop	{r4, pc}
 8006290:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006294:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006298:	e7f7      	b.n	800628a <memcpy+0x6>

0800629a <memmove>:
 800629a:	4288      	cmp	r0, r1
 800629c:	b510      	push	{r4, lr}
 800629e:	eb01 0302 	add.w	r3, r1, r2
 80062a2:	d803      	bhi.n	80062ac <memmove+0x12>
 80062a4:	1e42      	subs	r2, r0, #1
 80062a6:	4299      	cmp	r1, r3
 80062a8:	d10c      	bne.n	80062c4 <memmove+0x2a>
 80062aa:	bd10      	pop	{r4, pc}
 80062ac:	4298      	cmp	r0, r3
 80062ae:	d2f9      	bcs.n	80062a4 <memmove+0xa>
 80062b0:	1881      	adds	r1, r0, r2
 80062b2:	1ad2      	subs	r2, r2, r3
 80062b4:	42d3      	cmn	r3, r2
 80062b6:	d100      	bne.n	80062ba <memmove+0x20>
 80062b8:	bd10      	pop	{r4, pc}
 80062ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80062be:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80062c2:	e7f7      	b.n	80062b4 <memmove+0x1a>
 80062c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80062c8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80062cc:	e7eb      	b.n	80062a6 <memmove+0xc>
	...

080062d0 <_free_r>:
 80062d0:	b538      	push	{r3, r4, r5, lr}
 80062d2:	4605      	mov	r5, r0
 80062d4:	2900      	cmp	r1, #0
 80062d6:	d043      	beq.n	8006360 <_free_r+0x90>
 80062d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062dc:	1f0c      	subs	r4, r1, #4
 80062de:	2b00      	cmp	r3, #0
 80062e0:	bfb8      	it	lt
 80062e2:	18e4      	addlt	r4, r4, r3
 80062e4:	f000 f8d4 	bl	8006490 <__malloc_lock>
 80062e8:	4a1e      	ldr	r2, [pc, #120]	; (8006364 <_free_r+0x94>)
 80062ea:	6813      	ldr	r3, [r2, #0]
 80062ec:	4610      	mov	r0, r2
 80062ee:	b933      	cbnz	r3, 80062fe <_free_r+0x2e>
 80062f0:	6063      	str	r3, [r4, #4]
 80062f2:	6014      	str	r4, [r2, #0]
 80062f4:	4628      	mov	r0, r5
 80062f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062fa:	f000 b8ca 	b.w	8006492 <__malloc_unlock>
 80062fe:	42a3      	cmp	r3, r4
 8006300:	d90b      	bls.n	800631a <_free_r+0x4a>
 8006302:	6821      	ldr	r1, [r4, #0]
 8006304:	1862      	adds	r2, r4, r1
 8006306:	4293      	cmp	r3, r2
 8006308:	bf01      	itttt	eq
 800630a:	681a      	ldreq	r2, [r3, #0]
 800630c:	685b      	ldreq	r3, [r3, #4]
 800630e:	1852      	addeq	r2, r2, r1
 8006310:	6022      	streq	r2, [r4, #0]
 8006312:	6063      	str	r3, [r4, #4]
 8006314:	6004      	str	r4, [r0, #0]
 8006316:	e7ed      	b.n	80062f4 <_free_r+0x24>
 8006318:	4613      	mov	r3, r2
 800631a:	685a      	ldr	r2, [r3, #4]
 800631c:	b10a      	cbz	r2, 8006322 <_free_r+0x52>
 800631e:	42a2      	cmp	r2, r4
 8006320:	d9fa      	bls.n	8006318 <_free_r+0x48>
 8006322:	6819      	ldr	r1, [r3, #0]
 8006324:	1858      	adds	r0, r3, r1
 8006326:	42a0      	cmp	r0, r4
 8006328:	d10b      	bne.n	8006342 <_free_r+0x72>
 800632a:	6820      	ldr	r0, [r4, #0]
 800632c:	4401      	add	r1, r0
 800632e:	1858      	adds	r0, r3, r1
 8006330:	4282      	cmp	r2, r0
 8006332:	6019      	str	r1, [r3, #0]
 8006334:	d1de      	bne.n	80062f4 <_free_r+0x24>
 8006336:	6810      	ldr	r0, [r2, #0]
 8006338:	6852      	ldr	r2, [r2, #4]
 800633a:	4401      	add	r1, r0
 800633c:	6019      	str	r1, [r3, #0]
 800633e:	605a      	str	r2, [r3, #4]
 8006340:	e7d8      	b.n	80062f4 <_free_r+0x24>
 8006342:	d902      	bls.n	800634a <_free_r+0x7a>
 8006344:	230c      	movs	r3, #12
 8006346:	602b      	str	r3, [r5, #0]
 8006348:	e7d4      	b.n	80062f4 <_free_r+0x24>
 800634a:	6820      	ldr	r0, [r4, #0]
 800634c:	1821      	adds	r1, r4, r0
 800634e:	428a      	cmp	r2, r1
 8006350:	bf01      	itttt	eq
 8006352:	6811      	ldreq	r1, [r2, #0]
 8006354:	6852      	ldreq	r2, [r2, #4]
 8006356:	1809      	addeq	r1, r1, r0
 8006358:	6021      	streq	r1, [r4, #0]
 800635a:	6062      	str	r2, [r4, #4]
 800635c:	605c      	str	r4, [r3, #4]
 800635e:	e7c9      	b.n	80062f4 <_free_r+0x24>
 8006360:	bd38      	pop	{r3, r4, r5, pc}
 8006362:	bf00      	nop
 8006364:	20000484 	.word	0x20000484

08006368 <_malloc_r>:
 8006368:	b570      	push	{r4, r5, r6, lr}
 800636a:	1ccd      	adds	r5, r1, #3
 800636c:	f025 0503 	bic.w	r5, r5, #3
 8006370:	3508      	adds	r5, #8
 8006372:	2d0c      	cmp	r5, #12
 8006374:	bf38      	it	cc
 8006376:	250c      	movcc	r5, #12
 8006378:	2d00      	cmp	r5, #0
 800637a:	4606      	mov	r6, r0
 800637c:	db01      	blt.n	8006382 <_malloc_r+0x1a>
 800637e:	42a9      	cmp	r1, r5
 8006380:	d903      	bls.n	800638a <_malloc_r+0x22>
 8006382:	230c      	movs	r3, #12
 8006384:	6033      	str	r3, [r6, #0]
 8006386:	2000      	movs	r0, #0
 8006388:	bd70      	pop	{r4, r5, r6, pc}
 800638a:	f000 f881 	bl	8006490 <__malloc_lock>
 800638e:	4a23      	ldr	r2, [pc, #140]	; (800641c <_malloc_r+0xb4>)
 8006390:	6814      	ldr	r4, [r2, #0]
 8006392:	4621      	mov	r1, r4
 8006394:	b991      	cbnz	r1, 80063bc <_malloc_r+0x54>
 8006396:	4c22      	ldr	r4, [pc, #136]	; (8006420 <_malloc_r+0xb8>)
 8006398:	6823      	ldr	r3, [r4, #0]
 800639a:	b91b      	cbnz	r3, 80063a4 <_malloc_r+0x3c>
 800639c:	4630      	mov	r0, r6
 800639e:	f000 f867 	bl	8006470 <_sbrk_r>
 80063a2:	6020      	str	r0, [r4, #0]
 80063a4:	4629      	mov	r1, r5
 80063a6:	4630      	mov	r0, r6
 80063a8:	f000 f862 	bl	8006470 <_sbrk_r>
 80063ac:	1c43      	adds	r3, r0, #1
 80063ae:	d126      	bne.n	80063fe <_malloc_r+0x96>
 80063b0:	230c      	movs	r3, #12
 80063b2:	4630      	mov	r0, r6
 80063b4:	6033      	str	r3, [r6, #0]
 80063b6:	f000 f86c 	bl	8006492 <__malloc_unlock>
 80063ba:	e7e4      	b.n	8006386 <_malloc_r+0x1e>
 80063bc:	680b      	ldr	r3, [r1, #0]
 80063be:	1b5b      	subs	r3, r3, r5
 80063c0:	d41a      	bmi.n	80063f8 <_malloc_r+0x90>
 80063c2:	2b0b      	cmp	r3, #11
 80063c4:	d90f      	bls.n	80063e6 <_malloc_r+0x7e>
 80063c6:	600b      	str	r3, [r1, #0]
 80063c8:	18cc      	adds	r4, r1, r3
 80063ca:	50cd      	str	r5, [r1, r3]
 80063cc:	4630      	mov	r0, r6
 80063ce:	f000 f860 	bl	8006492 <__malloc_unlock>
 80063d2:	f104 000b 	add.w	r0, r4, #11
 80063d6:	1d23      	adds	r3, r4, #4
 80063d8:	f020 0007 	bic.w	r0, r0, #7
 80063dc:	1ac3      	subs	r3, r0, r3
 80063de:	d01b      	beq.n	8006418 <_malloc_r+0xb0>
 80063e0:	425a      	negs	r2, r3
 80063e2:	50e2      	str	r2, [r4, r3]
 80063e4:	bd70      	pop	{r4, r5, r6, pc}
 80063e6:	428c      	cmp	r4, r1
 80063e8:	bf0b      	itete	eq
 80063ea:	6863      	ldreq	r3, [r4, #4]
 80063ec:	684b      	ldrne	r3, [r1, #4]
 80063ee:	6013      	streq	r3, [r2, #0]
 80063f0:	6063      	strne	r3, [r4, #4]
 80063f2:	bf18      	it	ne
 80063f4:	460c      	movne	r4, r1
 80063f6:	e7e9      	b.n	80063cc <_malloc_r+0x64>
 80063f8:	460c      	mov	r4, r1
 80063fa:	6849      	ldr	r1, [r1, #4]
 80063fc:	e7ca      	b.n	8006394 <_malloc_r+0x2c>
 80063fe:	1cc4      	adds	r4, r0, #3
 8006400:	f024 0403 	bic.w	r4, r4, #3
 8006404:	42a0      	cmp	r0, r4
 8006406:	d005      	beq.n	8006414 <_malloc_r+0xac>
 8006408:	1a21      	subs	r1, r4, r0
 800640a:	4630      	mov	r0, r6
 800640c:	f000 f830 	bl	8006470 <_sbrk_r>
 8006410:	3001      	adds	r0, #1
 8006412:	d0cd      	beq.n	80063b0 <_malloc_r+0x48>
 8006414:	6025      	str	r5, [r4, #0]
 8006416:	e7d9      	b.n	80063cc <_malloc_r+0x64>
 8006418:	bd70      	pop	{r4, r5, r6, pc}
 800641a:	bf00      	nop
 800641c:	20000484 	.word	0x20000484
 8006420:	20000488 	.word	0x20000488

08006424 <_realloc_r>:
 8006424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006426:	4607      	mov	r7, r0
 8006428:	4614      	mov	r4, r2
 800642a:	460e      	mov	r6, r1
 800642c:	b921      	cbnz	r1, 8006438 <_realloc_r+0x14>
 800642e:	4611      	mov	r1, r2
 8006430:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006434:	f7ff bf98 	b.w	8006368 <_malloc_r>
 8006438:	b922      	cbnz	r2, 8006444 <_realloc_r+0x20>
 800643a:	f7ff ff49 	bl	80062d0 <_free_r>
 800643e:	4625      	mov	r5, r4
 8006440:	4628      	mov	r0, r5
 8006442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006444:	f000 f826 	bl	8006494 <_malloc_usable_size_r>
 8006448:	4284      	cmp	r4, r0
 800644a:	d90f      	bls.n	800646c <_realloc_r+0x48>
 800644c:	4621      	mov	r1, r4
 800644e:	4638      	mov	r0, r7
 8006450:	f7ff ff8a 	bl	8006368 <_malloc_r>
 8006454:	4605      	mov	r5, r0
 8006456:	2800      	cmp	r0, #0
 8006458:	d0f2      	beq.n	8006440 <_realloc_r+0x1c>
 800645a:	4631      	mov	r1, r6
 800645c:	4622      	mov	r2, r4
 800645e:	f7ff ff11 	bl	8006284 <memcpy>
 8006462:	4631      	mov	r1, r6
 8006464:	4638      	mov	r0, r7
 8006466:	f7ff ff33 	bl	80062d0 <_free_r>
 800646a:	e7e9      	b.n	8006440 <_realloc_r+0x1c>
 800646c:	4635      	mov	r5, r6
 800646e:	e7e7      	b.n	8006440 <_realloc_r+0x1c>

08006470 <_sbrk_r>:
 8006470:	b538      	push	{r3, r4, r5, lr}
 8006472:	2300      	movs	r3, #0
 8006474:	4c05      	ldr	r4, [pc, #20]	; (800648c <_sbrk_r+0x1c>)
 8006476:	4605      	mov	r5, r0
 8006478:	4608      	mov	r0, r1
 800647a:	6023      	str	r3, [r4, #0]
 800647c:	f000 f814 	bl	80064a8 <_sbrk>
 8006480:	1c43      	adds	r3, r0, #1
 8006482:	d102      	bne.n	800648a <_sbrk_r+0x1a>
 8006484:	6823      	ldr	r3, [r4, #0]
 8006486:	b103      	cbz	r3, 800648a <_sbrk_r+0x1a>
 8006488:	602b      	str	r3, [r5, #0]
 800648a:	bd38      	pop	{r3, r4, r5, pc}
 800648c:	20000820 	.word	0x20000820

08006490 <__malloc_lock>:
 8006490:	4770      	bx	lr

08006492 <__malloc_unlock>:
 8006492:	4770      	bx	lr

08006494 <_malloc_usable_size_r>:
 8006494:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8006498:	2800      	cmp	r0, #0
 800649a:	f1a0 0004 	sub.w	r0, r0, #4
 800649e:	bfbc      	itt	lt
 80064a0:	580b      	ldrlt	r3, [r1, r0]
 80064a2:	18c0      	addlt	r0, r0, r3
 80064a4:	4770      	bx	lr
	...

080064a8 <_sbrk>:
 80064a8:	4b04      	ldr	r3, [pc, #16]	; (80064bc <_sbrk+0x14>)
 80064aa:	4602      	mov	r2, r0
 80064ac:	6819      	ldr	r1, [r3, #0]
 80064ae:	b909      	cbnz	r1, 80064b4 <_sbrk+0xc>
 80064b0:	4903      	ldr	r1, [pc, #12]	; (80064c0 <_sbrk+0x18>)
 80064b2:	6019      	str	r1, [r3, #0]
 80064b4:	6818      	ldr	r0, [r3, #0]
 80064b6:	4402      	add	r2, r0
 80064b8:	601a      	str	r2, [r3, #0]
 80064ba:	4770      	bx	lr
 80064bc:	2000048c 	.word	0x2000048c
 80064c0:	20000824 	.word	0x20000824

080064c4 <_init>:
 80064c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064c6:	bf00      	nop
 80064c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064ca:	bc08      	pop	{r3}
 80064cc:	469e      	mov	lr, r3
 80064ce:	4770      	bx	lr

080064d0 <_fini>:
 80064d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064d2:	bf00      	nop
 80064d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064d6:	bc08      	pop	{r3}
 80064d8:	469e      	mov	lr, r3
 80064da:	4770      	bx	lr
