library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Counter is 
	
	port( reset : in std_logic;
			clk : in std_logic;
			enable : in std_logic;
			count : out std_logic_vector(3 downto 0));
end Counter;

architecture Behavioral of Count is

	signal s_count : unsigned(3 downto 0);
	
begin
	process(clk)
	begin
		
		if(rising_edge(clk)) then
			if (reset = '1') then
				s_count <= (others => '0'));
				
			elsif (enable = '1') then
				if (count = "1100") then
					s_count <= (others => '0'));
				else 
					s_count <= s_count + 1;
				end if;
					
			end if;
		end if;
		
	end process;
	
	count <= std_logic_vector(s_count);
	
end Behavioral;	