Execute     source -notrace -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.159 sec.
INFO-FLOW: Workspace C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls opened at Sun Nov 16 15:58:02 +0100 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.183 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(7)
Execute     add_files C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/FIR_HLS.cpp 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/FIR_HLS.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(8)
Execute     add_files C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/FIR_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/FIR_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../../Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(9)
Execute     add_files C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(10)
Execute     add_files -tb C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/FIR_HLS_TB.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/FIR_HLS_TB.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(11)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(12)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=Direct_FIR_SRL' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=Direct_FIR_SRL' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(13)
Execute     set_top Direct_FIR_SRL 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(1)
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/AMD/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/AMD/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.351 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.483 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.display_name=Direct_FIR_SRL' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=Direct_FIR_SRL' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(14)
Execute     config_export -display_name=Direct_FIR_SRL 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.552 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.256 seconds; current allocated memory: 273.141 MB.
Execute       set_directive_top Direct_FIR_SRL -name=Direct_FIR_SRL 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'FIR_HLS.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling FIR_HLS.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang FIR_HLS.cpp -foptimization-record-file=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/AMD/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMD/Vitis/2024.2/common/technology/autopilot -I C:/AMD/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.cpp.clang.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/clang.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/.systemc_flag -fix-errors C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.589 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/all.directive.json -fix-errors C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.886 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.044 sec.
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMD/Vitis/2024.2/common/technology/autopilot -I C:/AMD/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.bc {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5584] there are more than one pragma inline in the function scope, ignore the pragma  (C:/AMD/Vitis/2024.2/common/technology/autopilot\ap_shift_reg.h:47:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.238 seconds; current allocated memory: 276.152 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.g.bc"  
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/FIR_HLS.g.bc -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.0.bc > C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/AMD/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/AMD/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.559 sec.
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Direct_FIR_SRL -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Direct_FIR_SRL -reflow-float-conversion -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.77 sec.
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Direct_FIR_SRL 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Direct_FIR_SRL -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Direct_FIR_SRL -mllvm -hls-db-dir -mllvm C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c 2> C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 532 Compile/Link C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 532 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 13,280 Unroll/Inline (step 1) C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,280 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,106 Unroll/Inline (step 2) C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,106 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,332 Unroll/Inline (step 3) C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,332 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,332 Unroll/Inline (step 4) C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,332 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,332 Array/Struct (step 1) C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,332 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,332 Array/Struct (step 2) C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,332 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,332 Array/Struct (step 3) C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,332 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,332 Array/Struct (step 4) C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,332 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,332 Array/Struct (step 5) C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,332 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,332 Performance (step 1) C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,332 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,332 Performance (step 2) C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,332 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,332 Performance (step 3) C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,332 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,332 Performance (step 4) C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,332 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,333 HW Transforms (step 1) C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,333 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,115 HW Transforms (step 2) C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,115 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 1.66 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_17_1' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:17:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (FIR_HLS.cpp:17:19) in function 'Direct_FIR_SRL' completely with a factor of 391 (FIR_HLS.cpp:6:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.551 seconds; current allocated memory: 277.914 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 277.914 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Direct_FIR_SRL -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.0.bc -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.113 seconds; current allocated memory: 285.422 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.1.bc -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.311 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.2.prechk.bc -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 287.840 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.g.1.bc to C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.o.1.bc -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.398 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.o.1.tmp.bc -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'Direct_FIR_SRL' (FIR_HLS.cpp:6:30)...204 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 310.797 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.o.2.bc -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 1.743 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.o.3.bc -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.212 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.956 seconds; current allocated memory: 341.738 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.886 sec.
Command     elaborate done; 17.703 sec.
Execute     ap_eval exec zip -j C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.148 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Direct_FIR_SRL' ...
Execute       ap_set_top_model Direct_FIR_SRL 
Execute       get_model_list Direct_FIR_SRL -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Direct_FIR_SRL 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list Direct_FIR_SRL -filter all-wo-channel 
INFO-FLOW: Model list for configure: Direct_FIR_SRL
INFO-FLOW: Configuring Module : Direct_FIR_SRL ...
Execute       set_default_model Direct_FIR_SRL 
Execute       apply_spec_resource_limit Direct_FIR_SRL 
INFO-FLOW: Model list for preprocess: Direct_FIR_SRL
INFO-FLOW: Preprocessing Module: Direct_FIR_SRL ...
Execute       set_default_model Direct_FIR_SRL 
Execute       cdfg_preprocess -model Direct_FIR_SRL 
Execute       rtl_gen_preprocess Direct_FIR_SRL 
INFO-FLOW: Model list for synthesis: Direct_FIR_SRL
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Direct_FIR_SRL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Direct_FIR_SRL 
Execute       schedule -model Direct_FIR_SRL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp436) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp428) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp420) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp408) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp138) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'Direct_FIR_SRL'.
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_s', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_1', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_2', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_3', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_129', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_192', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_224', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_240', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_248', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_252', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_254', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_255', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'Direct_FIR_SRL': unable to pipeline.
INFO: [SCHED 204-61] Pipelining function 'Direct_FIR_SRL'.
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_s', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_1', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_2', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_3', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_129', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_192', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_224', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_240', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_248', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_252', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_254', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
WARNING: [HLS 200-880] The II Violation in module 'Direct_FIR_SRL' (function 'Direct_FIR_SRL'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'memshiftread' operation 16 bit ('p_255', FIR_HLS.cpp:18) and 'memshiftread' operation 16 bit ('p_0774_0_0_0', FIR_HLS.cpp:15).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'Direct_FIR_SRL': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 7.253 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 7.461 seconds; current allocated memory: 351.938 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.166 sec.
Execute       db_write -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.sched.adb -f 
Command       db_write done; 0.277 sec.
INFO-FLOW: Finish scheduling Direct_FIR_SRL.
Execute       set_default_model Direct_FIR_SRL 
Execute       bind -model Direct_FIR_SRL 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.403 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.848 seconds; current allocated memory: 353.738 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.183 sec.
Execute       db_write -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.bind.adb -f 
Command       db_write done; 0.552 sec.
INFO-FLOW: Finish binding Direct_FIR_SRL.
Execute       get_model_list Direct_FIR_SRL -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Direct_FIR_SRL 
INFO-FLOW: Model list for RTL generation: Direct_FIR_SRL
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Direct_FIR_SRL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Direct_FIR_SRL -top_prefix  -sub_prefix Direct_FIR_SRL_ -mg_file C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Direct_FIR_SRL/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Direct_FIR_SRL/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'Direct_FIR_SRL' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_10ns_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_10ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_10s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_11ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_11s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_11s_28_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_12s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_13ns_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_13ns_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_8ns_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_8s_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_9ns_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_9s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_17s_17s_9s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_17s_18s_6ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_18s_18s_7ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10ns_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_26s_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_27s_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11ns_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11s_26s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11s_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11s_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_12ns_30s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_12s_29s_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_13ns_26s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_13ns_31s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_14ns_30s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_6ns_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_24s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_20s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_26s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_27s_27_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_7ns_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_7s_22s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_8s_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_9s_24s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_9s_26s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_18s_7ns_27s_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_18s_16s_8ns_26s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_18s_16s_9ns_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_19s_16s_6ns_25s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_18s_16s_5ns_22s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_18s_16s_5ns_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_19s_16s_6ns_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_10s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_7ns_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_19s_8ns_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_19s_8ns_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Direct_FIR_SRL'.
Command       create_rtl_model done; 3.791 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.578 seconds; current allocated memory: 374.652 MB.
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.rtl_wrap.cfg.tcl 
Execute       gen_rtl Direct_FIR_SRL -istop -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/vhdl/Direct_FIR_SRL 
Command       gen_rtl done; 0.177 sec.
Execute       gen_rtl Direct_FIR_SRL -istop -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/verilog/Direct_FIR_SRL 
Command       gen_rtl done; 0.124 sec.
Execute       syn_report -csynth -model Direct_FIR_SRL -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/Direct_FIR_SRL_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model Direct_FIR_SRL -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/Direct_FIR_SRL_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model Direct_FIR_SRL -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.219 sec.
Execute       db_write -model Direct_FIR_SRL -f -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.adb 
Command       db_write done; 0.384 sec.
Execute       db_write -model Direct_FIR_SRL -bindview -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Direct_FIR_SRL -p C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL 
Execute       export_constraint_db -f -tool general -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.constraint.tcl 
Execute       syn_report -designview -model Direct_FIR_SRL -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.design.xml 
Execute       syn_report -csynthDesign -model Direct_FIR_SRL -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth.rpt -MHOut C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model Direct_FIR_SRL -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Direct_FIR_SRL -o C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.protoinst 
Execute       sc_get_clocks Direct_FIR_SRL 
Execute       sc_get_portdomain Direct_FIR_SRL 
INFO-FLOW: Model list for RTL component generation: Direct_FIR_SRL
INFO-FLOW: Handling components in module [Direct_FIR_SRL] ... 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.compgen.tcl 
INFO-FLOW: Found component Direct_FIR_SRL_mul_16s_10s_26_1_1.
INFO-FLOW: Append model Direct_FIR_SRL_mul_16s_10s_26_1_1
INFO-FLOW: Found component Direct_FIR_SRL_mul_19s_8ns_26_1_1.
INFO-FLOW: Append model Direct_FIR_SRL_mul_19s_8ns_26_1_1
INFO-FLOW: Found component Direct_FIR_SRL_mul_19s_8ns_27_1_1.
INFO-FLOW: Append model Direct_FIR_SRL_mul_19s_8ns_27_1_1
INFO-FLOW: Found component Direct_FIR_SRL_mul_18s_7ns_25_1_1.
INFO-FLOW: Append model Direct_FIR_SRL_mul_18s_7ns_25_1_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_26s_30_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_26s_30_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_14ns_30s_32_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_14ns_30s_32_4_1
INFO-FLOW: Found component Direct_FIR_SRL_am_addmul_16s_16s_13ns_31_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_am_addmul_16s_16s_13ns_31_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_31s_31_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_31s_31_4_1
INFO-FLOW: Found component Direct_FIR_SRL_am_addmul_16s_16s_13ns_30_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_am_addmul_16s_16s_13ns_30_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_12ns_30s_30_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_12ns_30s_30_4_1
INFO-FLOW: Found component Direct_FIR_SRL_am_addmul_16s_16s_11ns_28_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_am_addmul_16s_16s_11ns_28_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_28s_28_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_28s_28_4_1
INFO-FLOW: Found component Direct_FIR_SRL_am_addmul_16s_16s_12s_29_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_am_addmul_16s_16s_12s_29_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_29s_29_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_29s_29_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_12s_29s_29_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_12s_29s_29_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_20s_26_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_20s_26_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_26s_28_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_26s_28_4_1
INFO-FLOW: Found component Direct_FIR_SRL_am_addmul_16s_16s_10ns_28_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_am_addmul_16s_16s_10ns_28_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_11ns_28s_28_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_11ns_28s_28_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_10ns_28s_28_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_10ns_28s_28_4_1
INFO-FLOW: Found component Direct_FIR_SRL_am_addmul_16s_16s_10ns_27_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_am_addmul_16s_16s_10ns_27_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_27s_27_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_27s_27_4_1
INFO-FLOW: Found component Direct_FIR_SRL_am_addmul_16s_16s_11s_28_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_am_addmul_16s_16s_11s_28_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_28s_28_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_28s_28_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_28s_28_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_28s_28_4_1
INFO-FLOW: Found component Direct_FIR_SRL_am_addmul_16s_16s_11s_27_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_am_addmul_16s_16s_11s_27_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_27_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_27_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_25s_26_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_25s_26_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_26s_27_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_26s_27_4_1
INFO-FLOW: Found component Direct_FIR_SRL_am_addmul_16s_16s_10s_27_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_am_addmul_16s_16s_10s_27_4_1
INFO-FLOW: Found component Direct_FIR_SRL_am_addmul_16s_16s_9ns_27_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_am_addmul_16s_16s_9ns_27_4_1
INFO-FLOW: Found component Direct_FIR_SRL_am_addmul_16s_16s_9s_26_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_am_addmul_16s_16s_9s_26_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_26s_26_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_26s_26_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_26s_27_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_26s_27_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_28_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_28_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_27s_27_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_27s_27_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_18s_16s_9ns_27s_27_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_18s_16s_9ns_27s_27_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_26_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_26_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_26s_26_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_26s_26_4_1
INFO-FLOW: Found component Direct_FIR_SRL_am_addmul_16s_16s_8ns_26_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_am_addmul_16s_16s_8ns_26_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_26s_26_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_26s_26_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_26s_27_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_26s_27_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_24s_26_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_24s_26_4_1
INFO-FLOW: Found component Direct_FIR_SRL_am_addmul_17s_17s_9s_27_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_am_addmul_17s_17s_9s_27_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_27s_27_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_27s_27_4_1
INFO-FLOW: Found component Direct_FIR_SRL_am_addmul_16s_16s_8s_25_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_am_addmul_16s_16s_8s_25_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_25_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_25_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_18s_16s_8ns_26s_27_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_18s_16s_8ns_26s_27_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_25s_25_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_25s_25_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_25s_26_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_25s_26_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_8s_26s_26_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_8s_26s_26_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_17s_18s_7ns_27s_27_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_17s_18s_7ns_27s_27_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_17s_17s_8s_25s_26_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_17s_17s_8s_25s_26_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_17s_17s_7s_22s_24_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_17s_17s_7s_22s_24_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_24s_25_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_24s_25_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_19s_16s_6ns_25s_26_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_19s_16s_6ns_25s_26_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_submuladd_19s_16s_6ns_25s_25_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_submuladd_19s_16s_6ns_25s_25_4_1
INFO-FLOW: Found component Direct_FIR_SRL_am_addmul_17s_18s_6ns_25_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_am_addmul_17s_18s_6ns_25_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_16s_16s_6ns_25s_25_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_16s_16s_6ns_25s_25_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_24s_24_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_24s_24_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_22s_23_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_22s_23_4_1
INFO-FLOW: Found component Direct_FIR_SRL_ama_addmuladd_17s_17s_7ns_26s_26_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_ama_addmuladd_17s_17s_7ns_26s_26_4_1
INFO-FLOW: Found component Direct_FIR_SRL_am_addmul_18s_18s_7ns_27_4_1.
INFO-FLOW: Append model Direct_FIR_SRL_am_addmul_18s_18s_7ns_27_4_1
INFO-FLOW: Found component Direct_FIR_SRL_fir_shiftreg_V_SHIFTREG_AUTO_0R0W.
INFO-FLOW: Append model Direct_FIR_SRL_fir_shiftreg_V_SHIFTREG_AUTO_0R0W
INFO-FLOW: Found component Direct_FIR_SRL_regslice_both.
INFO-FLOW: Append model Direct_FIR_SRL_regslice_both
INFO-FLOW: Found component Direct_FIR_SRL_regslice_both.
INFO-FLOW: Append model Direct_FIR_SRL_regslice_both
INFO-FLOW: Append model Direct_FIR_SRL
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Direct_FIR_SRL_mul_16s_10s_26_1_1 Direct_FIR_SRL_mul_19s_8ns_26_1_1 Direct_FIR_SRL_mul_19s_8ns_27_1_1 Direct_FIR_SRL_mul_18s_7ns_25_1_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_26s_30_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_14ns_30s_32_4_1 Direct_FIR_SRL_am_addmul_16s_16s_13ns_31_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_31s_31_4_1 Direct_FIR_SRL_am_addmul_16s_16s_13ns_30_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_12ns_30s_30_4_1 Direct_FIR_SRL_am_addmul_16s_16s_11ns_28_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_28s_28_4_1 Direct_FIR_SRL_am_addmul_16s_16s_12s_29_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_29s_29_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_12s_29s_29_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_20s_26_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_26s_28_4_1 Direct_FIR_SRL_am_addmul_16s_16s_10ns_28_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_11ns_28s_28_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_10ns_28s_28_4_1 Direct_FIR_SRL_am_addmul_16s_16s_10ns_27_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_27s_27_4_1 Direct_FIR_SRL_am_addmul_16s_16s_11s_28_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_28s_28_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_28s_28_4_1 Direct_FIR_SRL_am_addmul_16s_16s_11s_27_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_27_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_25s_26_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_26s_27_4_1 Direct_FIR_SRL_am_addmul_16s_16s_10s_27_4_1 Direct_FIR_SRL_am_addmul_16s_16s_9ns_27_4_1 Direct_FIR_SRL_am_addmul_16s_16s_9s_26_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_26s_26_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_26s_27_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_28_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_27s_27_4_1 Direct_FIR_SRL_ama_addmuladd_18s_16s_9ns_27s_27_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_26_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_26s_26_4_1 Direct_FIR_SRL_am_addmul_16s_16s_8ns_26_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_26s_26_4_1 Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_26s_27_4_1 Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_24s_26_4_1 Direct_FIR_SRL_am_addmul_17s_17s_9s_27_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_27s_27_4_1 Direct_FIR_SRL_am_addmul_16s_16s_8s_25_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_25_4_1 Direct_FIR_SRL_ama_addmuladd_18s_16s_8ns_26s_27_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_25s_25_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_25s_26_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_8s_26s_26_4_1 Direct_FIR_SRL_ama_addmuladd_17s_18s_7ns_27s_27_4_1 Direct_FIR_SRL_ama_addmuladd_17s_17s_8s_25s_26_4_1 Direct_FIR_SRL_ama_addmuladd_17s_17s_7s_22s_24_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_24s_25_4_1 Direct_FIR_SRL_ama_addmuladd_19s_16s_6ns_25s_26_4_1 Direct_FIR_SRL_ama_submuladd_19s_16s_6ns_25s_25_4_1 Direct_FIR_SRL_am_addmul_17s_18s_6ns_25_4_1 Direct_FIR_SRL_ama_addmuladd_16s_16s_6ns_25s_25_4_1 Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_24s_24_4_1 Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_22s_23_4_1 Direct_FIR_SRL_ama_addmuladd_17s_17s_7ns_26s_26_4_1 Direct_FIR_SRL_am_addmul_18s_18s_7ns_27_4_1 Direct_FIR_SRL_fir_shiftreg_V_SHIFTREG_AUTO_0R0W Direct_FIR_SRL_regslice_both Direct_FIR_SRL_regslice_both Direct_FIR_SRL
INFO-FLOW: Generating C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Direct_FIR_SRL_mul_16s_10s_26_1_1
INFO-FLOW: To file: write model Direct_FIR_SRL_mul_19s_8ns_26_1_1
INFO-FLOW: To file: write model Direct_FIR_SRL_mul_19s_8ns_27_1_1
INFO-FLOW: To file: write model Direct_FIR_SRL_mul_18s_7ns_25_1_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_26s_30_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_14ns_30s_32_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_am_addmul_16s_16s_13ns_31_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_31s_31_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_am_addmul_16s_16s_13ns_30_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_12ns_30s_30_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_am_addmul_16s_16s_11ns_28_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_28s_28_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_am_addmul_16s_16s_12s_29_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_29s_29_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_12s_29s_29_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_20s_26_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_26s_28_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_am_addmul_16s_16s_10ns_28_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_11ns_28s_28_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_10ns_28s_28_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_am_addmul_16s_16s_10ns_27_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_27s_27_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_am_addmul_16s_16s_11s_28_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_28s_28_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_28s_28_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_am_addmul_16s_16s_11s_27_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_27_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_25s_26_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_26s_27_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_am_addmul_16s_16s_10s_27_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_am_addmul_16s_16s_9ns_27_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_am_addmul_16s_16s_9s_26_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_26s_26_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_26s_27_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_28_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_27s_27_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_18s_16s_9ns_27s_27_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_26_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_26s_26_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_am_addmul_16s_16s_8ns_26_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_26s_26_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_26s_27_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_24s_26_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_am_addmul_17s_17s_9s_27_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_27s_27_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_am_addmul_16s_16s_8s_25_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_25_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_18s_16s_8ns_26s_27_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_25s_25_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_25s_26_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_8s_26s_26_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_17s_18s_7ns_27s_27_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_17s_17s_8s_25s_26_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_17s_17s_7s_22s_24_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_24s_25_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_19s_16s_6ns_25s_26_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_submuladd_19s_16s_6ns_25s_25_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_am_addmul_17s_18s_6ns_25_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_16s_16s_6ns_25s_25_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_24s_24_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_22s_23_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_ama_addmuladd_17s_17s_7ns_26s_26_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_am_addmul_18s_18s_7ns_27_4_1
INFO-FLOW: To file: write model Direct_FIR_SRL_fir_shiftreg_V_SHIFTREG_AUTO_0R0W
INFO-FLOW: To file: write model Direct_FIR_SRL_regslice_both
INFO-FLOW: To file: write model Direct_FIR_SRL_regslice_both
INFO-FLOW: To file: write model Direct_FIR_SRL
INFO-FLOW: Generating C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.125 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/vhdl' dstVlogDir='C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/vlog' tclDir='C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db' modelList='Direct_FIR_SRL_mul_16s_10s_26_1_1
Direct_FIR_SRL_mul_19s_8ns_26_1_1
Direct_FIR_SRL_mul_19s_8ns_27_1_1
Direct_FIR_SRL_mul_18s_7ns_25_1_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_26s_30_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_14ns_30s_32_4_1
Direct_FIR_SRL_am_addmul_16s_16s_13ns_31_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_31s_31_4_1
Direct_FIR_SRL_am_addmul_16s_16s_13ns_30_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_12ns_30s_30_4_1
Direct_FIR_SRL_am_addmul_16s_16s_11ns_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_28s_28_4_1
Direct_FIR_SRL_am_addmul_16s_16s_12s_29_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_29s_29_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_12s_29s_29_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_20s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_26s_28_4_1
Direct_FIR_SRL_am_addmul_16s_16s_10ns_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_11ns_28s_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_10ns_28s_28_4_1
Direct_FIR_SRL_am_addmul_16s_16s_10ns_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_27s_27_4_1
Direct_FIR_SRL_am_addmul_16s_16s_11s_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_28s_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_28s_28_4_1
Direct_FIR_SRL_am_addmul_16s_16s_11s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_25s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_26s_27_4_1
Direct_FIR_SRL_am_addmul_16s_16s_10s_27_4_1
Direct_FIR_SRL_am_addmul_16s_16s_9ns_27_4_1
Direct_FIR_SRL_am_addmul_16s_16s_9s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_26s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_26s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_27s_27_4_1
Direct_FIR_SRL_ama_addmuladd_18s_16s_9ns_27s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_26s_26_4_1
Direct_FIR_SRL_am_addmul_16s_16s_8ns_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_26s_26_4_1
Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_26s_27_4_1
Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_24s_26_4_1
Direct_FIR_SRL_am_addmul_17s_17s_9s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_27s_27_4_1
Direct_FIR_SRL_am_addmul_16s_16s_8s_25_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_25_4_1
Direct_FIR_SRL_ama_addmuladd_18s_16s_8ns_26s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_25s_25_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_25s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_8s_26s_26_4_1
Direct_FIR_SRL_ama_addmuladd_17s_18s_7ns_27s_27_4_1
Direct_FIR_SRL_ama_addmuladd_17s_17s_8s_25s_26_4_1
Direct_FIR_SRL_ama_addmuladd_17s_17s_7s_22s_24_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_24s_25_4_1
Direct_FIR_SRL_ama_addmuladd_19s_16s_6ns_25s_26_4_1
Direct_FIR_SRL_ama_submuladd_19s_16s_6ns_25s_25_4_1
Direct_FIR_SRL_am_addmul_17s_18s_6ns_25_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_6ns_25s_25_4_1
Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_24s_24_4_1
Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_22s_23_4_1
Direct_FIR_SRL_ama_addmuladd_17s_17s_7ns_26s_26_4_1
Direct_FIR_SRL_am_addmul_18s_18s_7ns_27_4_1
Direct_FIR_SRL_fir_shiftreg_V_SHIFTREG_AUTO_0R0W
Direct_FIR_SRL_regslice_both
Direct_FIR_SRL_regslice_both
Direct_FIR_SRL
' expOnly='0'
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 5.689 seconds; current allocated memory: 407.434 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Direct_FIR_SRL_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Direct_FIR_SRL_mul_16s_10s_26_1_1
Direct_FIR_SRL_mul_19s_8ns_26_1_1
Direct_FIR_SRL_mul_19s_8ns_27_1_1
Direct_FIR_SRL_mul_18s_7ns_25_1_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_26s_30_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_14ns_30s_32_4_1
Direct_FIR_SRL_am_addmul_16s_16s_13ns_31_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_31s_31_4_1
Direct_FIR_SRL_am_addmul_16s_16s_13ns_30_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_12ns_30s_30_4_1
Direct_FIR_SRL_am_addmul_16s_16s_11ns_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_28s_28_4_1
Direct_FIR_SRL_am_addmul_16s_16s_12s_29_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_29s_29_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_12s_29s_29_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_20s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_26s_28_4_1
Direct_FIR_SRL_am_addmul_16s_16s_10ns_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_11ns_28s_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_10ns_28s_28_4_1
Direct_FIR_SRL_am_addmul_16s_16s_10ns_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_27s_27_4_1
Direct_FIR_SRL_am_addmul_16s_16s_11s_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_28s_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_28s_28_4_1
Direct_FIR_SRL_am_addmul_16s_16s_11s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_25s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_26s_27_4_1
Direct_FIR_SRL_am_addmul_16s_16s_10s_27_4_1
Direct_FIR_SRL_am_addmul_16s_16s_9ns_27_4_1
Direct_FIR_SRL_am_addmul_16s_16s_9s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_26s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_26s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_27s_27_4_1
Direct_FIR_SRL_ama_addmuladd_18s_16s_9ns_27s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_26s_26_4_1
Direct_FIR_SRL_am_addmul_16s_16s_8ns_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_26s_26_4_1
Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_26s_27_4_1
Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_24s_26_4_1
Direct_FIR_SRL_am_addmul_17s_17s_9s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_27s_27_4_1
Direct_FIR_SRL_am_addmul_16s_16s_8s_25_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_25_4_1
Direct_FIR_SRL_ama_addmuladd_18s_16s_8ns_26s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_25s_25_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_25s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_8s_26s_26_4_1
Direct_FIR_SRL_ama_addmuladd_17s_18s_7ns_27s_27_4_1
Direct_FIR_SRL_ama_addmuladd_17s_17s_8s_25s_26_4_1
Direct_FIR_SRL_ama_addmuladd_17s_17s_7s_22s_24_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_24s_25_4_1
Direct_FIR_SRL_ama_addmuladd_19s_16s_6ns_25s_26_4_1
Direct_FIR_SRL_ama_submuladd_19s_16s_6ns_25s_25_4_1
Direct_FIR_SRL_am_addmul_17s_18s_6ns_25_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_6ns_25s_25_4_1
Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_24s_24_4_1
Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_22s_23_4_1
Direct_FIR_SRL_ama_addmuladd_17s_17s_7ns_26s_26_4_1
Direct_FIR_SRL_am_addmul_18s_18s_7ns_27_4_1
Direct_FIR_SRL_fir_shiftreg_V_SHIFTREG_AUTO_0R0W
Direct_FIR_SRL_regslice_both
Direct_FIR_SRL_regslice_both
Direct_FIR_SRL
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.rtl_wrap.cfg.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.compgen.dataonly.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.constraint.tcl 
Execute       sc_get_clocks Direct_FIR_SRL 
Execute       source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST Direct_FIR_SRL MODULE2INSTS {Direct_FIR_SRL Direct_FIR_SRL} INST2MODULE {Direct_FIR_SRL Direct_FIR_SRL} INSTDATA {Direct_FIR_SRL {DEPTH 1 CHILDREN {}}} MODULEDATA {Direct_FIR_SRL {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_10s_26_1_1_U1 SOURCE FIR_HLS.cpp:18 VARIABLE FIR_accu32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_1549_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp12_fu_7104_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_9319_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp21_fu_2162_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_8ns_27_1_1_U3 SOURCE FIR_HLS.cpp:18 VARIABLE tmp28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3_fu_2357_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_3297_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_3307_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp17_fu_5907_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp18_fu_7544_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5_fu_7554_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp35_fu_7564_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp36_fu_7582_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp39_fu_1678_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp19_fu_1836_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp37_fu_7703_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp20_fu_7713_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72 SOURCE FIR_HLS.cpp:18 VARIABLE tmp45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72 SOURCE FIR_HLS.cpp:18 VARIABLE tmp45_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72 SOURCE FIR_HLS.cpp:18 VARIABLE tmp46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp55_fu_1701_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp56_fu_3165_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp38_fu_3175_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp58_fu_7515_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp67_fu_8240_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp57_fu_8250_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp53_fu_8260_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_neg975_fu_8278_p2 SOURCE FIR_HLS.cpp:18 VARIABLE p_neg975 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp59_fu_1301_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp60_fu_1978_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp68_fu_5607_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp71_fu_1632_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp72_fu_1655_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp69_fu_7756_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_10419_p3 SOURCE FIR_HLS.cpp:18 VARIABLE tmp78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp83_fu_1912_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp84_fu_1945_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp70_fu_6789_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_10430_p3 SOURCE FIR_HLS.cpp:18 VARIABLE tmp90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp80_fu_3396_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp79_fu_3406_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp82_fu_5307_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp81_fu_5317_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp95_fu_5327_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_fu_2195_p2 SOURCE FIR_HLS.cpp:18 VARIABLE sum LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_19s_8ns_26_1_1_U2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp109_fu_2508_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp97_fu_7257_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68 SOURCE FIR_HLS.cpp:18 VARIABLE tmp113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68 SOURCE FIR_HLS.cpp:18 VARIABLE tmp113_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68 SOURCE FIR_HLS.cpp:18 VARIABLE tmp114 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_fu_1427_p2 SOURCE FIR_HLS.cpp:18 VARIABLE sum1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp122_fu_8358_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_19s_16s_6ns_25s_25_4_1_U73 SOURCE FIR_HLS.cpp:18 VARIABLE tmp123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_submuladd_19s_16s_6ns_25s_25_4_1_U73 SOURCE FIR_HLS.cpp:18 VARIABLE tmp123_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_19s_16s_6ns_25s_25_4_1_U73 SOURCE FIR_HLS.cpp:18 VARIABLE tmp124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp99_fu_2597_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp98_fu_2607_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp101_fu_8628_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp100_fu_8638_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1294_fu_8648_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp1294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp133_fu_1516_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp107_fu_8734_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_17s_18s_6ns_25_4_1_U74 SOURCE FIR_HLS.cpp:18 VARIABLE tmp137 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_17s_18s_6ns_25_4_1_U74 SOURCE FIR_HLS.cpp:18 VARIABLE tmp137_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_17s_18s_6ns_25_4_1_U74 SOURCE FIR_HLS.cpp:18 VARIABLE tmp138 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp143_fu_1278_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_10400_p3 SOURCE FIR_HLS.cpp:18 VARIABLE tmp148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp115_fu_2847_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp108_fu_2857_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp117_fu_9581_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp116_fu_9591_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_18s_18s_7ns_27_4_1_U80 SOURCE FIR_HLS.cpp:18 VARIABLE tmp153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_18s_18s_7ns_27_4_1_U80 SOURCE FIR_HLS.cpp:18 VARIABLE tmp153_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_18s_18s_7ns_27_4_1_U80 SOURCE FIR_HLS.cpp:18 VARIABLE tmp154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp157_fu_2311_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp118_fu_9633_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81 SOURCE FIR_HLS.cpp:18 VARIABLE tmp161 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81 SOURCE FIR_HLS.cpp:18 VARIABLE tmp161_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81 SOURCE FIR_HLS.cpp:18 VARIABLE tmp162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp119_fu_3208_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp125_fu_5454_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp165_fu_5464_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_10111_p3 SOURCE FIR_HLS.cpp:18 VARIABLE tmp166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp169_fu_3129_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp170_fu_5262_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48 SOURCE FIR_HLS.cpp:18 VARIABLE tmp171 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48 SOURCE FIR_HLS.cpp:18 VARIABLE tmp171_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48 SOURCE FIR_HLS.cpp:18 VARIABLE tmp172 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp126_fu_3330_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp127_fu_5764_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_9s_26s_27_4_1_U55 SOURCE FIR_HLS.cpp:18 VARIABLE tmp175 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_17s_17s_9s_26s_27_4_1_U55 SOURCE FIR_HLS.cpp:18 VARIABLE tmp175_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_17s_17s_9s_26s_27_4_1_U55 SOURCE FIR_HLS.cpp:18 VARIABLE tmp176 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp128_fu_3429_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp129_fu_6073_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_9s_24s_26_4_1_U58 SOURCE FIR_HLS.cpp:18 VARIABLE tmp179 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_17s_17s_9s_24s_26_4_1_U58 SOURCE FIR_HLS.cpp:18 VARIABLE tmp179_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_17s_17s_9s_24s_26_4_1_U58 SOURCE FIR_HLS.cpp:18 VARIABLE tmp180 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp131_fu_3076_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp132_fu_6103_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_17s_17s_9s_27_4_1_U59 SOURCE FIR_HLS.cpp:18 VARIABLE tmp183 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_17s_17s_9s_27_4_1_U59 SOURCE FIR_HLS.cpp:18 VARIABLE tmp183_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_17s_17s_9s_27_4_1_U59 SOURCE FIR_HLS.cpp:18 VARIABLE tmp184 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp139_fu_3271_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp140_fu_6316_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp187_fu_6326_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_10272_p30 SOURCE FIR_HLS.cpp:18 VARIABLE tmp188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp191_fu_2663_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp192_fu_6179_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63 SOURCE FIR_HLS.cpp:18 VARIABLE tmp193 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63 SOURCE FIR_HLS.cpp:18 VARIABLE tmp193_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63 SOURCE FIR_HLS.cpp:18 VARIABLE tmp194 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp197_fu_2781_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp141_fu_2531_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp142_fu_6724_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp203_fu_6734_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp155_fu_3053_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp156_fu_7051_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp207_fu_7061_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp208_fu_7148_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp211_fu_2452_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp217_fu_3030_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_7ns_25_1_1_U4 SOURCE FIR_HLS.cpp:18 VARIABLE tmp220 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp167_fu_3602_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp168_fu_7442_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_25s_26_4_1_U69 SOURCE FIR_HLS.cpp:18 VARIABLE tmp223 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_25s_26_4_1_U69 SOURCE FIR_HLS.cpp:18 VARIABLE tmp223_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_25s_26_4_1_U69 SOURCE FIR_HLS.cpp:18 VARIABLE tmp224 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp189_fu_2630_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp190_fu_7919_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_7s_22s_24_4_1_U70 SOURCE FIR_HLS.cpp:18 VARIABLE tmp227 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_17s_17s_7s_22s_24_4_1_U70 SOURCE FIR_HLS.cpp:18 VARIABLE tmp227_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_17s_17s_7s_22s_24_4_1_U70 SOURCE FIR_HLS.cpp:18 VARIABLE tmp228 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp195_fu_2001_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp196_fu_7987_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp231_fu_7997_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp232_fu_8027_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp209_fu_1770_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp210_fu_8070_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp235_fu_8080_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp236_fu_8156_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp239_fu_2485_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp245_fu_2334_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_7ns_25_1_1_U5 SOURCE FIR_HLS.cpp:18 VARIABLE tmp248 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp251_fu_2248_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp215_fu_2748_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp216_fu_8499_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp257_fu_8509_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp237_fu_2106_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp238_fu_8577_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp261_fu_8587_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp262_fu_8688_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp265_fu_1493_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp266_fu_8169_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_18s_16s_5ns_24s_24_4_1_U76 SOURCE FIR_HLS.cpp:18 VARIABLE tmp267 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_submuladd_18s_16s_5ns_24s_24_4_1_U76 SOURCE FIR_HLS.cpp:18 VARIABLE tmp267_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_18s_16s_5ns_24s_24_4_1_U76 SOURCE FIR_HLS.cpp:18 VARIABLE tmp268 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp271_fu_1859_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp274_fu_9004_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp277_fu_1747_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp278_fu_7789_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME ama_submuladd_18s_16s_5ns_22s_23_4_1_U77 SOURCE FIR_HLS.cpp:18 VARIABLE tmp279 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_submuladd_18s_16s_5ns_22s_23_4_1_U77 SOURCE FIR_HLS.cpp:18 VARIABLE tmp279_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_submuladd_18s_16s_5ns_22s_23_4_1_U77 SOURCE FIR_HLS.cpp:18 VARIABLE tmp280 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp243_fu_1724_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp244_fu_9054_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp283_fu_9064_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp284_fu_9098_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp249_fu_1470_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp250_fu_9111_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp287_fu_9121_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp288_fu_9166_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp291_fu_2129_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp263_fu_1324_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp264_fu_9278_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp297_fu_9288_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp298_fu_9383_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp269_fu_1803_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp270_fu_9447_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78 SOURCE FIR_HLS.cpp:18 VARIABLE tmp301 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78 SOURCE FIR_HLS.cpp:18 VARIABLE tmp301_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78 SOURCE FIR_HLS.cpp:18 VARIABLE tmp302 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7 SOURCE FIR_HLS.cpp:18 VARIABLE tmp303 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7 SOURCE FIR_HLS.cpp:18 VARIABLE tmp303_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7 SOURCE FIR_HLS.cpp:18 VARIABLE tmp304 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6 SOURCE FIR_HLS.cpp:18 VARIABLE tmp305 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6 SOURCE FIR_HLS.cpp:18 VARIABLE tmp305_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6 SOURCE FIR_HLS.cpp:18 VARIABLE tmp306 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_13ns_31_4_1_U8 SOURCE FIR_HLS.cpp:18 VARIABLE tmp307 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_13ns_31_4_1_U8 SOURCE FIR_HLS.cpp:18 VARIABLE tmp307_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_13ns_31_4_1_U8 SOURCE FIR_HLS.cpp:18 VARIABLE tmp308 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9 SOURCE FIR_HLS.cpp:18 VARIABLE tmp309 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9 SOURCE FIR_HLS.cpp:18 VARIABLE tmp309_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9 SOURCE FIR_HLS.cpp:18 VARIABLE tmp310 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_13ns_30_4_1_U10 SOURCE FIR_HLS.cpp:18 VARIABLE tmp311 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_13ns_30_4_1_U10 SOURCE FIR_HLS.cpp:18 VARIABLE tmp311_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_13ns_30_4_1_U10 SOURCE FIR_HLS.cpp:18 VARIABLE tmp312 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11 SOURCE FIR_HLS.cpp:18 VARIABLE tmp313 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11 SOURCE FIR_HLS.cpp:18 VARIABLE tmp313_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11 SOURCE FIR_HLS.cpp:18 VARIABLE tmp314 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_11ns_28_4_1_U12 SOURCE FIR_HLS.cpp:18 VARIABLE tmp315 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_11ns_28_4_1_U12 SOURCE FIR_HLS.cpp:18 VARIABLE tmp315_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_11ns_28_4_1_U12 SOURCE FIR_HLS.cpp:18 VARIABLE tmp316 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13 SOURCE FIR_HLS.cpp:18 VARIABLE tmp317 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13 SOURCE FIR_HLS.cpp:18 VARIABLE tmp317_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13 SOURCE FIR_HLS.cpp:18 VARIABLE tmp318 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13 SOURCE FIR_HLS.cpp:18 VARIABLE tmp318_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_29s_29_4_1_U15 SOURCE FIR_HLS.cpp:18 VARIABLE tmp319 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_29s_29_4_1_U15 SOURCE FIR_HLS.cpp:18 VARIABLE tmp319_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_29s_29_4_1_U15 SOURCE FIR_HLS.cpp:18 VARIABLE tmp320 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_29s_29_4_1_U15 SOURCE FIR_HLS.cpp:18 VARIABLE tmp320_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_12s_29_4_1_U14 SOURCE FIR_HLS.cpp:18 VARIABLE tmp321 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_12s_29_4_1_U14 SOURCE FIR_HLS.cpp:18 VARIABLE tmp321_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_12s_29_4_1_U14 SOURCE FIR_HLS.cpp:18 VARIABLE tmp322 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_12s_29_4_1_U16 SOURCE FIR_HLS.cpp:18 VARIABLE tmp323 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_12s_29_4_1_U16 SOURCE FIR_HLS.cpp:18 VARIABLE tmp323_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_12s_29_4_1_U16 SOURCE FIR_HLS.cpp:18 VARIABLE tmp324 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12s_29s_29_4_1_U17 SOURCE FIR_HLS.cpp:18 VARIABLE tmp325 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12s_29s_29_4_1_U17 SOURCE FIR_HLS.cpp:18 VARIABLE tmp325_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12s_29s_29_4_1_U17 SOURCE FIR_HLS.cpp:18 VARIABLE tmp326 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_12s_29_4_1_U18 SOURCE FIR_HLS.cpp:18 VARIABLE tmp327 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_12s_29_4_1_U18 SOURCE FIR_HLS.cpp:18 VARIABLE tmp327_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_12s_29_4_1_U18 SOURCE FIR_HLS.cpp:18 VARIABLE tmp328 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12s_29s_29_4_1_U19 SOURCE FIR_HLS.cpp:18 VARIABLE tmp329 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12s_29s_29_4_1_U19 SOURCE FIR_HLS.cpp:18 VARIABLE tmp329_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12s_29s_29_4_1_U19 SOURCE FIR_HLS.cpp:18 VARIABLE tmp330 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_26s_28_4_1_U21 SOURCE FIR_HLS.cpp:18 VARIABLE tmp331 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_26s_28_4_1_U21 SOURCE FIR_HLS.cpp:18 VARIABLE tmp331_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_26s_28_4_1_U21 SOURCE FIR_HLS.cpp:18 VARIABLE tmp332 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp333_fu_4142_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp334_fu_4241_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20 SOURCE FIR_HLS.cpp:18 VARIABLE tmp335 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20 SOURCE FIR_HLS.cpp:18 VARIABLE tmp335_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20 SOURCE FIR_HLS.cpp:18 VARIABLE tmp336 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_10ns_28_4_1_U22 SOURCE FIR_HLS.cpp:18 VARIABLE tmp337 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_10ns_28_4_1_U22 SOURCE FIR_HLS.cpp:18 VARIABLE tmp337_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_10ns_28_4_1_U22 SOURCE FIR_HLS.cpp:18 VARIABLE tmp338 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23 SOURCE FIR_HLS.cpp:18 VARIABLE tmp339 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23 SOURCE FIR_HLS.cpp:18 VARIABLE tmp339_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23 SOURCE FIR_HLS.cpp:18 VARIABLE tmp340 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp341_fu_4268_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_9899_p3 SOURCE FIR_HLS.cpp:18 VARIABLE tmp342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24 SOURCE FIR_HLS.cpp:18 VARIABLE tmp343 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24 SOURCE FIR_HLS.cpp:18 VARIABLE tmp343_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24 SOURCE FIR_HLS.cpp:18 VARIABLE tmp344 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_10ns_27_4_1_U25 SOURCE FIR_HLS.cpp:18 VARIABLE tmp345 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_10ns_27_4_1_U25 SOURCE FIR_HLS.cpp:18 VARIABLE tmp345_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_10ns_27_4_1_U25 SOURCE FIR_HLS.cpp:18 VARIABLE tmp346 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26 SOURCE FIR_HLS.cpp:18 VARIABLE tmp347 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26 SOURCE FIR_HLS.cpp:18 VARIABLE tmp347_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26 SOURCE FIR_HLS.cpp:18 VARIABLE tmp348 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_28s_28_4_1_U28 SOURCE FIR_HLS.cpp:18 VARIABLE tmp349 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_28s_28_4_1_U28 SOURCE FIR_HLS.cpp:18 VARIABLE tmp349_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_28s_28_4_1_U28 SOURCE FIR_HLS.cpp:18 VARIABLE tmp350 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_28s_28_4_1_U28 SOURCE FIR_HLS.cpp:18 VARIABLE tmp350_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_11s_28_4_1_U27 SOURCE FIR_HLS.cpp:18 VARIABLE tmp351 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_11s_28_4_1_U27 SOURCE FIR_HLS.cpp:18 VARIABLE tmp351_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_11s_28_4_1_U27 SOURCE FIR_HLS.cpp:18 VARIABLE tmp352 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_11s_28_4_1_U29 SOURCE FIR_HLS.cpp:18 VARIABLE tmp353 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_11s_28_4_1_U29 SOURCE FIR_HLS.cpp:18 VARIABLE tmp353_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_11s_28_4_1_U29 SOURCE FIR_HLS.cpp:18 VARIABLE tmp354 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_28s_28_4_1_U30 SOURCE FIR_HLS.cpp:18 VARIABLE tmp355 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_28s_28_4_1_U30 SOURCE FIR_HLS.cpp:18 VARIABLE tmp355_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_28s_28_4_1_U30 SOURCE FIR_HLS.cpp:18 VARIABLE tmp356 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_11s_27_4_1_U31 SOURCE FIR_HLS.cpp:18 VARIABLE tmp357 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_11s_27_4_1_U31 SOURCE FIR_HLS.cpp:18 VARIABLE tmp357_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_11s_27_4_1_U31 SOURCE FIR_HLS.cpp:18 VARIABLE tmp358 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U32 SOURCE FIR_HLS.cpp:18 VARIABLE tmp359 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U32 SOURCE FIR_HLS.cpp:18 VARIABLE tmp359_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U32 SOURCE FIR_HLS.cpp:18 VARIABLE tmp360 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp361_fu_4517_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp363_fu_4540_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp364_fu_4681_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33 SOURCE FIR_HLS.cpp:18 VARIABLE tmp365 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33 SOURCE FIR_HLS.cpp:18 VARIABLE tmp365_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33 SOURCE FIR_HLS.cpp:18 VARIABLE tmp366 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp367_fu_4636_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp368_fu_4713_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp369_fu_4723_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_10ns_27_4_1_U34 SOURCE FIR_HLS.cpp:18 VARIABLE tmp371 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_10ns_27_4_1_U34 SOURCE FIR_HLS.cpp:18 VARIABLE tmp371_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_10ns_27_4_1_U34 SOURCE FIR_HLS.cpp:18 VARIABLE tmp372 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35 SOURCE FIR_HLS.cpp:18 VARIABLE tmp373 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35 SOURCE FIR_HLS.cpp:18 VARIABLE tmp373_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35 SOURCE FIR_HLS.cpp:18 VARIABLE tmp374 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp375_fu_4863_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_10014_p30 SOURCE FIR_HLS.cpp:18 VARIABLE tmp376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_27_4_1_U36 SOURCE FIR_HLS.cpp:18 VARIABLE tmp377 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_27_4_1_U36 SOURCE FIR_HLS.cpp:18 VARIABLE tmp377_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_27_4_1_U36 SOURCE FIR_HLS.cpp:18 VARIABLE tmp378 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_10s_27_4_1_U37 SOURCE FIR_HLS.cpp:18 VARIABLE tmp379 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_10s_27_4_1_U37 SOURCE FIR_HLS.cpp:18 VARIABLE tmp379_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_10s_27_4_1_U37 SOURCE FIR_HLS.cpp:18 VARIABLE tmp380 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U38 SOURCE FIR_HLS.cpp:18 VARIABLE tmp381 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U38 SOURCE FIR_HLS.cpp:18 VARIABLE tmp381_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U38 SOURCE FIR_HLS.cpp:18 VARIABLE tmp382 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_27_4_1_U39 SOURCE FIR_HLS.cpp:18 VARIABLE tmp383 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_27_4_1_U39 SOURCE FIR_HLS.cpp:18 VARIABLE tmp383_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_27_4_1_U39 SOURCE FIR_HLS.cpp:18 VARIABLE tmp384 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp385_fu_5074_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_10043_p30 SOURCE FIR_HLS.cpp:18 VARIABLE tmp386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_9ns_27_4_1_U40 SOURCE FIR_HLS.cpp:18 VARIABLE tmp387 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_9ns_27_4_1_U40 SOURCE FIR_HLS.cpp:18 VARIABLE tmp387_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_9ns_27_4_1_U40 SOURCE FIR_HLS.cpp:18 VARIABLE tmp388 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41 SOURCE FIR_HLS.cpp:18 VARIABLE tmp389 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41 SOURCE FIR_HLS.cpp:18 VARIABLE tmp389_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41 SOURCE FIR_HLS.cpp:18 VARIABLE tmp390 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44 SOURCE FIR_HLS.cpp:18 VARIABLE tmp391 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44 SOURCE FIR_HLS.cpp:18 VARIABLE tmp391_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44 SOURCE FIR_HLS.cpp:18 VARIABLE tmp392 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43 SOURCE FIR_HLS.cpp:18 VARIABLE tmp393 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43 SOURCE FIR_HLS.cpp:18 VARIABLE tmp393_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43 SOURCE FIR_HLS.cpp:18 VARIABLE tmp394 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43 SOURCE FIR_HLS.cpp:18 VARIABLE tmp394_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_9s_26_4_1_U42 SOURCE FIR_HLS.cpp:18 VARIABLE tmp395 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_9s_26_4_1_U42 SOURCE FIR_HLS.cpp:18 VARIABLE tmp395_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_9s_26_4_1_U42 SOURCE FIR_HLS.cpp:18 VARIABLE tmp396 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 SOURCE FIR_HLS.cpp:18 VARIABLE tmp397 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 SOURCE FIR_HLS.cpp:18 VARIABLE tmp397_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 SOURCE FIR_HLS.cpp:18 VARIABLE tmp398 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 SOURCE FIR_HLS.cpp:18 VARIABLE tmp398_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46 SOURCE FIR_HLS.cpp:18 VARIABLE tmp399 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46 SOURCE FIR_HLS.cpp:18 VARIABLE tmp399_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46 SOURCE FIR_HLS.cpp:18 VARIABLE tmp400 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46 SOURCE FIR_HLS.cpp:18 VARIABLE tmp400_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_9ns_27_4_1_U47 SOURCE FIR_HLS.cpp:18 VARIABLE tmp401 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_9ns_27_4_1_U47 SOURCE FIR_HLS.cpp:18 VARIABLE tmp401_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_9ns_27_4_1_U47 SOURCE FIR_HLS.cpp:18 VARIABLE tmp402 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49 SOURCE FIR_HLS.cpp:18 VARIABLE tmp403 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49 SOURCE FIR_HLS.cpp:18 VARIABLE tmp403_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49 SOURCE FIR_HLS.cpp:18 VARIABLE tmp404 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp405_fu_5584_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_10139_p30 SOURCE FIR_HLS.cpp:18 VARIABLE tmp406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_9s_26_4_1_U50 SOURCE FIR_HLS.cpp:18 VARIABLE tmp407 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_9s_26_4_1_U50 SOURCE FIR_HLS.cpp:18 VARIABLE tmp407_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_9s_26_4_1_U50 SOURCE FIR_HLS.cpp:18 VARIABLE tmp408 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_26_4_1_U51 SOURCE FIR_HLS.cpp:18 VARIABLE tmp409 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_26_4_1_U51 SOURCE FIR_HLS.cpp:18 VARIABLE tmp409_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_26_4_1_U51 SOURCE FIR_HLS.cpp:18 VARIABLE tmp410 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_26_4_1_U52 SOURCE FIR_HLS.cpp:18 VARIABLE tmp411 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_26_4_1_U52 SOURCE FIR_HLS.cpp:18 VARIABLE tmp411_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_26_4_1_U52 SOURCE FIR_HLS.cpp:18 VARIABLE tmp412 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp413_fu_5741_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_10167_p3 SOURCE FIR_HLS.cpp:18 VARIABLE tmp414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_8ns_26_4_1_U53 SOURCE FIR_HLS.cpp:18 VARIABLE tmp415 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_8ns_26_4_1_U53 SOURCE FIR_HLS.cpp:18 VARIABLE tmp415_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_8ns_26_4_1_U53 SOURCE FIR_HLS.cpp:18 VARIABLE tmp416 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54 SOURCE FIR_HLS.cpp:18 VARIABLE tmp417 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54 SOURCE FIR_HLS.cpp:18 VARIABLE tmp417_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54 SOURCE FIR_HLS.cpp:18 VARIABLE tmp418 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_8ns_26_4_1_U56 SOURCE FIR_HLS.cpp:18 VARIABLE tmp419 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_8ns_26_4_1_U56 SOURCE FIR_HLS.cpp:18 VARIABLE tmp419_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_8ns_26_4_1_U56 SOURCE FIR_HLS.cpp:18 VARIABLE tmp420 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57 SOURCE FIR_HLS.cpp:18 VARIABLE tmp421 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57 SOURCE FIR_HLS.cpp:18 VARIABLE tmp421_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57 SOURCE FIR_HLS.cpp:18 VARIABLE tmp422 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp423_fu_6027_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp424_fu_6152_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_27s_27_4_1_U60 SOURCE FIR_HLS.cpp:18 VARIABLE tmp425 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_27s_27_4_1_U60 SOURCE FIR_HLS.cpp:18 VARIABLE tmp425_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_27s_27_4_1_U60 SOURCE FIR_HLS.cpp:18 VARIABLE tmp426 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_27s_27_4_1_U60 SOURCE FIR_HLS.cpp:18 VARIABLE tmp426_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_8s_25_4_1_U61 SOURCE FIR_HLS.cpp:18 VARIABLE tmp427 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_8s_25_4_1_U61 SOURCE FIR_HLS.cpp:18 VARIABLE tmp427_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_8s_25_4_1_U61 SOURCE FIR_HLS.cpp:18 VARIABLE tmp428 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62 SOURCE FIR_HLS.cpp:18 VARIABLE tmp429 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62 SOURCE FIR_HLS.cpp:18 VARIABLE tmp429_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62 SOURCE FIR_HLS.cpp:18 VARIABLE tmp430 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp431_fu_6531_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_25s_26_4_1_U66 SOURCE FIR_HLS.cpp:18 VARIABLE tmp433 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_25s_26_4_1_U66 SOURCE FIR_HLS.cpp:18 VARIABLE tmp433_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_25s_26_4_1_U66 SOURCE FIR_HLS.cpp:18 VARIABLE tmp434 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_8s_25_4_1_U64 SOURCE FIR_HLS.cpp:18 VARIABLE tmp435 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_8s_25_4_1_U64 SOURCE FIR_HLS.cpp:18 VARIABLE tmp435_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_8s_25_4_1_U64 SOURCE FIR_HLS.cpp:18 VARIABLE tmp436 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65 SOURCE FIR_HLS.cpp:18 VARIABLE tmp437 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65 SOURCE FIR_HLS.cpp:18 VARIABLE tmp437_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65 SOURCE FIR_HLS.cpp:18 VARIABLE tmp438 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp439_fu_6853_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp440_fu_6883_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_26s_26_4_1_U67 SOURCE FIR_HLS.cpp:18 VARIABLE tmp441 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_26s_26_4_1_U67 SOURCE FIR_HLS.cpp:18 VARIABLE tmp441_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_26s_26_4_1_U67 SOURCE FIR_HLS.cpp:18 VARIABLE tmp442 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_26s_26_4_1_U67 SOURCE FIR_HLS.cpp:18 VARIABLE tmp442_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp443_fu_7492_p2 SOURCE FIR_HLS.cpp:18 VARIABLE tmp443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71 SOURCE FIR_HLS.cpp:18 VARIABLE tmp445 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71 SOURCE FIR_HLS.cpp:18 VARIABLE tmp445_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71 SOURCE FIR_HLS.cpp:18 VARIABLE tmp446 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75 SOURCE FIR_HLS.cpp:18 VARIABLE tmp447 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75 SOURCE FIR_HLS.cpp:18 VARIABLE tmp447_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75 SOURCE FIR_HLS.cpp:18 VARIABLE tmp448 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75 SOURCE FIR_HLS.cpp:18 VARIABLE tmp448_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79 SOURCE FIR_HLS.cpp:18 VARIABLE tmp449 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79 SOURCE FIR_HLS.cpp:18 VARIABLE tmp449_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79 SOURCE FIR_HLS.cpp:18 VARIABLE tmp450 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79 SOURCE FIR_HLS.cpp:18 VARIABLE sext_ln18_380 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13ns_26s_30_4_1_U6 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14ns_30s_32_4_1_U7 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13ns_31s_31_4_1_U9 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_30s_30_4_1_U11 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_29s_29_4_1_U15 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_8_fu_4110_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12s_29s_29_4_1_U17 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12s_29s_29_4_1_U19 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_11_fu_4174_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_12_fu_4184_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_20s_26_4_1_U20 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_26s_28_4_1_U21 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11ns_28s_28_4_1_U23 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_28s_28_4_1_U24 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_18_fu_4375_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_19_fu_4385_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U26 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_28s_28_4_1_U28 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_22_fu_4495_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_28s_28_4_1_U30 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U32 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_25_fu_4583_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_26_fu_4593_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_27_fu_4603_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_25s_26_4_1_U33 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_30_fu_4823_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U35 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_27_4_1_U36 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U38 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_37_fu_5041_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_27_4_1_U39 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U41 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_40_fu_5186_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_41_fu_5196_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_42_fu_5206_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U43 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_26s_27_4_1_U44 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_44 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_27s_27_4_1_U46 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_47_fu_5535_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_48_fu_5544_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_18s_16s_9ns_27s_27_4_1_U48 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_25s_26_4_1_U49 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_26_4_1_U51 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_26s_26_4_1_U52 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_54_fu_5854_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_56_fu_5874_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_57_fu_5884_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U54 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_9s_26s_27_4_1_U55 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U57 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_9s_24s_26_4_1_U58 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_63_fu_6194_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_64_fu_6204_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_27s_27_4_1_U60 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_25s_25_4_1_U62 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_67_fu_6359_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_18s_16s_8ns_26s_27_4_1_U63 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_72_fu_6608_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_25s_25_4_1_U65 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_25s_26_4_1_U66 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8s_26s_26_4_1_U67 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_77_fu_7015_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_78_fu_7025_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_18s_7ns_27s_27_4_1_U68 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_81_fu_7353_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_25s_26_4_1_U69 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_82 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_84_fu_7633_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_85_fu_7642_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_86_fu_7667_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_87_fu_7677_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_7s_22s_24_4_1_U70 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_24s_25_4_1_U71 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_19s_16s_6ns_25s_26_4_1_U72 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_92_fu_8326_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_93_fu_8335_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_19s_16s_6ns_25s_25_4_1_U73 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_94 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_96_fu_8599_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_97_fu_8698_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_25s_25_4_1_U75 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_99_fu_8824_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_100_fu_8834_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_101_fu_8844_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_18s_16s_5ns_24s_24_4_1_U76 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_submuladd_18s_16s_5ns_22s_23_4_1_U77 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_107_fu_9242_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_7ns_26s_26_4_1_U78 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_110 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_111_fu_9607_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U79 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_18s_7ns_27s_27_4_1_U81 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_113 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_114_fu_9666_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_115_fu_9675_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_118_fu_9701_p2 SOURCE FIR_HLS.cpp:18 VARIABLE add_ln18_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME fir_shiftreg_V_U SOURCE {} VARIABLE fir_shiftreg_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 392 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 81 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.987 seconds; current allocated memory: 412.551 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Direct_FIR_SRL.
INFO: [VLOG 209-307] Generating Verilog RTL for Direct_FIR_SRL.
Execute       syn_report -model Direct_FIR_SRL -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 145.72 MHz
Command     autosyn done; 20.247 sec.
Command   csynth_design done; 38.247 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.155 sec.
INFO-FLOW: Workspace C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls opened at Sun Nov 16 16:00:48 +0100 2025
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/AMD/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/AMD/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.282 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.422 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.606 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(7)
Execute     add_files C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/FIR_HLS.cpp 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/FIR_HLS.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(8)
Execute     add_files C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/FIR_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/FIR_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../../Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_normal_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(9)
Execute     add_files C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_normal_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(10)
Execute     add_files -tb C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/FIR_HLS_TB.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/FIR_HLS_TB.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_normal.dat' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(11)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_normal.res' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(12)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_normal.res' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=Direct_FIR_SRL' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=Direct_FIR_SRL' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(13)
Execute     set_top Direct_FIR_SRL 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(1)
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
Command       create_platform done; 0.206 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.35 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.display_name=Direct_FIR_SRL' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=Direct_FIR_SRL' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(14)
Execute     config_export -display_name=Direct_FIR_SRL 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.411 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/config.cmdline 
Execute   ::AP::init_summary_file package-ip 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -display_name Direct_FIR_SRL
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=Direct_FIR_SRL xml_exists=0
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Direct_FIR_SRL
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=67 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='Direct_FIR_SRL_mul_16s_10s_26_1_1
Direct_FIR_SRL_mul_19s_8ns_26_1_1
Direct_FIR_SRL_mul_19s_8ns_27_1_1
Direct_FIR_SRL_mul_18s_7ns_25_1_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_26s_30_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_14ns_30s_32_4_1
Direct_FIR_SRL_am_addmul_16s_16s_13ns_31_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_13ns_31s_31_4_1
Direct_FIR_SRL_am_addmul_16s_16s_13ns_30_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_12ns_30s_30_4_1
Direct_FIR_SRL_am_addmul_16s_16s_11ns_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_28s_28_4_1
Direct_FIR_SRL_am_addmul_16s_16s_12s_29_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_29s_29_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_12s_29s_29_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_20s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_26s_28_4_1
Direct_FIR_SRL_am_addmul_16s_16s_10ns_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_11ns_28s_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_10ns_28s_28_4_1
Direct_FIR_SRL_am_addmul_16s_16s_10ns_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_27s_27_4_1
Direct_FIR_SRL_am_addmul_16s_16s_11s_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_28s_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_11s_28s_28_4_1
Direct_FIR_SRL_am_addmul_16s_16s_11s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_25s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_26s_27_4_1
Direct_FIR_SRL_am_addmul_16s_16s_10s_27_4_1
Direct_FIR_SRL_am_addmul_16s_16s_9ns_27_4_1
Direct_FIR_SRL_am_addmul_16s_16s_9s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_26s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9ns_26s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_10s_27s_28_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_27s_27_4_1
Direct_FIR_SRL_ama_addmuladd_18s_16s_9ns_27s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_26s_26_4_1
Direct_FIR_SRL_am_addmul_16s_16s_8ns_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_26s_26_4_1
Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_26s_27_4_1
Direct_FIR_SRL_ama_addmuladd_17s_17s_9s_24s_26_4_1
Direct_FIR_SRL_am_addmul_17s_17s_9s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_27s_27_4_1
Direct_FIR_SRL_am_addmul_16s_16s_8s_25_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_8ns_25s_25_4_1
Direct_FIR_SRL_ama_addmuladd_18s_16s_8ns_26s_27_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_25s_25_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_9s_25s_26_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_8s_26s_26_4_1
Direct_FIR_SRL_ama_addmuladd_17s_18s_7ns_27s_27_4_1
Direct_FIR_SRL_ama_addmuladd_17s_17s_8s_25s_26_4_1
Direct_FIR_SRL_ama_addmuladd_17s_17s_7s_22s_24_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_7ns_24s_25_4_1
Direct_FIR_SRL_ama_addmuladd_19s_16s_6ns_25s_26_4_1
Direct_FIR_SRL_ama_submuladd_19s_16s_6ns_25s_25_4_1
Direct_FIR_SRL_am_addmul_17s_18s_6ns_25_4_1
Direct_FIR_SRL_ama_addmuladd_16s_16s_6ns_25s_25_4_1
Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_24s_24_4_1
Direct_FIR_SRL_ama_submuladd_18s_16s_5ns_22s_23_4_1
Direct_FIR_SRL_ama_addmuladd_17s_17s_7ns_26s_26_4_1
Direct_FIR_SRL_am_addmul_18s_18s_7ns_27_4_1
Direct_FIR_SRL_fir_shiftreg_V_SHIFTREG_AUTO_0R0W
Direct_FIR_SRL_regslice_both
Direct_FIR_SRL_regslice_both
Direct_FIR_SRL
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/top-io-be.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.rtl_wrap.cfg.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.compgen.dataonly.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.tbgen.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.constraint.tcl 
Execute     sc_get_clocks Direct_FIR_SRL 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.constraint.tcl 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/Direct_FIR_SRL.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_SRL/Direct_FIR_SRL/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s Direct_FIR_SRL/Direct_FIR_SRL.zip 
INFO: [HLS 200-802] Generated output file Direct_FIR_SRL/Direct_FIR_SRL.zip
Command   export_design done; 16.361 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
