
---------- Begin Simulation Statistics ----------
simSeconds                                   0.039109                       # Number of seconds simulated (Second)
simTicks                                  39108765500                       # Number of ticks simulated (Tick)
finalTick                                760696635000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    256.46                       # Real time elapsed on the host (Second)
hostTickRate                                152494804                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4428376                       # Number of bytes of host memory used (Byte)
simInsts                                    100100002                       # Number of instructions simulated (Count)
simOps                                      194903289                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   390315                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     759976                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           333                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return             0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total              0                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total             0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss              0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted             0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                    0                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted               0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total             0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
system.cpu.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.ras.pushes                    0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                      0                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                  0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                      0                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                   0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.branchPred.statistical_corrector.correct            0                       # Number of time the SC predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.statistical_corrector.wrong            0                       # Number of time the SC predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::13            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::14            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::15            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::16            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::17            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::18            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::19            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::20            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::21            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::22            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::23            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::24            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::25            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::26            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::27            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::28            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::29            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::30            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::13            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::14            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::15            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::16            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::17            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::18            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::19            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::20            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::21            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::22            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::23            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::24            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::25            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::26            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::27            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::28            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::29            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::30            0                       # TAGE provider for alt match (Count)
system.cpu.commitStats0.numOps                      0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                       nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                       nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::switch_cpus_1.data     23138888                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          23138888                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus_1.data     23138888                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         23138888                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus_1.data       945076                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          945076                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus_1.data       945076                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         945076                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus_1.data  32884588000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  32884588000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus_1.data  32884588000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  32884588000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus_1.data     24083964                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      24083964                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus_1.data     24083964                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     24083964                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus_1.data     0.039241                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.039241                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus_1.data     0.039241                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.039241                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus_1.data 34795.707435                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 34795.707435                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus_1.data 34795.707435                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 34795.707435                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       562490                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            562490                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus_1.data       206813                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        206813                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus_1.data       206813                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       206813                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus_1.data       738263                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       738263                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus_1.data       738263                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       738263                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus_1.data  21295915000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  21295915000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus_1.data  21295915000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  21295915000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus_1.data     0.030654                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.030654                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus_1.data     0.030654                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.030654                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus_1.data 28845.973589                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 28845.973589                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus_1.data 28845.973589                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 28845.973589                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 738263                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus_1.data     15520769                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        15520769                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus_1.data       640527                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        640527                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus_1.data  23104885000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  23104885000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus_1.data     16161296                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     16161296                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus_1.data     0.039633                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.039633                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus_1.data 36071.680038                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 36071.680038                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus_1.data       206772                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       206772                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus_1.data       433755                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       433755                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus_1.data  11973327500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  11973327500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus_1.data     0.026839                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.026839                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus_1.data 27603.895056                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 27603.895056                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus_1.data      7618119                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        7618119                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus_1.data       304549                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       304549                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus_1.data   9779703000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   9779703000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus_1.data      7922668                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7922668                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus_1.data     0.038440                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.038440                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus_1.data 32112.083770                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 32112.083770                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus_1.data           41                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           41                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus_1.data       304508                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       304508                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus_1.data   9322587500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   9322587500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus_1.data     0.038435                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.038435                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus_1.data 30615.246562                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 30615.246562                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             24164243                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             738775                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              32.708528                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::switch_cpus.data    15.545284                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus_1.data   496.454716                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.030362                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus_1.data     0.969638                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          435                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           48906191                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          48906191                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                 nan                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                  nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                 nan                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::switch_cpus_1.inst      6184435                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6184435                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus_1.inst      6184435                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6184435                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus_1.inst          114                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             114                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus_1.inst          114                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            114                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus_1.inst      8354000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      8354000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus_1.inst      8354000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      8354000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus_1.inst      6184549                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6184549                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus_1.inst      6184549                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6184549                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus_1.inst     0.000018                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000018                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus_1.inst     0.000018                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000018                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus_1.inst 73280.701754                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 73280.701754                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus_1.inst 73280.701754                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 73280.701754                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           92                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                92                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus_1.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            13                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus_1.inst           13                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus_1.inst          101                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          101                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus_1.inst          101                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          101                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus_1.inst      7618000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      7618000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus_1.inst      7618000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      7618000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus_1.inst     0.000016                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000016                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus_1.inst     0.000016                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000016                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus_1.inst 75425.742574                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 75425.742574                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus_1.inst 75425.742574                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 75425.742574                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     92                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus_1.inst      6184435                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6184435                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus_1.inst          114                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           114                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus_1.inst      8354000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      8354000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus_1.inst      6184549                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6184549                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus_1.inst     0.000018                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000018                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus_1.inst 73280.701754                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 73280.701754                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus_1.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus_1.inst          101                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          101                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus_1.inst      7618000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      7618000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus_1.inst     0.000016                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000016                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus_1.inst 75425.742574                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 75425.742574                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           501.275624                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             14738005                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                598                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           24645.493311                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   137.598261                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   314.721215                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus_1.inst    48.956147                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.268747                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.614690                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus_1.inst     0.095617                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.979054                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          506                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          504                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.988281                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           12369199                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          12369199                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 760584581000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus_1.data       500678                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    500678                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus_1.data       500678                       # number of overall hits (Count)
system.l2.overallHits::total                   500678                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus_1.inst          101                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus_1.data       237585                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  237686                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus_1.inst          101                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus_1.data       237585                       # number of overall misses (Count)
system.l2.overallMisses::total                 237686                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus_1.inst      7412500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus_1.data  17266593000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        17274005500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus_1.inst      7412500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus_1.data  17266593000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       17274005500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus_1.inst          101                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus_1.data       738263                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                738364                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus_1.inst          101                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus_1.data       738263                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               738364                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus_1.inst            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus_1.data     0.321816                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.321909                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus_1.inst            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus_1.data     0.321816                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.321909                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus_1.inst 73391.089109                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus_1.data 72675.434055                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    72675.738159                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus_1.inst 73391.089109                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus_1.data 72675.434055                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   72675.738159                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                  44                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   9                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs               4.888889                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               147824                       # number of writebacks (Count)
system.l2.writebacks::total                    147824                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus_1.inst          101                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus_1.data       237585                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              237686                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::l2.prefetcher         1357                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus_1.inst          101                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus_1.data       237585                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             239043                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus_1.inst      6933478                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus_1.data  16138575365                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    16145508843                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::l2.prefetcher    100732561                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus_1.inst      6933478                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus_1.data  16138575365                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   16246241404                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus_1.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus_1.data     0.321816                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.321909                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus_1.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus_1.data     0.321816                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.323747                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus_1.inst 68648.297030                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus_1.data 67927.585348                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 67927.891601                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::l2.prefetcher 74231.806190                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus_1.inst 68648.297030                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus_1.data 67927.585348                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 67963.677681                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         239271                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            3                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              3                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.HardPFReq.mshrMisses::l2.prefetcher         1357                       # number of HardPFReq MSHR misses (Count)
system.l2.HardPFReq.mshrMisses::total            1357                       # number of HardPFReq MSHR misses (Count)
system.l2.HardPFReq.mshrMissLatency::l2.prefetcher    100732561                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2.HardPFReq.mshrMissLatency::total    100732561                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2.HardPFReq.mshrMissRate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2.HardPFReq.mshrMissRate::total           inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2.HardPFReq.avgMshrMissLatency::l2.prefetcher 74231.806190                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2.HardPFReq.avgMshrMissLatency::total 74231.806190                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::switch_cpus_1.inst          101                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              101                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus_1.inst      7412500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      7412500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus_1.inst          101                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            101                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus_1.inst 73391.089109                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 73391.089109                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus_1.inst          101                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          101                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus_1.inst      6933478                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      6933478                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus_1.inst 68648.297030                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 68648.297030                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus_1.data       196992                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                196992                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus_1.data       107527                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              107527                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus_1.data   7709658500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     7709658500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus_1.data       304519                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            304519                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus_1.data     0.353104                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.353104                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus_1.data 71699.745180                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 71699.745180                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus_1.data       107527                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          107527                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus_1.data   7198507220                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   7198507220                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus_1.data     0.353104                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.353104                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus_1.data 66946.043505                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 66946.043505                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus_1.data       303686                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            303686                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus_1.data       130058                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          130058                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus_1.data   9556934500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   9556934500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus_1.data       433744                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        433744                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus_1.data     0.299850                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.299850                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus_1.data 73482.096449                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 73482.096449                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus_1.data       130058                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       130058                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus_1.data   8940068145                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   8940068145                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus_1.data     0.299850                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.299850                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus_1.data 68739.086754                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 68739.086754                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           92                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               92                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           92                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           92                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       562490                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           562490                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       562490                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       562490                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.prefetcher.demandMshrMisses          237686                       # demands not covered by prefetchs (Count)
system.l2.prefetcher.pfIssued                    1942                       # number of hwpf issued (Count)
system.l2.prefetcher.pfUnused                     757                       # number of HardPF blocks evicted w/o reference (Count)
system.l2.prefetcher.pfUseful                     601                       # number of useful prefetch (Count)
system.l2.prefetcher.pfUsefulButMiss                0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2.prefetcher.accuracy                0.309475                       # accuracy of the prefetcher (Count)
system.l2.prefetcher.coverage                0.002522                       # coverage brought by this prefetcher (Count)
system.l2.prefetcher.pfHitInCache                 571                       # number of prefetches hitting in cache (Count)
system.l2.prefetcher.pfHitInMSHR                   14                       # number of prefetches hitting in a MSHR (Count)
system.l2.prefetcher.pfHitInWB                      0                       # number of prefetches hit in the Write Buffer (Count)
system.l2.prefetcher.pfLate                       585                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2.prefetcher.pfIdentified                1942                       # number of prefetch candidates identified (Count)
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2.prefetcher.pfRemovedDemand                0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2.prefetcher.pfSpanPage                   542                       # number of prefetches that crossed the page (Count)
system.l2.prefetcher.pfUsefulSpanPage              26                       # number of prefetches that is useful and crossed the page (Count)
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1485943                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     243367                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       6.105770                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       9.924759                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::l2.prefetcher    17.107744                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst     1.971821                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data   196.046987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus_1.inst     1.319611                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus_1.data  3869.629078                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.002423                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::l2.prefetcher        0.004177                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.000481                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.047863                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus_1.inst     0.000322                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus_1.data     0.944734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022             31                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           4065                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::1                   27                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::2                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::3                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                   63                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1294                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2632                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   75                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.007568                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.992432                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   12053023                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  12053023                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    147748.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l2.prefetcher::samples      1295.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus_1.inst::samples       101.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus_1.data::samples    228101.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003328080500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         8817                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         8817                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              580068                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             139144                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      239043                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     147824                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    239043                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   147824                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   9546                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                    76                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                239043                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               147824                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  163787                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   26592                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   11082                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    8219                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    3638                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    2471                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    1796                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    1307                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    1033                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    1327                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   1082                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   1205                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   2855                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   2263                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    165                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                    149                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                    145                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                    115                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                     95                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                     48                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                     25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                     22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                     30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                     31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   2674                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   2855                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   7192                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   7857                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   8164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   8432                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   8623                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   8767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   8944                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   9131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   9317                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   9429                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   9370                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   9453                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   9397                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   9039                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   8925                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   8869                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         8817                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      26.028127                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     29.253180                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-63           8619     97.75%     97.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-127          139      1.58%     99.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-191           20      0.23%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-255           23      0.26%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-319           14      0.16%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          8817                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         8817                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.754452                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.713571                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.224439                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             5878     66.67%     66.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              189      2.14%     68.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2248     25.50%     94.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              300      3.40%     97.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               96      1.09%     98.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               46      0.52%     99.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               27      0.31%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               10      0.11%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                8      0.09%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                6      0.07%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                4      0.05%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                3      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          8817                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  610944                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                15298752                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              9460736                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              391184733.25372541                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              241908326.15261146                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   39113953000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     101104.39                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::l2.prefetcher        82880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus_1.inst         6464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus_1.data     14598464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      9454336                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::l2.prefetcher 2119218.004976403434                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus_1.inst 165282.639770360431                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus_1.data 373278568.458009719849                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 241744679.974621027708                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::l2.prefetcher         1357                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus_1.inst          101                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus_1.data       237585                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       147824                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::l2.prefetcher     69226818                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus_1.inst      4035004                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus_1.data   9427269049                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 932230934813                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::l2.prefetcher     51014.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus_1.inst     39950.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus_1.data     39679.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   6306357.12                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::l2.prefetcher        86848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus_1.inst         6464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus_1.data     15205440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       15298752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus_1.inst         6464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         6464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      9460736                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      9460736                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::l2.prefetcher         1357                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus_1.inst          101                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus_1.data       237585                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          239043                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       147824                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         147824                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::l2.prefetcher      2220679                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus_1.inst       165283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus_1.data    388798772                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         391184733                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus_1.inst       165283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        165283                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    241908326                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        241908326                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    241908326                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l2.prefetcher      2220679                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus_1.inst       165283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus_1.data    388798772                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        633093059                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               229497                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              147724                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        14847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        15970                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        13958                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        14106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        14626                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        15257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        13277                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        11222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        13903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        15966                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        13486                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        13541                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        14201                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        16033                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        14699                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        14405                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         9284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        10170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         8689                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         8561                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         9320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         9753                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         9293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         7031                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         9293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        10754                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         8394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         8476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         9516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        10611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         9438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         9141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              5197462121                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1147485000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         9500530871                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                22647.19                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41397.19                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              119721                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              59011                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            52.17                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           39.95                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       198490                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   121.630309                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    90.565518                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   149.618729                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       138699     69.88%     69.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        40228     20.27%     90.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         8812      4.44%     94.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3035      1.53%     96.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         3080      1.55%     97.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          943      0.48%     98.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          691      0.35%     98.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          561      0.28%     98.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2441      1.23%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       198490                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead          14687808                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        9454336                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              375.563069                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              241.744680                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.82                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.93                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.89                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               47.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       704932200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       374680350                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      808697820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     376471620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3087336720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  13580806890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3581351520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   22514277120                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   575.683656                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9185901210                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1305980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28617026790                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       712293540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       378592995                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      829910760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     394752060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3087336720.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  13200430500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3901613760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   22504930335                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   575.444662                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10026538985                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1305980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  27777863265                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              131516                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        147824                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             91159                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             107527                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            107527                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         131516                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       717069                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       717069                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  717069                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     24759488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     24759488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 24759488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             239043                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   239043    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               239043                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           427847344                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          431833162                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         478026                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       238983                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                        0                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.cpi                            nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus.ipc                            nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.commitStats0.numOps              0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.commitStats0.cpi               nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus.commitStats0.ipc               nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
system.switch_cpus.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
system.switch_cpus.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
system.switch_cpus.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.switch_cpus.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.switch_cpus.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.switch_cpus.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.switch_cpus.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.switch_cpus.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus.executeStats0.numNop             0                       # Number of nop insts executed (Count)
system.switch_cpus.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.switch_cpus.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
system.switch_cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.fetchStats0.numInsts             0                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus.fetchStats0.numOps               0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.mmu.dtb.rdAccesses               0                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.dtb.wrAccesses               0                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.dtb.rdMisses                 0                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.dtb.wrMisses                 0                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.rdAccesses               0                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.itb.wrAccesses               0                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.itb.rdMisses                 0                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.itb.wrMisses                 0                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.thread_0.numInsts                0                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps                  0                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.switch_cpus_1.numCycles               78217531                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus_1.cpi                     1.564351                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus_1.ipc                     0.639243                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus_1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus_1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus_1.instsAdded              85891307                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus_1.instsIssued             84518027                       # Number of instructions issued (Count)
system.switch_cpus_1.squashedInstsIssued       190041                       # Number of squashed instructions issued (Count)
system.switch_cpus_1.squashedInstsExamined      4760554                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus_1.squashedOperandsExamined      7334849                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus_1.numIssuedDist::samples     78212290                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::mean     1.080623                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::stdev     0.877156                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::0        27189713     34.76%     34.76% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::1        17527127     22.41%     57.17% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::2        33495450     42.83%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::max_value            2                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.numIssuedDist::total     78212290                       # Number of insts issued each cycle (Count)
system.switch_cpus_1.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IntAlu             0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IntDiv             0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::Matrix             0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
system.switch_cpus_1.statIssuedInstType_0::No_OpClass        41941      0.05%      0.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IntAlu     58673039     69.42%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IntMult          107      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IntDiv            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatAdd            1      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatCmp            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatCvt            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMult            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatDiv            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMisc            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatSqrt            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAdd          129      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAlu            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdCmp            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdCvt            0      0.00%     69.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMisc        30907      0.04%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMult            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShift            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdDiv            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSqrt            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAes            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdAesMix            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::Matrix            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::MatrixMov            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::MatrixOP            0      0.00%     69.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::MemRead     17569382     20.79%     90.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::MemWrite      8041641      9.51%     99.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMemRead        63282      0.07%     99.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::FloatMemWrite        97598      0.12%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.statIssuedInstType_0::total     84518027                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus_1.issueRate               1.080551                       # Inst issue rate ((Count/Cycle))
system.switch_cpus_1.fuBusy                         0                       # FU busy when requested (Count)
system.switch_cpus_1.fuBusyRate                     0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus_1.intInstQueueReads      246982069                       # Number of integer instruction queue reads (Count)
system.switch_cpus_1.intInstQueueWrites      90419577                       # Number of integer instruction queue writes (Count)
system.switch_cpus_1.intInstQueueWakeupAccesses     83656912                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus_1.fpInstQueueReads          456316                       # Number of floating instruction queue reads (Count)
system.switch_cpus_1.fpInstQueueWrites         233209                       # Number of floating instruction queue writes (Count)
system.switch_cpus_1.fpInstQueueWakeupAccesses       225697                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus_1.vecInstQueueReads              0                       # Number of vector instruction queue reads (Count)
system.switch_cpus_1.vecInstQueueWrites             0                       # Number of vector instruction queue writes (Count)
system.switch_cpus_1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus_1.intAluAccesses          84247988                       # Number of integer alu accesses (Count)
system.switch_cpus_1.fpAluAccesses             228098                       # Number of floating point alu accesses (Count)
system.switch_cpus_1.vecAluAccesses                 0                       # Number of vector alu accesses (Count)
system.switch_cpus_1.numSquashedInsts          409989                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus_1.numSwp                         0                       # Number of swp insts executed (Count)
system.switch_cpus_1.timesIdled                    67                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus_1.idleCycles                  5241                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus_1.MemDepUnit__0.insertedLoads     17832496                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__0.insertedStores      8242151                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__0.conflictingLoads      2012411                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__0.conflictingStores      1086293                       # Number of conflicting stores. (Count)
system.switch_cpus_1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus_1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus_1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus_1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus_1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus_1.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::Return       139251      2.01%      2.01% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::CallDirect       127467      1.84%      3.85% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::CallIndirect            0      0.00%      3.85% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::DirectCond      5825442     84.04%     87.88% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::DirectUncond       839591     12.11%    100.00% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::IndirectUncond          239      0.00%    100.00% # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.lookups_0::total      6931990                       # Number of BP lookups (Count)
system.switch_cpus_1.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::Return        36808      5.89%      5.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::CallDirect        25021      4.00%      9.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::CallIndirect            0      0.00%      9.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::DirectCond       498651     79.73%     89.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::DirectUncond        64895     10.38%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::IndirectUncond           38      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.squashes_0::total       625413                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus_1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::Return            2      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::CallDirect           19      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::CallIndirect            0      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::DirectCond       305945     99.96%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::DirectUncond           92      0.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::IndirectUncond            9      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.corrected_0::total       306067                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus_1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::Return       102443      1.62%      1.62% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::CallDirect       102446      1.62%      3.25% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::CallIndirect            0      0.00%      3.25% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::DirectCond      5326789     84.46%     87.71% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::DirectUncond       774695     12.28%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::IndirectUncond          201      0.00%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.committed_0::total      6306574                       # Number of branches finally committed  (Count)
system.switch_cpus_1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::Return            2      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::CallDirect           14      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::DirectCond       297946     99.97%     99.97% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::DirectUncond           69      0.02%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::IndirectUncond            8      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.mispredicted_0::total       298039                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus_1.branchPred.targetProvider_0::NoTarget      3454811     49.84%     49.84% # The component providing the target for taken branches (Count)
system.switch_cpus_1.branchPred.targetProvider_0::BTB      3337736     48.15%     97.99% # The component providing the target for taken branches (Count)
system.switch_cpus_1.branchPred.targetProvider_0::RAS       139249      2.01%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus_1.branchPred.targetProvider_0::Indirect          194      0.00%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus_1.branchPred.targetProvider_0::total      6931990                       # The component providing the target for taken branches (Count)
system.switch_cpus_1.branchPred.targetWrong_0::NoBranch       156743     51.21%     51.21% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::Return       149321     48.79%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.targetWrong_0::total       306064                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus_1.branchPred.condPredicted      5825442                       # Number of conditional branches predicted (Count)
system.switch_cpus_1.branchPred.condPredictedTaken      2371707                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus_1.branchPred.condIncorrect       306067                       # Number of conditional branches incorrect (Count)
system.switch_cpus_1.branchPred.predTakenBTBMiss           68                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus_1.branchPred.NotTakenMispredicted       156857                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus_1.branchPred.TakenMispredicted       149210                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus_1.branchPred.BTBLookups      6931990                       # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.BTBUpdates       156846                       # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.BTBHits       5751101                       # Number of BTB hits (Count)
system.switch_cpus_1.branchPred.BTBHitRatio     0.829646                       # BTB Hit Ratio (Ratio)
system.switch_cpus_1.branchPred.BTBMispredicted          175                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus_1.branchPred.indirectLookups          239                       # Number of indirect predictor lookups. (Count)
system.switch_cpus_1.branchPred.indirectHits          194                       # Number of indirect target hits. (Count)
system.switch_cpus_1.branchPred.indirectMisses           45                       # Number of indirect misses. (Count)
system.switch_cpus_1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus_1.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::Return       139251      2.01%      2.01% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::CallDirect       127467      1.84%      3.85% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::CallIndirect            0      0.00%      3.85% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::DirectCond      5825442     84.04%     87.88% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::DirectUncond       839591     12.11%    100.00% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::IndirectUncond          239      0.00%    100.00% # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.lookups::total      6931990                       # Number of BTB lookups (Count)
system.switch_cpus_1.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::Return       139251     11.79%     11.79% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::CallDirect           23      0.00%     11.79% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::CallIndirect            0      0.00%     11.79% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::DirectCond      1041346     88.18%     99.98% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::DirectUncond           30      0.00%     99.98% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::IndirectCond            0      0.00%     99.98% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::IndirectUncond          239      0.02%    100.00% # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.misses::total      1180889                       # Number of BTB misses (Count)
system.switch_cpus_1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::CallDirect           19      0.01%      0.01% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::DirectCond       156735     99.93%     99.94% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::DirectUncond           92      0.06%    100.00% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.updates::total       156846                       # Number of BTB updates (Count)
system.switch_cpus_1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::CallDirect           19      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::DirectCond       156735     99.93%     99.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::DirectUncond           92      0.06%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.mispredict::total       156846                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus_1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.branchPred.indirectBranchPred.lookups          239                       # Number of lookups (Count)
system.switch_cpus_1.branchPred.indirectBranchPred.hits          194                       # Number of hits of a tag (Count)
system.switch_cpus_1.branchPred.indirectBranchPred.misses           45                       # Number of misses (Count)
system.switch_cpus_1.branchPred.indirectBranchPred.targetRecords            9                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus_1.branchPred.indirectBranchPred.indirectRecords          248                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus_1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus_1.branchPred.ras.pushes       164275                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus_1.branchPred.ras.pops       164272                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus_1.branchPred.ras.squashes        61829                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus_1.branchPred.ras.used       102443                       # Number of times the RAS is the provider (Count)
system.switch_cpus_1.branchPred.ras.correct       102441                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus_1.branchPred.ras.incorrect            2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus_1.commit.commitSquashedInsts      4753388                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus_1.commit.branchMispredicts       305964                       # The number of times a branch was mispredicted (Count)
system.switch_cpus_1.commit.numCommittedDist::samples     77461611                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::mean     1.047367                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::stdev     0.912536                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::0     30504346     39.38%     39.38% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::1     12783784     16.50%     55.88% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::2     34173481     44.12%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::max_value            2                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.numCommittedDist::total     77461611                       # Number of insts commited each cycle (Count)
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed (Count)
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed (Count)
system.switch_cpus_1.commit.functionCalls       102446                       # Number of function calls committed. (Count)
system.switch_cpus_1.commit.committedInstType_0::No_OpClass        40801      0.05%      0.05% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IntAlu     56207027     69.28%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IntMult          107      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IntDiv            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatAdd            1      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatCmp            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatCvt            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMult            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatDiv            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMisc            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAdd          128      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAlu            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdCmp            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdCvt            0      0.00%     69.33% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMisc        30907      0.04%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMult            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShift            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdDiv            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSqrt            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAes            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdAesMix            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::Matrix            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::MatrixMov            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::MatrixOP            0      0.00%     69.37% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::MemRead     16866302     20.79%     90.16% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::MemWrite      7827165      9.65%     99.80% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMemRead        62804      0.08%     99.88% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::FloatMemWrite        95504      0.12%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus_1.commit.committedInstType_0::total     81130746                       # Class of committed instruction (Count)
system.switch_cpus_1.commit.commitEligibleSamples     34173481                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus_1.commitStats0.numInsts     50000000                       # Number of instructions committed (thread level) (Count)
system.switch_cpus_1.commitStats0.numOps     81130746                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus_1.commitStats0.numInstsNotNOP     50000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus_1.commitStats0.numOpsNotNOP     81130746                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus_1.commitStats0.cpi        1.564351                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus_1.commitStats0.ipc        0.639243                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus_1.commitStats0.numMemRefs     24851775                       # Number of memory references committed (Count)
system.switch_cpus_1.commitStats0.numFpInsts       225523                       # Number of float instructions (Count)
system.switch_cpus_1.commitStats0.numIntInsts     81022697                       # Number of integer instructions (Count)
system.switch_cpus_1.commitStats0.numLoadInsts     16929106                       # Number of load instructions (Count)
system.switch_cpus_1.commitStats0.numStoreInsts      7922669                       # Number of store instructions (Count)
system.switch_cpus_1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus_1.commitStats0.committedInstType::No_OpClass        40801      0.05%      0.05% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::IntAlu     56207027     69.28%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::IntMult          107      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::IntDiv            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatAdd            1      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatCmp            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatCvt            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatMult            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatDiv            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatMisc            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdAdd          128      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdAlu            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdCmp            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdCvt            0      0.00%     69.33% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdMisc        30907      0.04%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdMult            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdShift            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdDiv            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdAes            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::Matrix            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::MatrixMov            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::MatrixOP            0      0.00%     69.37% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::MemRead     16866302     20.79%     90.16% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::MemWrite      7827165      9.65%     99.80% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatMemRead        62804      0.08%     99.88% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::FloatMemWrite        95504      0.12%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedInstType::total     81130746                       # Class of committed instruction. (Count)
system.switch_cpus_1.commitStats0.committedControl::IsControl      6306575                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsDirectControl      6203931                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsIndirectControl       102644                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsCondControl      5326789                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsUncondControl       979786                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsCall       102446                       # Class of control type instructions committed (Count)
system.switch_cpus_1.commitStats0.committedControl::IsReturn       102443                       # Class of control type instructions committed (Count)
system.switch_cpus_1.decode.idleCycles       11856490                       # Number of cycles decode is idle (Cycle)
system.switch_cpus_1.decode.blockedCycles     20883305                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus_1.decode.runCycles        43109284                       # Number of cycles decode is running (Cycle)
system.switch_cpus_1.decode.unblockCycles      2055452                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus_1.decode.squashCycles       307748                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus_1.decode.branchResolved      3308355                       # Number of times decode resolved a branch (Count)
system.switch_cpus_1.decode.branchMispred          160                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus_1.decode.decodedInsts     87243699                       # Number of instructions handled by decode (Count)
system.switch_cpus_1.decode.squashedInsts          142                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus_1.executeStats0.numInsts     84108038                       # Number of executed instructions (Count)
system.switch_cpus_1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus_1.executeStats0.numBranches      6493417                       # Number of branches executed (Count)
system.switch_cpus_1.executeStats0.numLoadInsts     17527668                       # Number of load instructions executed (Count)
system.switch_cpus_1.executeStats0.numStoreInsts      8103167                       # Number of stores executed (Count)
system.switch_cpus_1.executeStats0.instRate     1.075309                       # Inst execution rate ((Count/Cycle))
system.switch_cpus_1.executeStats0.numCCRegReads     32523400                       # Number of times the CC registers were read (Count)
system.switch_cpus_1.executeStats0.numCCRegWrites     34042254                       # Number of times the CC registers were written (Count)
system.switch_cpus_1.executeStats0.numFpRegReads       293942                       # Number of times the floating registers were read (Count)
system.switch_cpus_1.executeStats0.numFpRegWrites       130045                       # Number of times the floating registers were written (Count)
system.switch_cpus_1.executeStats0.numIntRegReads    116196642                       # Number of times the integer registers were read (Count)
system.switch_cpus_1.executeStats0.numIntRegWrites     63526001                       # Number of times the integer registers were written (Count)
system.switch_cpus_1.executeStats0.numMemRefs     25630835                       # Number of memory refs (Count)
system.switch_cpus_1.executeStats0.numMiscRegReads     38725299                       # Number of times the Misc registers were read (Count)
system.switch_cpus_1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus_1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus_1.fetch.predictedBranches      3477179                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus_1.fetch.cycles            65360427                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus_1.fetch.squashCycles        615816                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus_1.fetch.miscStallCycles           59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus_1.fetch.pendingTrapStallCycles          374                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus_1.fetch.cacheLines         6184549                       # Number of cache lines fetched (Count)
system.switch_cpus_1.fetch.icacheSquashes        70589                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus_1.fetch.nisnDist::samples     78212290                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::mean     1.126648                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::stdev     0.967345                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::0       32268361     41.26%     41.26% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::1        3770169      4.82%     46.08% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::2       42173760     53.92%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::max_value            2                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetch.nisnDist::total     78212290                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus_1.fetchStats0.numInsts     54505123                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus_1.fetchStats0.numOps             0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus_1.fetchStats0.fetchRate     0.696840                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus_1.fetchStats0.numBranches      6931990                       # Number of branches fetched (Count)
system.switch_cpus_1.fetchStats0.branchRate     0.088625                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus_1.fetchStats0.icacheStallCycles     12543522                       # ICache total stall cycles (Cycle)
system.switch_cpus_1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus_1.iew.idleCycles                 0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus_1.iew.squashCycles          307748                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus_1.iew.blockCycles          3543889                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus_1.iew.unblockCycles        1004770                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus_1.iew.dispatchedInsts     85891307                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus_1.iew.dispSquashedInsts       175750                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus_1.iew.dispLoadInsts       17832496                       # Number of dispatched load instructions (Count)
system.switch_cpus_1.iew.dispStoreInsts       8242151                       # Number of dispatched store instructions (Count)
system.switch_cpus_1.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus_1.iew.iqFullEvents           41370                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus_1.iew.lsqFullEvents         911051                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus_1.iew.memOrderViolationEvents          943                       # Number of memory order violations (Count)
system.switch_cpus_1.iew.predictedTakenIncorrect       149537                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus_1.iew.predictedNotTakenIncorrect       157968                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus_1.iew.branchMispredicts       307505                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus_1.iew.instsToCommit       83893022                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus_1.iew.writebackCount      83882609                       # Cumulative count of insts written-back (Count)
system.switch_cpus_1.iew.producerInst        63283974                       # Number of instructions producing a value (Count)
system.switch_cpus_1.iew.consumerInst        89906570                       # Number of instructions consuming a value (Count)
system.switch_cpus_1.iew.wbRate              1.072427                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus_1.iew.wbFanout            0.703886                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus_1.lsq0.forwLoads           1366365                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus_1.lsq0.squashedLoads        903388                       # Number of loads squashed (Count)
system.switch_cpus_1.lsq0.ignoredResponses         2425                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus_1.lsq0.memOrderViolation          943                       # Number of memory ordering violations (Count)
system.switch_cpus_1.lsq0.squashedStores       319482                       # Number of stores squashed (Count)
system.switch_cpus_1.lsq0.rescheduledLoads            6                       # Number of loads that were rescheduled (Count)
system.switch_cpus_1.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus_1.lsq0.loadToUse::samples     16929106                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::mean     6.302736                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::stdev    19.752017                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::0-9     16325924     96.44%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::10-19       317389      1.87%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::20-29        13552      0.08%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::30-39         1792      0.01%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::40-49         2163      0.01%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::50-59        17938      0.11%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::60-69         4463      0.03%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::70-79         6800      0.04%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::80-89        12158      0.07%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::90-99        17328      0.10%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::100-109        14331      0.08%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::110-119        80366      0.47%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::120-129        10048      0.06%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::130-139        16810      0.10%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::140-149        21718      0.13%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::150-159         7383      0.04%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::160-169        21576      0.13%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::170-179         4672      0.03%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::180-189         2051      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::190-199         2153      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::200-209         4238      0.03%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::210-219         1537      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::220-229         1113      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::230-239         1129      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::240-249         1204      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::250-259         1331      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::260-269         1434      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::270-279         1194      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::280-289         1147      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::290-299         1205      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::overflows        12959      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::max_value         1134                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.lsq0.loadToUse::total     16929106                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus_1.mmu.dtb.rdAccesses      17527668                       # TLB accesses on read requests (Count)
system.switch_cpus_1.mmu.dtb.wrAccesses       8103169                       # TLB accesses on write requests (Count)
system.switch_cpus_1.mmu.dtb.rdMisses           96661                       # TLB misses on read requests (Count)
system.switch_cpus_1.mmu.dtb.wrMisses          359129                       # TLB misses on write requests (Count)
system.switch_cpus_1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus_1.mmu.itb.wrAccesses       6184609                       # TLB accesses on write requests (Count)
system.switch_cpus_1.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus_1.mmu.itb.wrMisses              69                       # TLB misses on write requests (Count)
system.switch_cpus_1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus_1.rename.squashCycles       307748                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus_1.rename.idleCycles       12968666                       # Number of cycles rename is idle (Cycle)
system.switch_cpus_1.rename.blockCycles       6369728                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus_1.rename.runCycles        43892876                       # Number of cycles rename is running (Cycle)
system.switch_cpus_1.rename.unblockCycles     14673247                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus_1.rename.renamedInsts     86787779                       # Number of instructions processed by rename (Count)
system.switch_cpus_1.rename.ROBFullEvents        44239                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus_1.rename.IQFullEvents      1090323                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus_1.rename.LQFullEvents       879302                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus_1.rename.SQFullEvents     12007319                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus_1.rename.renamedOperands    159207447                       # Number of destination operands rename has renamed (Count)
system.switch_cpus_1.rename.lookups         308017571                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus_1.rename.intLookups      120412046                       # Number of integer rename lookups (Count)
system.switch_cpus_1.rename.fpLookups          296995                       # Number of floating rename lookups (Count)
system.switch_cpus_1.rename.committedMaps    149738301                       # Number of HB maps that are committed (Count)
system.switch_cpus_1.rename.undoneMaps        9469120                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus_1.rename.serializing             0                       # count of serializing insts renamed (Count)
system.switch_cpus_1.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus_1.rename.skidInsts         3196586                       # count of insts added to the skid buffer (Count)
system.switch_cpus_1.rob.reads              129160408                       # The number of ROB reads (Count)
system.switch_cpus_1.rob.writes             172519425                       # The number of ROB writes (Count)
system.switch_cpus_1.thread_0.numInsts       50000000                       # Number of Instructions committed (Count)
system.switch_cpus_1.thread_0.numOps         81130746                       # Number of Ops committed (Count)
system.switch_cpus_1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp             433845                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       710314                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           92                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           267220                       # Transaction distribution (Count)
system.tol2bus.transDist::HardPFReq              1455                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            304519                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           304519                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            101                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        433744                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          294                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2214789                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2215083                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        12352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     83248192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                83260544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          240726                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   9460736                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            979090                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000297                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.017237                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  978799     99.97%     99.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     291      0.03%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              979090                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 760696635000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1300942091                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            151500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1107394500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1476720                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       738356                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             291                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          291                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
