// Seed: 1591140820
module module_0;
  initial begin : LABEL_0
    id_1 <= 1;
  end
  assign id_2[1!=1] = id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input  wor  id_2
);
  always_ff @(1 or posedge (1 - id_2) | 1 === id_2) if (1'b0 == 1) id_1 = id_2;
  id_4(
      .id_0(id_5), .id_1(id_1 & 1), .id_2(1 == id_0)
  );
  xnor primCall (id_0, id_2, id_4, id_6);
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
