

================================================================
== Vivado HLS Report for 'AXIvideo2xfMat85'
================================================================
* Date:           Wed Mar  4 23:28:29 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        test_blend
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    3|  131583|    3|  131583|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+
        |                       |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |       Loop Name       | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_wait_for_start  |    0|       0|         1|          1|          1|        0|    yes   |
        |- loop_height          |    0|  131580|  5 ~ 516 |          -|          -| 0 ~ 255 |    no    |
        | + loop_width          |    0|     511|         2|          1|          1| 0 ~ 511 |    yes   |
        | + loop_wait_for_eol   |    0|       0|         1|          1|          1|        0|    yes   |
        +-----------------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    112|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    338|    -|
|Register         |        -|      -|     138|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     138|    450|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_289_p2                               |     +    |      0|  0|  15|           8|           1|
    |j_fu_304_p2                               |     +    |      0|  0|  15|           9|           1|
    |AXI_video_strm_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_last_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_user_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp1_stage0_iter0          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8                           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_554                          |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op61_read_state5             |    and   |      0|  0|   2|           1|           1|
    |AXI_video_strm_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_last_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |AXI_video_strm_V_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln127_fu_284_p2                      |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln129_fu_299_p2                      |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp1_stage0_01001                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                           |    or    |      0|  0|   2|           1|           1|
    |or_ln132_fu_313_p2                        |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1                             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1                   |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0| 112|          59|          41|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |AXI_video_strm_V_data_V_0_data_out       |   9|          2|    8|         16|
    |AXI_video_strm_V_data_V_0_state          |  15|          3|    2|          6|
    |AXI_video_strm_V_dest_V_0_state          |  15|          3|    2|          6|
    |AXI_video_strm_V_last_V_0_data_out       |   9|          2|    1|          2|
    |AXI_video_strm_V_last_V_0_state          |  15|          3|    2|          6|
    |AXI_video_strm_V_user_V_0_data_out       |   9|          2|    1|          2|
    |AXI_video_strm_V_user_V_0_state          |  15|          3|    2|          6|
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |  15|          3|    1|          3|
    |ap_phi_mux_axi_data_V_1_i_phi_fu_170_p4  |   9|          2|    8|         16|
    |ap_phi_mux_eol_0_i_phi_fu_182_p4         |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_159_p4             |   9|          2|    1|          2|
    |axi_data_V_0_i_reg_135                   |   9|          2|    8|         16|
    |axi_data_V_1_i_reg_167                   |   9|          2|    8|         16|
    |axi_data_V_3_i_reg_239                   |   9|          2|    8|         16|
    |axi_last_V_0_i_reg_125                   |   9|          2|    1|          2|
    |axi_last_V_2_i_reg_201                   |  15|          3|    1|          3|
    |axi_last_V_3_i_reg_227                   |   9|          2|    1|          2|
    |eol_0_i_reg_178                          |   9|          2|    1|          2|
    |eol_2_i_reg_251                          |   9|          2|    1|          2|
    |eol_reg_156                              |   9|          2|    1|          2|
    |i_0_i_reg_145                            |   9|          2|    8|         16|
    |img_cols_blk_n                           |   9|          2|    1|          2|
    |img_data_V_blk_n                         |   9|          2|    1|          2|
    |img_rows_blk_n                           |   9|          2|    1|          2|
    |j_0_i_reg_190                            |   9|          2|    9|         18|
    |p_Val2_s_reg_214                         |  15|          3|    8|         24|
    |p_pyrLA1_TDATA_blk_n                     |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 338|         72|   90|        205|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |AXI_video_strm_V_data_V_0_payload_A  |   8|   0|    8|          0|
    |AXI_video_strm_V_data_V_0_payload_B  |   8|   0|    8|          0|
    |AXI_video_strm_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_dest_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_0_state      |   2|   0|    2|          0|
    |AXI_video_strm_V_user_V_0_payload_A  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_payload_B  |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm                            |   8|   0|    8|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |axi_data_V_0_i_reg_135               |   8|   0|    8|          0|
    |axi_data_V_1_i_reg_167               |   8|   0|    8|          0|
    |axi_data_V_3_i_reg_239               |   8|   0|    8|          0|
    |axi_last_V_0_i_reg_125               |   1|   0|    1|          0|
    |axi_last_V_2_i_reg_201               |   1|   0|    1|          0|
    |axi_last_V_3_i_reg_227               |   1|   0|    1|          0|
    |eol_0_i_reg_178                      |   1|   0|    1|          0|
    |eol_2_i_reg_251                      |   1|   0|    1|          0|
    |eol_reg_156                          |   1|   0|    1|          0|
    |i_0_i_reg_145                        |   8|   0|    8|          0|
    |i_reg_358                            |   8|   0|    8|          0|
    |icmp_ln129_reg_363                   |   1|   0|    1|          0|
    |img_cols_read_reg_329                |  10|   0|   10|          0|
    |img_rows_read_reg_324                |   9|   0|    9|          0|
    |j_0_i_reg_190                        |   9|   0|    9|          0|
    |p_Val2_s_reg_214                     |   8|   0|    8|          0|
    |sof_1_i_fu_84                        |   1|   0|    1|          0|
    |tmp_data_V_reg_334                   |   8|   0|    8|          0|
    |tmp_last_V_reg_342                   |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 138|   0|  138|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     AXIvideo2xfMat85    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     AXIvideo2xfMat85    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     AXIvideo2xfMat85    | return value |
|ap_done            | out |    1| ap_ctrl_hs |     AXIvideo2xfMat85    | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |     AXIvideo2xfMat85    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     AXIvideo2xfMat85    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     AXIvideo2xfMat85    | return value |
|p_pyrLA1_TDATA     |  in |    8|    axis    | AXI_video_strm_V_data_V |    pointer   |
|p_pyrLA1_TVALID    |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|p_pyrLA1_TREADY    | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|p_pyrLA1_TDEST     |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|p_pyrLA1_TKEEP     |  in |    1|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|p_pyrLA1_TSTRB     |  in |    1|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|p_pyrLA1_TUSER     |  in |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|p_pyrLA1_TLAST     |  in |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|p_pyrLA1_TID       |  in |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
|img_rows_dout      |  in |    9|   ap_fifo  |         img_rows        |    pointer   |
|img_rows_empty_n   |  in |    1|   ap_fifo  |         img_rows        |    pointer   |
|img_rows_read      | out |    1|   ap_fifo  |         img_rows        |    pointer   |
|img_cols_dout      |  in |   10|   ap_fifo  |         img_cols        |    pointer   |
|img_cols_empty_n   |  in |    1|   ap_fifo  |         img_cols        |    pointer   |
|img_cols_read      | out |    1|   ap_fifo  |         img_cols        |    pointer   |
|img_data_V_din     | out |    8|   ap_fifo  |        img_data_V       |    pointer   |
|img_data_V_full_n  |  in |    1|   ap_fifo  |        img_data_V       |    pointer   |
|img_data_V_write   | out |    1|   ap_fifo  |        img_data_V       |    pointer   |
+-------------------+-----+-----+------------+-------------------------+--------------+

