TimeQuest Timing Analyzer report for DE2_115_CAMERA
Sun Jun 09 00:16:00 2024
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'D5M_PIXLCLK'
 15. Slow 1200mV 85C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 16. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 17. Slow 1200mV 85C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'D5M_PIXLCLK'
 19. Slow 1200mV 85C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 21. Slow 1200mV 85C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 23. Slow 1200mV 85C Model Recovery: 'D5M_PIXLCLK'
 24. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 25. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 26. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 27. Slow 1200mV 85C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 28. Slow 1200mV 85C Model Removal: 'D5M_PIXLCLK'
 29. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 30. Slow 1200mV 85C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 31. Slow 1200mV 85C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 32. Slow 1200mV 85C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'D5M_PIXLCLK'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Output Enable Times
 47. Minimum Output Enable Times
 48. Output Disable Times
 49. Minimum Output Disable Times
 50. Slow 1200mV 85C Model Metastability Summary
 51. Slow 1200mV 0C Model Fmax Summary
 52. Slow 1200mV 0C Model Setup Summary
 53. Slow 1200mV 0C Model Hold Summary
 54. Slow 1200mV 0C Model Recovery Summary
 55. Slow 1200mV 0C Model Removal Summary
 56. Slow 1200mV 0C Model Minimum Pulse Width Summary
 57. Slow 1200mV 0C Model Setup: 'D5M_PIXLCLK'
 58. Slow 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 59. Slow 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 60. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 61. Slow 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 62. Slow 1200mV 0C Model Hold: 'D5M_PIXLCLK'
 63. Slow 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 64. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 65. Slow 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 66. Slow 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 67. Slow 1200mV 0C Model Recovery: 'D5M_PIXLCLK'
 68. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 69. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 70. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 71. Slow 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 72. Slow 1200mV 0C Model Removal: 'D5M_PIXLCLK'
 73. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 74. Slow 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 75. Slow 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 76. Slow 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'D5M_PIXLCLK'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Propagation Delay
 89. Minimum Propagation Delay
 90. Output Enable Times
 91. Minimum Output Enable Times
 92. Output Disable Times
 93. Minimum Output Disable Times
 94. Slow 1200mV 0C Model Metastability Summary
 95. Fast 1200mV 0C Model Setup Summary
 96. Fast 1200mV 0C Model Hold Summary
 97. Fast 1200mV 0C Model Recovery Summary
 98. Fast 1200mV 0C Model Removal Summary
 99. Fast 1200mV 0C Model Minimum Pulse Width Summary
100. Fast 1200mV 0C Model Setup: 'D5M_PIXLCLK'
101. Fast 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
102. Fast 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
103. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
104. Fast 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
105. Fast 1200mV 0C Model Hold: 'D5M_PIXLCLK'
106. Fast 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
107. Fast 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
108. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
109. Fast 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
110. Fast 1200mV 0C Model Recovery: 'D5M_PIXLCLK'
111. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
112. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
113. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
114. Fast 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
115. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
116. Fast 1200mV 0C Model Removal: 'D5M_PIXLCLK'
117. Fast 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
118. Fast 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
119. Fast 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
120. Fast 1200mV 0C Model Minimum Pulse Width: 'D5M_PIXLCLK'
121. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'
122. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
123. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
124. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'
127. Setup Times
128. Hold Times
129. Clock to Output Times
130. Minimum Clock to Output Times
131. Propagation Delay
132. Minimum Propagation Delay
133. Output Enable Times
134. Minimum Output Enable Times
135. Output Disable Times
136. Minimum Output Disable Times
137. Fast 1200mV 0C Model Metastability Summary
138. Multicorner Timing Analysis Summary
139. Setup Times
140. Hold Times
141. Clock to Output Times
142. Minimum Clock to Output Times
143. Propagation Delay
144. Minimum Propagation Delay
145. Board Trace Model Assignments
146. Input Transition Times
147. Signal Integrity Metrics (Slow 1200mv 0c Model)
148. Signal Integrity Metrics (Slow 1200mv 85c Model)
149. Signal Integrity Metrics (Fast 1200mv 0c Model)
150. Setup Transfers
151. Hold Transfers
152. Recovery Transfers
153. Removal Transfers
154. Report TCCS
155. Report RSKM
156. Unconstrained Paths
157. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115_CAMERA                                      ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                            ;
+----------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                        ; Status ; Read at                  ;
+----------------------------------------------------------------------+--------+--------------------------+
; image_wrapper_final/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sun Jun 09 00:15:56 2024 ;
; DE2_115_D5M_VGA.SDC                                                  ; OK     ; Sun Jun 09 00:15:56 2024 ;
+----------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                      ; Targets                                       ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+---------------------------------------------+-----------------------------------------------+
; CLOCK2_50                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { CLOCK2_50 }                                 ;
; CLOCK3_50                                 ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { CLOCK3_50 }                                 ;
; CLOCK_50                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { CLOCK_50 }                                  ;
; D5M_PIXLCLK                               ; Base      ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                             ; { D5M_PIXLCLK }                               ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50  ; my_qsys|altpll_0|sd1|pll7|inclk[0]          ; { my_qsys|altpll_0|sd1|pll7|clk[0] }          ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|sdram_pll_altpll_component|pll1|inclk[0] ; { u6|sdram_pll_altpll_component|pll1|clk[0] } ;
; u6|sdram_pll_altpll_component|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|sdram_pll_altpll_component|pll1|inclk[0] ; { u6|sdram_pll_altpll_component|pll1|clk[1] } ;
; u6|sdram_pll_altpll_component|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|sdram_pll_altpll_component|pll1|inclk[0] ; { u6|sdram_pll_altpll_component|pll1|clk[2] } ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|sdram_pll_altpll_component|pll1|inclk[0] ; { u6|sdram_pll_altpll_component|pll1|clk[3] } ;
+-------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+---------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                              ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 42.34 MHz  ; 42.34 MHz       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;      ;
; 127.89 MHz ; 127.89 MHz      ; u6|sdram_pll_altpll_component|pll1|clk[0] ;      ;
; 143.51 MHz ; 143.51 MHz      ; D5M_PIXLCLK                               ;      ;
; 159.06 MHz ; 159.06 MHz      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;      ;
; 173.61 MHz ; 173.61 MHz      ; CLOCK2_50                                 ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 1.450  ; 0.000         ;
; D5M_PIXLCLK                               ; 1.516  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 8.191  ; 0.000         ;
; CLOCK2_50                                 ; 14.240 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 15.903 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; D5M_PIXLCLK                               ; 0.262 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.342 ; 0.000         ;
; CLOCK2_50                                 ; 0.402 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.402 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.403 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; D5M_PIXLCLK                               ; 1.102  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 3.147  ; 0.000         ;
; CLOCK2_50                                 ; 12.982 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 13.161 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 35.881 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                             ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; D5M_PIXLCLK                               ; 2.307 ; 0.000         ;
; CLOCK2_50                                 ; 2.563 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 2.706 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 5.056 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 5.056 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; D5M_PIXLCLK                               ; 4.535  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 4.694  ; 0.000         ;
; CLOCK2_50                                 ; 9.686  ; 0.000         ;
; CLOCK_50                                  ; 9.819  ; 0.000         ;
; CLOCK3_50                                 ; 16.000 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 19.699 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 19.706 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.450 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.241     ; 5.257      ;
; 1.450 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.241     ; 5.257      ;
; 1.487 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.229     ; 5.232      ;
; 1.509 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.236     ; 5.203      ;
; 1.509 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.236     ; 5.203      ;
; 1.509 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.236     ; 5.203      ;
; 1.509 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.236     ; 5.203      ;
; 1.509 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.236     ; 5.203      ;
; 1.551 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.230     ; 5.167      ;
; 1.551 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.230     ; 5.167      ;
; 1.551 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.230     ; 5.167      ;
; 1.551 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.230     ; 5.167      ;
; 1.551 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.230     ; 5.167      ;
; 1.644 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.224     ; 5.080      ;
; 1.644 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.224     ; 5.080      ;
; 1.644 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.224     ; 5.080      ;
; 1.689 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.224     ; 5.035      ;
; 1.689 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.224     ; 5.035      ;
; 1.689 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.224     ; 5.035      ;
; 1.773 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[6] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.232     ; 4.943      ;
; 1.814 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.225     ; 4.909      ;
; 1.814 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.225     ; 4.909      ;
; 1.814 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.225     ; 4.909      ;
; 1.814 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.225     ; 4.909      ;
; 1.814 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.225     ; 4.909      ;
; 1.814 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.225     ; 4.909      ;
; 2.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.119     ; 7.698      ;
; 2.208 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.133     ; 7.657      ;
; 2.208 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.133     ; 7.657      ;
; 2.212 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.662      ;
; 2.231 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.119     ; 7.648      ;
; 2.240 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.119     ; 7.639      ;
; 2.242 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.121     ; 7.635      ;
; 2.250 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.119     ; 7.629      ;
; 2.251 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.133     ; 7.614      ;
; 2.251 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.133     ; 7.614      ;
; 2.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.128     ; 7.616      ;
; 2.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.128     ; 7.616      ;
; 2.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.128     ; 7.616      ;
; 2.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.128     ; 7.616      ;
; 2.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.128     ; 7.616      ;
; 2.285 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.121     ; 7.592      ;
; 2.297 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.128     ; 7.573      ;
; 2.297 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.128     ; 7.573      ;
; 2.297 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.128     ; 7.573      ;
; 2.297 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.128     ; 7.573      ;
; 2.297 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.128     ; 7.573      ;
; 2.300 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.576      ;
; 2.300 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.576      ;
; 2.300 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.576      ;
; 2.300 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.576      ;
; 2.300 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.576      ;
; 2.310 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.133     ; 7.555      ;
; 2.310 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.133     ; 7.555      ;
; 2.321 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.119     ; 7.558      ;
; 2.332 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.119     ; 7.547      ;
; 2.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.130     ; 7.528      ;
; 2.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.130     ; 7.525      ;
; 2.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.130     ; 7.525      ;
; 2.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.533      ;
; 2.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.533      ;
; 2.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.533      ;
; 2.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.533      ;
; 2.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.533      ;
; 2.344 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.121     ; 7.533      ;
; 2.348 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.119     ; 7.531      ;
; 2.352 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.522      ;
; 2.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.135     ; 7.509      ;
; 2.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.135     ; 7.509      ;
; 2.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.128     ; 7.514      ;
; 2.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.128     ; 7.514      ;
; 2.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.128     ; 7.514      ;
; 2.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.128     ; 7.514      ;
; 2.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.128     ; 7.514      ;
; 2.363 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.511      ;
; 2.363 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.511      ;
; 2.371 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.119     ; 7.508      ;
; 2.375 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 7.499      ;
; 2.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.119     ; 7.499      ;
; 2.382 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.119     ; 7.497      ;
; 2.388 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.123     ; 7.487      ;
; 2.390 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.119     ; 7.489      ;
; 2.391 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.119     ; 7.488      ;
; 2.400 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.130     ; 7.468      ;
; 2.400 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.130     ; 7.468      ;
; 2.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.119     ; 7.478      ;
; 2.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.474      ;
; 2.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.474      ;
; 2.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.474      ;
; 2.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.474      ;
; 2.402 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 7.474      ;
; 2.407 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.103     ; 7.488      ;
; 2.408 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.119     ; 7.471      ;
; 2.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.119     ; 7.468      ;
; 2.425 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.133     ; 7.440      ;
; 2.425 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.133     ; 7.440      ;
; 2.427 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 7.454      ;
; 2.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.133     ; 7.437      ;
; 2.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.133     ; 7.437      ;
; 2.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.117     ; 7.452      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'D5M_PIXLCLK'                                                                                                                                                                                                                           ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.516 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.801      ; 4.303      ;
; 1.567 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.801      ; 4.252      ;
; 1.641 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.801      ; 4.178      ;
; 1.659 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.417      ; 3.776      ;
; 1.699 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.801      ; 4.120      ;
; 1.707 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.417      ; 3.728      ;
; 1.773 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.801      ; 4.046      ;
; 1.784 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.417      ; 3.651      ;
; 1.824 ; Reset_Delay:u2|oRST_4    ; CCD_Capture:u3|mSTART                                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.022     ; 3.142      ;
; 1.831 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.801      ; 3.988      ;
; 1.839 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.417      ; 3.596      ;
; 1.895 ; Reset_Delay:u2|oRST_3    ; CCD_Capture:u3|mSTART                                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.022     ; 3.071      ;
; 1.905 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.801      ; 3.914      ;
; 1.916 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.417      ; 3.519      ;
; 1.963 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.801      ; 3.856      ;
; 1.971 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.417      ; 3.464      ;
; 2.015 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.123     ; 2.920      ;
; 2.016 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.124     ; 2.918      ;
; 2.018 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.118     ; 2.922      ;
; 2.022 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.160     ; 2.760      ;
; 2.022 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.160     ; 2.760      ;
; 2.022 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.160     ; 2.760      ;
; 2.022 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.160     ; 2.760      ;
; 2.037 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.801      ; 3.782      ;
; 2.044 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.473     ; 2.541      ;
; 2.045 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.474     ; 2.539      ;
; 2.047 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.468     ; 2.543      ;
; 2.048 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.417      ; 3.387      ;
; 2.051 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.510     ; 2.381      ;
; 2.051 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.510     ; 2.381      ;
; 2.051 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.510     ; 2.381      ;
; 2.051 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.510     ; 2.381      ;
; 2.052 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.312      ; 3.278      ;
; 2.088 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.059     ; 2.911      ;
; 2.089 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.060     ; 2.909      ;
; 2.090 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.135     ; 2.833      ;
; 2.091 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.136     ; 2.831      ;
; 2.091 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.054     ; 2.913      ;
; 2.093 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.130     ; 2.835      ;
; 2.095 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.096     ; 2.751      ;
; 2.095 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.096     ; 2.751      ;
; 2.095 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.096     ; 2.751      ;
; 2.095 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.096     ; 2.751      ;
; 2.097 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.172     ; 2.673      ;
; 2.097 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.172     ; 2.673      ;
; 2.097 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.172     ; 2.673      ;
; 2.097 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.172     ; 2.673      ;
; 2.103 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.417      ; 3.332      ;
; 2.180 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.417      ; 3.255      ;
; 2.188 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.801      ; 3.631      ;
; 2.200 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.123     ; 2.735      ;
; 2.201 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.124     ; 2.733      ;
; 2.203 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.118     ; 2.737      ;
; 2.207 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.160     ; 2.575      ;
; 2.207 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.160     ; 2.575      ;
; 2.207 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.160     ; 2.575      ;
; 2.207 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.160     ; 2.575      ;
; 2.213 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.067      ; 2.912      ;
; 2.214 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.066      ; 2.910      ;
; 2.216 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.072      ; 2.914      ;
; 2.220 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.030      ; 2.752      ;
; 2.220 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.030      ; 2.752      ;
; 2.220 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.030      ; 2.752      ;
; 2.220 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.030      ; 2.752      ;
; 2.229 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.473     ; 2.356      ;
; 2.230 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.474     ; 2.354      ;
; 2.232 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.468     ; 2.358      ;
; 2.235 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.417      ; 3.200      ;
; 2.236 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.510     ; 2.196      ;
; 2.236 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.510     ; 2.196      ;
; 2.236 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.510     ; 2.196      ;
; 2.236 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.510     ; 2.196      ;
; 2.273 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.059     ; 2.726      ;
; 2.274 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.060     ; 2.724      ;
; 2.275 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.135     ; 2.648      ;
; 2.276 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.136     ; 2.646      ;
; 2.276 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.054     ; 2.728      ;
; 2.278 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.130     ; 2.650      ;
; 2.280 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.096     ; 2.566      ;
; 2.280 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.096     ; 2.566      ;
; 2.280 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.096     ; 2.566      ;
; 2.280 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.096     ; 2.566      ;
; 2.282 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.172     ; 2.488      ;
; 2.282 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.172     ; 2.488      ;
; 2.282 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.172     ; 2.488      ;
; 2.282 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.172     ; 2.488      ;
; 2.288 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.342      ; 3.072      ;
; 2.319 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.189     ; 2.550      ;
; 2.320 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.190     ; 2.548      ;
; 2.322 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.184     ; 2.552      ;
; 2.326 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.226     ; 2.390      ;
; 2.326 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.226     ; 2.390      ;
; 2.326 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.226     ; 2.390      ;
; 2.326 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.226     ; 2.390      ;
; 2.398 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.067      ; 2.727      ;
; 2.399 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.066      ; 2.725      ;
; 2.401 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.072      ; 2.729      ;
; 2.405 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.030      ; 2.567      ;
; 2.405 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.030      ; 2.567      ;
; 2.405 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.030      ; 2.567      ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 8.191 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 11.435     ;
; 8.330 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 11.296     ;
; 8.332 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.399     ; 11.267     ;
; 8.367 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 11.259     ;
; 8.463 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.387     ; 11.148     ;
; 8.473 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.399     ; 11.126     ;
; 8.476 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.376     ; 11.146     ;
; 8.493 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 11.133     ;
; 8.510 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.399     ; 11.089     ;
; 8.521 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 11.105     ;
; 8.527 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 11.082     ;
; 8.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 11.093     ;
; 8.570 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.399     ; 11.029     ;
; 8.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 11.023     ;
; 8.590 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 11.019     ;
; 8.604 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.394     ; 11.000     ;
; 8.632 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 10.994     ;
; 8.642 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 10.984     ;
; 8.645 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.387     ; 10.966     ;
; 8.645 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.376     ; 10.977     ;
; 8.654 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.955     ;
; 8.655 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.376     ; 10.967     ;
; 8.658 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.951     ;
; 8.669 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 10.957     ;
; 8.673 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 10.953     ;
; 8.678 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.931     ;
; 8.679 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 10.947     ;
; 8.682 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.387     ; 10.929     ;
; 8.682 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.376     ; 10.940     ;
; 8.710 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 10.916     ;
; 8.715 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.394     ; 10.889     ;
; 8.719 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.399     ; 10.880     ;
; 8.745 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.864     ;
; 8.756 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.399     ; 10.843     ;
; 8.760 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.849     ;
; 8.782 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.827     ;
; 8.791 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.394     ; 10.813     ;
; 8.801 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.394     ; 10.803     ;
; 8.803 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.375     ; 10.820     ;
; 8.804 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 10.822     ;
; 8.804 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.805     ;
; 8.808 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.801     ;
; 8.812 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.376     ; 10.810     ;
; 8.826 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 10.800     ;
; 8.829 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 10.797     ;
; 8.835 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.396     ; 10.767     ;
; 8.836 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.383     ; 10.779     ;
; 8.839 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.770     ;
; 8.841 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.768     ;
; 8.845 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.764     ;
; 8.855 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.376     ; 10.767     ;
; 8.857 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.379     ; 10.762     ;
; 8.861 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.379     ; 10.758     ;
; 8.867 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.742     ;
; 8.873 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.399     ; 10.726     ;
; 8.876 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.733     ;
; 8.887 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 10.739     ;
; 8.889 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.394     ; 10.715     ;
; 8.892 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.376     ; 10.730     ;
; 8.896 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.713     ;
; 8.904 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.379     ; 10.715     ;
; 8.904 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.705     ;
; 8.913 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.696     ;
; 8.933 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.676     ;
; 8.945 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.399     ; 10.654     ;
; 8.946 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.396     ; 10.656     ;
; 8.947 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.383     ; 10.668     ;
; 8.951 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.658     ;
; 8.967 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.399     ; 10.632     ;
; 8.981 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.628     ;
; 8.988 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.621     ;
; 8.998 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.406     ; 10.594     ;
; 9.003 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.406     ; 10.589     ;
; 9.004 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.406     ; 10.588     ;
; 9.014 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_G[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.406     ; 10.578     ;
; 9.015 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.406     ; 10.577     ;
; 9.016 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.406     ; 10.576     ;
; 9.018 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.389     ; 10.591     ;
; 9.019 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 10.607     ;
; 9.020 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 10.606     ;
; 9.021 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.375     ; 10.602     ;
; 9.022 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.396     ; 10.580     ;
; 9.022 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.399     ; 10.577     ;
; 9.023 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.383     ; 10.592     ;
; 9.025 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 10.601     ;
; 9.028 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.399     ; 10.571     ;
; 9.030 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.376     ; 10.592     ;
; 9.032 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.396     ; 10.570     ;
; 9.033 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.383     ; 10.582     ;
; 9.045 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.406     ; 10.547     ;
; 9.057 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.372     ; 10.569     ;
; 9.058 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.375     ; 10.565     ;
; 9.059 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.399     ; 10.540     ;
; 9.067 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.376     ; 10.555     ;
; 9.070 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.379     ; 10.549     ;
; 9.076 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.387     ; 10.535     ;
; 9.081 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.383     ; 10.534     ;
; 9.089 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.376     ; 10.533     ;
; 9.095 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.383     ; 10.520     ;
; 9.098 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.387     ; 10.513     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                     ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.240 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.678      ;
; 14.320 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.598      ;
; 14.411 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.507      ;
; 14.414 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.504      ;
; 14.472 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.446      ;
; 14.494 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.424      ;
; 14.540 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.378      ;
; 14.542 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.376      ;
; 14.583 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.335      ;
; 14.583 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.335      ;
; 14.604 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.316      ;
; 14.620 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.298      ;
; 14.622 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.298      ;
; 14.622 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.296      ;
; 14.629 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.289      ;
; 14.646 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.272      ;
; 14.663 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.255      ;
; 14.680 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.007     ; 5.311      ;
; 14.682 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.007     ; 5.309      ;
; 14.698 ; I2C_CCD_Config:u8|senosr_exposure[10] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 5.221      ;
; 14.702 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.216      ;
; 14.709 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 5.211      ;
; 14.709 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.209      ;
; 14.711 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.210      ;
; 14.711 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.210      ;
; 14.711 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.207      ;
; 14.716 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.205      ;
; 14.716 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 5.205      ;
; 14.717 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.205      ;
; 14.717 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.205      ;
; 14.717 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.205      ;
; 14.717 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.205      ;
; 14.717 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.205      ;
; 14.717 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.205      ;
; 14.717 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.205      ;
; 14.717 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.205      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.200      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.200      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.200      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.200      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.200      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.200      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.200      ;
; 14.722 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.200      ;
; 14.734 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.183      ;
; 14.734 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.183      ;
; 14.734 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.183      ;
; 14.734 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.183      ;
; 14.734 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.183      ;
; 14.734 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.183      ;
; 14.734 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.183      ;
; 14.734 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.183      ;
; 14.734 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.183      ;
; 14.734 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.183      ;
; 14.734 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.183      ;
; 14.734 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.183      ;
; 14.734 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.183      ;
; 14.734 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.183      ;
; 14.734 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.183      ;
; 14.747 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.171      ;
; 14.748 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.169      ;
; 14.748 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.169      ;
; 14.748 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.169      ;
; 14.748 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.169      ;
; 14.748 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.169      ;
; 14.748 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.169      ;
; 14.748 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.169      ;
; 14.748 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.169      ;
; 14.748 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.169      ;
; 14.748 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.169      ;
; 14.748 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.169      ;
; 14.748 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.169      ;
; 14.748 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.169      ;
; 14.748 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.169      ;
; 14.748 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.169      ;
; 14.754 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.164      ;
; 14.760 ; I2C_CCD_Config:u8|senosr_exposure[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.158      ;
; 14.761 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.157      ;
; 14.761 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.157      ;
; 14.763 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.154      ;
; 14.763 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.154      ;
; 14.763 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.154      ;
; 14.763 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.154      ;
; 14.763 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.154      ;
; 14.763 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.154      ;
; 14.763 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.154      ;
; 14.763 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.154      ;
; 14.763 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.154      ;
; 14.763 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.154      ;
; 14.763 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.154      ;
; 14.763 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.154      ;
; 14.763 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.154      ;
; 14.763 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.154      ;
; 14.763 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.154      ;
; 14.766 ; I2C_CCD_Config:u8|senosr_exposure[14] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.152      ;
; 14.769 ; I2C_CCD_Config:u8|senosr_exposure[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.149      ;
; 14.772 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.146      ;
; 14.774 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.144      ;
; 14.775 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.143      ;
; 14.776 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 5.142      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                ; Launch Clock                              ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; 15.903 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.452     ; 3.503      ;
; 16.106 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.452     ; 3.300      ;
; 16.107 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.452     ; 3.299      ;
; 16.109 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.452     ; 3.297      ;
; 16.109 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.452     ; 3.297      ;
; 16.116 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.452     ; 3.290      ;
; 16.117 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.452     ; 3.289      ;
; 16.118 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.452     ; 3.288      ;
; 16.553 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 2.892      ;
; 16.698 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.413     ; 2.747      ;
; 18.294 ; sram_controller:sram_controller1|writedata_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.449     ; 1.115      ;
; 18.457 ; sram_controller:sram_controller1|writedata_r[6]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.449     ; 0.952      ;
; 18.616 ; sram_controller:sram_controller1|writedata_r[7]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.449     ; 0.793      ;
; 18.619 ; sram_controller:sram_controller1|writedata_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.449     ; 0.790      ;
; 18.619 ; sram_controller:sram_controller1|writedata_r[5]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.449     ; 0.790      ;
; 18.620 ; sram_controller:sram_controller1|writedata_r[2]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.449     ; 0.789      ;
; 18.620 ; sram_controller:sram_controller1|writedata_r[3]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.449     ; 0.789      ;
; 18.621 ; sram_controller:sram_controller1|writedata_r[4]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.449     ; 0.788      ;
; 33.713 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 6.165      ;
; 33.713 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 6.165      ;
; 33.713 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 6.165      ;
; 33.713 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 6.165      ;
; 33.713 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 6.165      ;
; 33.713 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 6.165      ;
; 33.824 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 6.054      ;
; 33.824 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 6.054      ;
; 33.824 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 6.054      ;
; 33.824 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 6.054      ;
; 33.824 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 6.054      ;
; 33.824 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 6.054      ;
; 34.071 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 5.807      ;
; 34.071 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 5.807      ;
; 34.071 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 5.807      ;
; 34.071 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 5.807      ;
; 34.071 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 5.807      ;
; 34.071 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 5.807      ;
; 34.394 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 5.484      ;
; 34.394 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 5.484      ;
; 34.394 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 5.484      ;
; 34.394 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 5.484      ;
; 34.394 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 5.484      ;
; 34.394 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.120     ; 5.484      ;
; 34.435 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.121     ; 5.442      ;
; 34.435 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.121     ; 5.442      ;
; 34.435 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.121     ; 5.442      ;
; 34.435 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.121     ; 5.442      ;
; 34.435 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.121     ; 5.442      ;
; 34.435 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.121     ; 5.442      ;
; 34.674 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 5.214      ;
; 34.674 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 5.214      ;
; 34.674 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 5.214      ;
; 34.674 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 5.214      ;
; 34.674 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 5.214      ;
; 34.674 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 5.214      ;
; 34.674 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 5.214      ;
; 34.674 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 5.214      ;
; 34.791 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.121     ; 5.086      ;
; 34.791 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.121     ; 5.086      ;
; 34.791 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.121     ; 5.086      ;
; 34.791 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.121     ; 5.086      ;
; 34.791 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.121     ; 5.086      ;
; 34.791 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.121     ; 5.086      ;
; 34.816 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 5.072      ;
; 34.816 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 5.072      ;
; 34.816 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 5.072      ;
; 34.816 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 5.072      ;
; 34.816 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 5.072      ;
; 34.816 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 5.072      ;
; 34.816 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 5.072      ;
; 34.816 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 5.072      ;
; 35.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 4.845      ;
; 35.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 4.845      ;
; 35.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 4.845      ;
; 35.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 4.845      ;
; 35.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 4.845      ;
; 35.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 4.845      ;
; 35.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 4.845      ;
; 35.043 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 4.845      ;
; 35.200 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.727      ;
; 35.200 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.727      ;
; 35.200 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.727      ;
; 35.200 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.727      ;
; 35.200 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.727      ;
; 35.200 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.727      ;
; 35.200 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.727      ;
; 35.200 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.727      ;
; 35.200 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.727      ;
; 35.253 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.674      ;
; 35.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.665      ;
; 35.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.665      ;
; 35.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.665      ;
; 35.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.665      ;
; 35.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.665      ;
; 35.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.665      ;
; 35.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.665      ;
; 35.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.665      ;
; 35.262 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 4.665      ;
; 35.273 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 4.615      ;
; 35.273 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 4.615      ;
; 35.273 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 4.615      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.262 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.460      ; 0.944      ;
; 0.267 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.460      ; 0.949      ;
; 0.280 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.503      ; 1.005      ;
; 0.297 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.460      ; 0.979      ;
; 0.314 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.405      ; 0.905      ;
; 0.321 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.460      ; 1.003      ;
; 0.329 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.601      ; 1.116      ;
; 0.330 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.601      ; 1.117      ;
; 0.330 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.460      ; 1.012      ;
; 0.335 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.601      ; 1.122      ;
; 0.358 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.601      ; 1.145      ;
; 0.423 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.484      ; 1.093      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.447 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.294      ; 0.927      ;
; 0.455 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.688      ;
; 0.458 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.689      ;
; 0.460 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 0.697      ;
; 0.461 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.565      ; 1.248      ;
; 0.461 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.695      ;
; 0.462 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.696      ;
; 0.462 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.697      ;
; 0.462 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.696      ;
; 0.462 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.696      ;
; 0.462 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.240      ; 0.888      ;
; 0.462 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.695      ;
; 0.463 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.696      ;
; 0.463 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.696      ;
; 0.464 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.697      ;
; 0.472 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 0.886      ;
; 0.476 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.202      ; 0.864      ;
; 0.477 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.711      ;
; 0.477 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.595      ; 1.294      ;
; 0.480 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 0.894      ;
; 0.484 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.325      ; 1.031      ;
; 0.486 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.601      ; 1.273      ;
; 0.486 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.415      ; 1.087      ;
; 0.486 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.606      ; 1.314      ;
; 0.487 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.718      ;
; 0.495 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.037      ; 0.718      ;
; 0.497 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 0.911      ;
; 0.500 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.733      ;
; 0.502 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.202      ; 0.890      ;
; 0.508 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.325      ; 1.055      ;
; 0.511 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.720      ;
; 0.530 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.410      ; 1.126      ;
; 0.537 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.202      ; 0.925      ;
; 0.546 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.514      ; 1.282      ;
; 0.551 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.460      ; 1.233      ;
; 0.555 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.202      ; 0.943      ;
; 0.556 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.202      ; 0.944      ;
; 0.561 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.460      ; 1.243      ;
; 0.567 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.202      ; 0.955      ;
; 0.579 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.810      ;
; 0.582 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.120      ; 0.888      ;
; 0.608 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.839      ;
; 0.609 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.202      ; 0.997      ;
; 0.609 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.305      ; 1.100      ;
; 0.614 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.849      ;
; 0.624 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.285      ; 1.095      ;
; 0.631 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.865      ;
; 0.633 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.868      ;
; 0.633 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.866      ;
; 0.633 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.866      ;
; 0.633 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.866      ;
; 0.634 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.868      ;
; 0.634 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.868      ;
; 0.634 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.867      ;
; 0.635 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.868      ;
; 0.635 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.867      ;
; 0.640 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.849      ;
; 0.643 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.325      ; 1.190      ;
; 0.646 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.855      ;
; 0.661 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 1.075      ;
; 0.663 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.026      ; 0.875      ;
; 0.668 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.325      ; 1.215      ;
; 0.675 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.906      ;
; 0.677 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 1.091      ;
; 0.683 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 1.097      ;
; 0.687 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.921      ;
; 0.689 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.325      ; 1.236      ;
; 0.689 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.051      ; 0.926      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.448      ; 1.012      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.448      ; 1.025      ;
; 0.364 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.449      ; 1.035      ;
; 0.379 ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.457      ; 1.058      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.448      ; 1.054      ;
; 0.394 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.448      ; 1.064      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.448      ; 1.067      ;
; 0.399 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.475      ; 1.060      ;
; 0.399 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.448      ; 1.069      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.449      ; 1.074      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.409 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.417 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.475      ; 1.078      ;
; 0.423 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.688      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|mADDR[18]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|mADDR[20]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Sdram_Control:u7|mADDR[13]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|control_interface:u_control_interface|REFRESH                                                                                                                        ; Sdram_Control:u7|command:u_command|do_refresh                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.443 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.381      ; 1.046      ;
; 0.444 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.710      ;
; 0.449 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.715      ;
; 0.451 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.715      ;
; 0.453 ; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_done                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.456 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.381      ; 1.059      ;
; 0.456 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.721      ;
; 0.458 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.723      ;
; 0.459 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.078      ; 0.723      ;
; 0.466 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.731      ;
; 0.473 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.739      ;
; 0.475 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.366      ; 1.063      ;
; 0.476 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.366      ; 1.064      ;
; 0.477 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.079      ; 0.742      ;
; 0.483 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.381      ; 1.086      ;
; 0.491 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.080      ; 0.757      ;
; 0.503 ; Sdram_Control:u7|mDATAOUT[26]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.453      ; 1.178      ;
; 0.520 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.366      ; 1.108      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                           ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.429 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.695      ;
; 0.440 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.708      ;
; 0.599 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.865      ;
; 0.635 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.901      ;
; 0.640 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.907      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.914      ;
; 0.655 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.670 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.936      ;
; 0.672 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.939      ;
; 0.680 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.947      ;
; 0.811 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.077      ;
; 0.825 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.091      ;
; 0.859 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.126      ;
; 0.878 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.145      ;
; 0.878 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.145      ;
; 0.952 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.218      ;
; 0.958 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.225      ;
; 0.958 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.224      ;
; 0.959 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.226      ;
; 0.959 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.225      ;
; 0.959 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.225      ;
; 0.959 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.225      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.224      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.227      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.228      ;
; 0.963 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.229      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.424 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.691      ;
; 0.427 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.695      ;
; 0.429 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.697      ;
; 0.430 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.435 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.435 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.702      ;
; 0.437 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.553 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.555 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 0.840      ;
; 0.557 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 0.842      ;
; 0.560 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.560 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.826      ;
; 0.562 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.564 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.830      ;
; 0.574 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.841      ;
; 0.576 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.843      ;
; 0.583 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 0.868      ;
; 0.584 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.851      ;
; 0.587 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.854      ;
; 0.587 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 0.857      ;
; 0.588 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.855      ;
; 0.591 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.859      ;
; 0.592 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.859      ;
; 0.592 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.859      ;
; 0.595 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.863      ;
; 0.596 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.863      ;
; 0.602 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.614 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 0.899      ;
; 0.616 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.882      ;
; 0.616 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.882      ;
; 0.623 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.889      ;
; 0.623 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.891      ;
; 0.627 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.895      ;
; 0.632 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.898      ;
; 0.640 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.908      ;
; 0.640 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.908      ;
; 0.641 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.909      ;
; 0.642 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[2]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.911      ;
; 0.645 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.913      ;
; 0.645 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.914      ;
; 0.646 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.915      ;
; 0.650 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.917      ;
; 0.652 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.919      ;
; 0.661 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.929      ;
; 0.662 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.929      ;
; 0.662 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.929      ;
; 0.664 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.930      ;
; 0.668 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.669 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.677 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.944      ;
; 0.690 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.956      ;
; 0.691 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.957      ;
; 0.694 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.960      ;
; 0.694 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.694 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.710 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.977      ;
; 0.714 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.981      ;
; 0.715 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.982      ;
; 0.716 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.983      ;
; 0.716 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.983      ;
; 0.718 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.985      ;
; 0.721 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.988      ;
; 0.727 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.731 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.998      ;
; 0.731 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.552      ; 1.469      ;
; 0.734 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.752 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.019      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.096      ; 0.695      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.096      ; 0.696      ;
; 0.421 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.686      ;
; 0.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.697      ;
; 0.437 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.702      ;
; 0.442 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.708      ;
; 0.449 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.364      ; 1.035      ;
; 0.451 ; VGA_Controller:u1|cnt_fore_r[7]                                                                                                                                                      ; VGA_Controller:u1|cnt_fore_r[7]                                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.716      ;
; 0.452 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.717      ;
; 0.456 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.721      ;
; 0.458 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.364      ; 1.044      ;
; 0.458 ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.722      ;
; 0.463 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.364      ; 1.049      ;
; 0.473 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.365      ; 1.060      ;
; 0.476 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.741      ;
; 0.479 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.364      ; 1.065      ;
; 0.483 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.364      ; 1.069      ;
; 0.486 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.364      ; 1.072      ;
; 0.500 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.364      ; 1.086      ;
; 0.505 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.364      ; 1.091      ;
; 0.507 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.364      ; 1.093      ;
; 0.543 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.809      ;
; 0.546 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.811      ;
; 0.577 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.842      ;
; 0.583 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.848      ;
; 0.584 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.096      ; 0.866      ;
; 0.600 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.867      ;
; 0.604 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.869      ;
; 0.606 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.872      ;
; 0.616 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.882      ;
; 0.633 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.898      ;
; 0.639 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.904      ;
; 0.648 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.913      ;
; 0.650 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.916      ;
; 0.652 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.917      ;
; 0.657 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.923      ;
; 0.659 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.925      ;
; 0.662 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.929      ;
; 0.665 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.931      ;
; 0.665 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.931      ;
; 0.666 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.932      ;
; 0.666 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.932      ;
; 0.666 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.932      ;
; 0.667 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.933      ;
; 0.669 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.934      ;
; 0.669 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.935      ;
; 0.670 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.936      ;
; 0.670 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.936      ;
; 0.671 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.937      ;
; 0.672 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.937      ;
; 0.672 ; VGA_Controller:u1|cnt_fore_r[6]                                                                                                                                                      ; VGA_Controller:u1|cnt_fore_r[6]                                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.937      ;
; 0.673 ; VGA_Controller:u1|cnt_fore_r[1]                                                                                                                                                      ; VGA_Controller:u1|cnt_fore_r[1]                                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.079      ; 0.938      ;
; 0.676 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.942      ;
; 0.684 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.950      ;
; 0.685 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.364      ; 1.271      ;
; 0.685 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.951      ;
; 0.685 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.951      ;
; 0.685 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.951      ;
; 0.685 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.951      ;
; 0.686 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.080      ; 0.952      ;
; 0.687 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.078      ; 0.951      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'D5M_PIXLCLK'                                                                                                                                                                                                                             ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.521     ; 3.365      ;
; 1.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.521     ; 3.365      ;
; 1.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.521     ; 3.365      ;
; 1.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.521     ; 3.365      ;
; 1.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.521     ; 3.365      ;
; 1.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.521     ; 3.365      ;
; 1.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.521     ; 3.365      ;
; 1.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.521     ; 3.365      ;
; 1.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.521     ; 3.365      ;
; 1.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.521     ; 3.365      ;
; 1.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.521     ; 3.365      ;
; 1.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.521     ; 3.365      ;
; 1.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.521     ; 3.365      ;
; 1.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.521     ; 3.365      ;
; 1.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.521     ; 3.365      ;
; 1.102 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.521     ; 3.365      ;
; 1.491 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.167     ; 3.330      ;
; 1.491 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.167     ; 3.330      ;
; 1.491 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.167     ; 3.330      ;
; 1.491 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.167     ; 3.330      ;
; 1.491 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.167     ; 3.330      ;
; 1.491 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.167     ; 3.330      ;
; 1.491 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.167     ; 3.330      ;
; 1.491 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.167     ; 3.330      ;
; 1.491 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.167     ; 3.330      ;
; 1.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.022     ; 3.364      ;
; 1.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.022     ; 3.364      ;
; 1.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.022     ; 3.364      ;
; 1.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.022     ; 3.364      ;
; 1.602 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.022     ; 3.364      ;
; 2.049 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.427      ; 3.366      ;
; 2.049 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.427      ; 3.366      ;
; 2.141 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.517      ; 3.364      ;
; 2.141 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.517      ; 3.364      ;
; 2.141 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.517      ; 3.364      ;
; 2.141 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.517      ; 3.364      ;
; 2.141 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.517      ; 3.364      ;
; 2.141 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.517      ; 3.364      ;
; 2.141 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.517      ; 3.364      ;
; 2.170 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.547      ; 3.365      ;
; 2.170 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.547      ; 3.365      ;
; 5.626 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.257     ; 4.105      ;
; 5.626 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.257     ; 4.105      ;
; 5.626 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.257     ; 4.105      ;
; 5.626 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.257     ; 4.105      ;
; 6.079 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                                    ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.375      ; 4.284      ;
; 6.192 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.112     ; 3.684      ;
; 6.192 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.112     ; 3.684      ;
; 6.192 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.112     ; 3.684      ;
; 6.237 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.082     ; 3.669      ;
; 6.255 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.294      ; 4.027      ;
; 6.255 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.294      ; 4.027      ;
; 6.255 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.294      ; 4.027      ;
; 6.255 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[11]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.294      ; 4.027      ;
; 6.255 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[11]                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.294      ; 4.027      ;
; 6.255 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.294      ; 4.027      ;
; 6.255 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.294      ; 4.027      ;
; 6.315 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.367      ; 4.040      ;
; 6.315 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.367      ; 4.040      ;
; 6.315 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.367      ; 4.040      ;
; 6.315 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.367      ; 4.040      ;
; 6.315 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.367      ; 4.040      ;
; 6.315 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.367      ; 4.040      ;
; 6.315 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.367      ; 4.040      ;
; 6.315 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.367      ; 4.040      ;
; 6.315 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.367      ; 4.040      ;
; 6.323 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.293      ; 3.958      ;
; 6.323 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.293      ; 3.958      ;
; 6.323 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.293      ; 3.958      ;
; 6.323 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.293      ; 3.958      ;
; 6.323 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.293      ; 3.958      ;
; 6.323 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.293      ; 3.958      ;
; 6.323 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.293      ; 3.958      ;
; 6.323 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.293      ; 3.958      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.303     ; 3.331      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.303     ; 3.331      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.303     ; 3.331      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.303     ; 3.331      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.303     ; 3.331      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.303     ; 3.331      ;
; 6.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.303     ; 3.331      ;
; 6.375 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.974      ;
; 6.375 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.974      ;
; 6.375 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.974      ;
; 6.375 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.974      ;
; 6.375 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.974      ;
; 6.375 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.974      ;
; 6.375 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.974      ;
; 6.375 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.974      ;
; 6.375 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.974      ;
; 6.375 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.974      ;
; 6.375 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.974      ;
; 6.375 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.974      ;
; 6.437 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.220     ; 3.331      ;
; 6.437 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.220     ; 3.331      ;
; 6.437 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.220     ; 3.331      ;
; 6.437 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8       ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.220     ; 3.331      ;
; 6.437 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.220     ; 3.331      ;
; 6.459 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.179     ; 3.350      ;
; 6.459 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.179     ; 3.350      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.147 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.926     ; 3.799      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.160 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.928     ; 3.784      ;
; 3.215 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.920     ; 3.853      ;
; 3.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.922     ; 3.831      ;
; 3.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.374      ;
; 3.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.374      ;
; 3.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.374      ;
; 3.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.374      ;
; 3.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.374      ;
; 3.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.374      ;
; 3.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.374      ;
; 3.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.374      ;
; 3.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.374      ;
; 3.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.374      ;
; 3.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.374      ;
; 3.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.374      ;
; 3.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.374      ;
; 3.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.374      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.226     ; 3.358      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.373      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.226     ; 3.358      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.226     ; 3.358      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.226     ; 3.358      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.226     ; 3.358      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.226     ; 3.358      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.226     ; 3.358      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.373      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.226     ; 3.358      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.226     ; 3.358      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.373      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.373      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.226     ; 3.358      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.228     ; 3.356      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.228     ; 3.356      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.228     ; 3.356      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.228     ; 3.356      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.228     ; 3.356      ;
; 3.364 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -3.211     ; 3.373      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.982 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.941      ;
; 12.982 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.941      ;
; 12.982 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.941      ;
; 12.982 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.941      ;
; 12.982 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.941      ;
; 12.982 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.941      ;
; 12.982 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.941      ;
; 12.982 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.941      ;
; 12.982 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.941      ;
; 12.982 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.941      ;
; 12.982 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.941      ;
; 12.982 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.941      ;
; 12.982 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.941      ;
; 12.982 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.941      ;
; 12.982 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.941      ;
; 12.982 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.941      ;
; 12.992 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.931      ;
; 12.992 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.931      ;
; 12.992 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.931      ;
; 12.992 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.931      ;
; 12.992 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.931      ;
; 12.992 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.931      ;
; 12.992 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.931      ;
; 12.992 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.931      ;
; 12.992 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.931      ;
; 12.992 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.931      ;
; 12.992 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.931      ;
; 12.992 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.931      ;
; 12.992 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.931      ;
; 12.992 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.931      ;
; 12.992 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.931      ;
; 12.992 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.931      ;
; 13.020 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.901      ;
; 13.020 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.901      ;
; 13.020 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.901      ;
; 13.020 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.901      ;
; 13.020 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.901      ;
; 13.020 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.901      ;
; 13.020 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.901      ;
; 13.020 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.901      ;
; 13.020 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.901      ;
; 13.020 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.901      ;
; 13.020 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.901      ;
; 13.020 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.901      ;
; 13.020 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.901      ;
; 13.020 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.901      ;
; 13.020 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.901      ;
; 13.020 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.901      ;
; 13.098 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.825      ;
; 13.098 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.825      ;
; 13.098 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.825      ;
; 13.098 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.825      ;
; 13.098 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.825      ;
; 13.098 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.825      ;
; 13.098 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.825      ;
; 13.098 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.825      ;
; 13.098 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.825      ;
; 13.098 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.825      ;
; 13.098 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.825      ;
; 13.098 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.825      ;
; 13.098 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.825      ;
; 13.098 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.825      ;
; 13.098 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.825      ;
; 13.098 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.825      ;
; 13.179 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.742      ;
; 13.179 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.742      ;
; 13.179 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.742      ;
; 13.179 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.742      ;
; 13.179 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.742      ;
; 13.179 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.742      ;
; 13.179 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.742      ;
; 13.179 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.742      ;
; 13.179 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.742      ;
; 13.179 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.742      ;
; 13.179 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.742      ;
; 13.179 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.742      ;
; 13.179 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.742      ;
; 13.179 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.742      ;
; 13.179 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.742      ;
; 13.179 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.742      ;
; 13.182 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.739      ;
; 13.182 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.739      ;
; 13.182 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.739      ;
; 13.182 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.739      ;
; 13.182 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.739      ;
; 13.182 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.739      ;
; 13.182 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.739      ;
; 13.182 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.739      ;
; 13.182 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.739      ;
; 13.182 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.739      ;
; 13.182 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.739      ;
; 13.182 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.739      ;
; 13.182 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.739      ;
; 13.182 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.739      ;
; 13.182 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.739      ;
; 13.182 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.739      ;
; 13.192 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.729      ;
; 13.192 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.729      ;
; 13.192 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.729      ;
; 13.192 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 6.729      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                             ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.946     ; 3.765      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.946     ; 3.765      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.946     ; 3.765      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.946     ; 3.765      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.946     ; 3.765      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.946     ; 3.765      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.946     ; 3.765      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.946     ; 3.765      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.946     ; 3.765      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.946     ; 3.765      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.946     ; 3.765      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.946     ; 3.765      ;
; 13.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.946     ; 3.765      ;
; 13.162 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.953     ; 3.757      ;
; 13.162 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.953     ; 3.757      ;
; 13.162 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.953     ; 3.757      ;
; 13.162 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.953     ; 3.757      ;
; 13.162 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.953     ; 3.757      ;
; 13.162 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.953     ; 3.757      ;
; 13.162 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.953     ; 3.757      ;
; 13.162 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.953     ; 3.757      ;
; 13.162 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.953     ; 3.757      ;
; 13.162 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.953     ; 3.757      ;
; 13.162 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.953     ; 3.757      ;
; 13.235 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.940     ; 3.813      ;
; 13.238 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.947     ; 3.803      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.234     ; 3.376      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.234     ; 3.376      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.234     ; 3.376      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.234     ; 3.376      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.234     ; 3.376      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.234     ; 3.376      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.234     ; 3.376      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.234     ; 3.376      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.234     ; 3.376      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.234     ; 3.376      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.234     ; 3.376      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.234     ; 3.376      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.234     ; 3.376      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.241     ; 3.369      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.241     ; 3.369      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.241     ; 3.369      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.241     ; 3.369      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.241     ; 3.369      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.241     ; 3.369      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.241     ; 3.369      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.241     ; 3.369      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.241     ; 3.369      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.241     ; 3.369      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.241     ; 3.369      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.241     ; 3.369      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.241     ; 3.369      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[51][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.233     ; 3.377      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[48][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.244     ; 3.366      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.235     ; 3.375      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[54][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.246     ; 3.364      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[43][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.235     ; 3.375      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[46][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.249     ; 3.361      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[40][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.230     ; 3.380      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[44][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.227     ; 3.383      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.232     ; 3.378      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 3.370      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[58][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.237     ; 3.373      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[14][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.245     ; 3.365      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[2][0]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.249     ; 3.361      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[10][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.251     ; 3.359      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[3][0]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.249     ; 3.361      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[5][0]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.247     ; 3.363      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[18][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.253     ; 3.357      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[18][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.253     ; 3.357      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[54][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.246     ; 3.364      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.232     ; 3.378      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[58][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.237     ; 3.373      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 3.370      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.235     ; 3.375      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[48][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.244     ; 3.366      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[51][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.233     ; 3.377      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[43][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.235     ; 3.375      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[44][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.227     ; 3.383      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[40][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.230     ; 3.380      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[46][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.249     ; 3.361      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[10][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.251     ; 3.359      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[2][1]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.249     ; 3.361      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[14][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.245     ; 3.365      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[3][1]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.249     ; 3.361      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[5][1]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.247     ; 3.363      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[44][2]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.227     ; 3.383      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[40][2]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.230     ; 3.380      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[46][2]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.249     ; 3.361      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[43][2]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.235     ; 3.375      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[58][2]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.237     ; 3.373      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][2]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.240     ; 3.370      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][2]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.232     ; 3.378      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[54][2]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.246     ; 3.364      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[51][2]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.233     ; 3.377      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[48][2]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.244     ; 3.366      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][2]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.235     ; 3.375      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[3][2]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.249     ; 3.361      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[2][2]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.249     ; 3.361      ;
; 13.338 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[5][2]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -3.247     ; 3.363      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 35.881 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.146     ; 3.971      ;
; 35.881 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.146     ; 3.971      ;
; 35.881 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.146     ; 3.971      ;
; 35.881 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.146     ; 3.971      ;
; 35.881 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.146     ; 3.971      ;
; 35.881 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.146     ; 3.971      ;
; 36.289 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.612      ;
; 36.289 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.612      ;
; 36.289 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.612      ;
; 36.289 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.612      ;
; 36.289 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.612      ;
; 36.289 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.612      ;
; 36.289 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.612      ;
; 36.289 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.612      ;
; 36.289 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.612      ;
; 36.290 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.600      ;
; 36.290 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.600      ;
; 36.290 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.600      ;
; 36.290 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.600      ;
; 36.290 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.600      ;
; 36.290 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.600      ;
; 36.290 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.600      ;
; 36.290 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.611      ;
; 36.290 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.600      ;
; 36.290 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.600      ;
; 36.290 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.600      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.599      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.610      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.598      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.598      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.598      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.598      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.598      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.598      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.598      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.111     ; 3.596      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.106     ; 3.601      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.600      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.111     ; 3.596      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.106     ; 3.601      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.111     ; 3.596      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.598      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.598      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.600      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.600      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.106     ; 3.601      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.106     ; 3.601      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.600      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.597      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.597      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.597      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.597      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.597      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.597      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.597      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.110     ; 3.597      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.106     ; 3.601      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.600      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.600      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.600      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.600      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.610      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.109     ; 3.598      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.610      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.610      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.615      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.615      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.615      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.615      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.615      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.615      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.615      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.615      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.615      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.092     ; 3.615      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.610      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.097     ; 3.610      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.106     ; 3.601      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.600      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.600      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.600      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.600      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.107     ; 3.600      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.106     ; 3.601      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.599      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.599      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.599      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.599      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.599      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.599      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.599      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.599      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 3.599      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.112     ; 3.595      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.112     ; 3.595      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.112     ; 3.595      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.112     ; 3.595      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.112     ; 3.595      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.112     ; 3.595      ;
; 36.291 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.112     ; 3.595      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.307 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.616      ; 3.139      ;
; 2.513 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.410      ; 3.139      ;
; 2.513 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.410      ; 3.139      ;
; 2.513 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.410      ; 3.139      ;
; 2.513 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.410      ; 3.139      ;
; 2.513 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.410      ; 3.139      ;
; 2.513 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.410      ; 3.139      ;
; 2.513 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.410      ; 3.139      ;
; 2.513 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.410      ; 3.139      ;
; 2.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.258      ; 3.148      ;
; 2.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.258      ; 3.148      ;
; 2.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.258      ; 3.148      ;
; 2.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.258      ; 3.148      ;
; 2.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.258      ; 3.148      ;
; 2.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.258      ; 3.148      ;
; 2.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.258      ; 3.148      ;
; 2.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.258      ; 3.148      ;
; 2.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.258      ; 3.148      ;
; 2.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.258      ; 3.148      ;
; 2.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.258      ; 3.148      ;
; 2.697 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.224      ; 3.137      ;
; 2.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.214      ; 3.133      ;
; 2.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.214      ; 3.133      ;
; 2.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.204      ; 3.148      ;
; 2.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.204      ; 3.148      ;
; 2.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.204      ; 3.148      ;
; 2.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.204      ; 3.148      ;
; 2.729 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.698      ; 3.643      ;
; 2.729 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.698      ; 3.643      ;
; 2.729 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.698      ; 3.643      ;
; 2.729 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.698      ; 3.643      ;
; 2.729 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.698      ; 3.643      ;
; 2.729 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.698      ; 3.643      ;
; 2.729 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.698      ; 3.643      ;
; 2.729 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.698      ; 3.643      ;
; 2.729 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.698      ; 3.643      ;
; 2.729 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.698      ; 3.643      ;
; 2.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.155      ; 3.146      ;
; 2.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.155      ; 3.146      ;
; 2.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.155      ; 3.146      ;
; 2.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.155      ; 3.146      ;
; 2.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.155      ; 3.146      ;
; 2.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.155      ; 3.146      ;
; 2.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.155      ; 3.146      ;
; 2.794 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.123      ; 3.133      ;
; 2.794 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.123      ; 3.133      ;
; 2.794 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.123      ; 3.133      ;
; 2.794 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.123      ; 3.133      ;
; 2.794 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.123      ; 3.133      ;
; 2.794 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.123      ; 3.133      ;
; 2.794 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.123      ; 3.133      ;
; 2.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.150      ;
; 2.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.150      ;
; 2.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.150      ;
; 2.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.150      ;
; 2.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.150      ;
; 2.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.150      ;
; 2.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.150      ;
; 2.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.150      ;
; 2.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.150      ;
; 2.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.150      ;
; 2.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.150      ;
; 2.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.150      ;
; 2.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.150      ;
; 2.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.150      ;
; 2.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.150      ;
; 2.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 3.150      ;
; 2.808 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.115      ; 3.139      ;
; 2.808 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.115      ; 3.139      ;
; 2.808 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.115      ; 3.139      ;
; 2.808 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.115      ; 3.139      ;
; 2.808 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.115      ; 3.139      ;
; 2.808 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.115      ; 3.139      ;
; 2.808 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.115      ; 3.139      ;
; 2.812 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.124      ; 3.152      ;
; 2.812 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.124      ; 3.152      ;
; 2.812 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.124      ; 3.152      ;
; 2.812 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.124      ; 3.152      ;
; 2.812 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.124      ; 3.152      ;
; 2.812 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.124      ; 3.152      ;
; 2.812 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.124      ; 3.152      ;
; 2.846 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.616      ; 3.678      ;
; 2.846 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.616      ; 3.678      ;
; 2.846 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.616      ; 3.678      ;
; 2.846 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.616      ; 3.678      ;
; 2.846 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.616      ; 3.678      ;
; 2.846 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.616      ; 3.678      ;
; 2.846 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.616      ; 3.678      ;
; 2.846 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.616      ; 3.678      ;
; 2.846 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.616      ; 3.678      ;
; 2.846 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.616      ; 3.678      ;
; 2.846 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.616      ; 3.678      ;
; 2.846 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.616      ; 3.678      ;
; 2.862 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.059      ; 3.137      ;
; 2.862 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.059      ; 3.137      ;
; 2.862 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.059      ; 3.137      ;
; 2.862 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.059      ; 3.137      ;
; 2.862 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.059      ; 3.137      ;
; 2.862 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.059      ; 3.137      ;
; 2.862 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.059      ; 3.137      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.563 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.223      ; 2.972      ;
; 2.604 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.223      ; 3.013      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.146      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.146      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.146      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.146      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.146      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.148      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.148      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.147      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.146      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.147      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.148      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.148      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.148      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.148      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.148      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.146      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.148      ;
; 2.888 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.146      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.147      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.147      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.147      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.147      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.147      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.147      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.147      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.147      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.147      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.147      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.147      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 3.147      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.145      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.145      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.145      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.145      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.145      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.145      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.145      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.145      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.145      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.145      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.145      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.145      ;
; 2.889 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 3.145      ;
; 3.198 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.467      ;
; 3.198 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.467      ;
; 3.198 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.467      ;
; 3.198 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.467      ;
; 3.198 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.467      ;
; 3.198 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.467      ;
; 3.198 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.467      ;
; 3.198 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.467      ;
; 3.198 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.467      ;
; 3.198 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.467      ;
; 3.198 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.467      ;
; 3.198 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.467      ;
; 3.198 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.467      ;
; 3.198 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.467      ;
; 3.198 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.467      ;
; 3.198 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.467      ;
; 3.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.508      ;
; 3.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.508      ;
; 3.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.508      ;
; 3.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.508      ;
; 3.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.508      ;
; 3.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.508      ;
; 3.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.508      ;
; 3.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.508      ;
; 3.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.508      ;
; 3.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.508      ;
; 3.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.508      ;
; 3.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.508      ;
; 3.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.508      ;
; 3.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.508      ;
; 3.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.508      ;
; 3.239 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.508      ;
; 3.849 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 4.260      ;
; 4.100 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 4.511      ;
; 4.105 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 4.516      ;
; 4.223 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 4.634      ;
; 4.285 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 4.696      ;
; 4.309 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 4.720      ;
; 4.312 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 4.723      ;
; 4.406 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 4.817      ;
; 4.484 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.755      ;
; 4.484 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.755      ;
; 4.484 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.755      ;
; 4.484 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.755      ;
; 4.484 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.755      ;
; 4.484 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.755      ;
; 4.484 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.755      ;
; 4.484 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.755      ;
; 4.484 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.755      ;
; 4.484 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.755      ;
; 4.484 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.755      ;
; 4.484 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.755      ;
; 4.484 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.755      ;
; 4.484 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.755      ;
; 4.484 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 4.755      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.706 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.523      ; 3.415      ;
; 2.706 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.523      ; 3.415      ;
; 2.706 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.523      ; 3.415      ;
; 2.706 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.523      ; 3.415      ;
; 2.706 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.523      ; 3.415      ;
; 2.706 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.523      ; 3.415      ;
; 2.706 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.523      ; 3.415      ;
; 2.706 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.523      ; 3.415      ;
; 2.706 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.523      ; 3.415      ;
; 2.706 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.523      ; 3.415      ;
; 2.706 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.523      ; 3.415      ;
; 2.706 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.523      ; 3.415      ;
; 3.167 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.425      ;
; 3.167 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.425      ;
; 3.167 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.425      ;
; 3.167 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.425      ;
; 3.167 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.425      ;
; 3.167 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.425      ;
; 3.167 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.425      ;
; 3.167 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.425      ;
; 3.167 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.425      ;
; 3.167 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 3.425      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.420      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.406      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.411      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.410      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.406      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.411      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.406      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.410      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.410      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.411      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.411      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.410      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.407      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.407      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.407      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.407      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.407      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.407      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.407      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.407      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.411      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.410      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.410      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.410      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.410      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.420      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.420      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.420      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.420      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.420      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.420      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.420      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.420      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.420      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.420      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.420      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.420      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.420      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.420      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.066      ; 3.420      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.411      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.410      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.410      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.410      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.410      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.410      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 3.411      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.407      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.407      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.407      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.407      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[2]                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.407      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[3]                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.407      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.407      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.407      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.406      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.406      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.406      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.406      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.406      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.406      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.406      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.406      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.406      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 3.415      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 3.406      ;
; 3.168 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.410      ;
; 3.169 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 3.409      ;
; 3.169 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.408      ;
; 3.169 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.408      ;
; 3.169 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.408      ;
; 3.169 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.408      ;
; 3.169 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.408      ;
; 3.169 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.410      ;
; 3.169 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.408      ;
; 3.169 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.408      ;
; 3.169 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 3.410      ;
; 3.169 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 3.408      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 5.056 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.222     ; 3.120      ;
; 5.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.225     ; 3.118      ;
; 5.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.225     ; 3.118      ;
; 5.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.225     ; 3.118      ;
; 5.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.225     ; 3.118      ;
; 5.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.225     ; 3.118      ;
; 5.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.225     ; 3.118      ;
; 5.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.242     ; 3.125      ;
; 5.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.242     ; 3.125      ;
; 5.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.242     ; 3.125      ;
; 5.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.242     ; 3.125      ;
; 5.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.242     ; 3.125      ;
; 5.474 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.140      ;
; 5.474 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.140      ;
; 5.474 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.140      ;
; 5.474 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.140      ;
; 5.474 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.140      ;
; 5.474 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.620     ; 3.140      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.638     ; 3.123      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.636     ; 3.125      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.644     ; 3.117      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.644     ; 3.117      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.638     ; 3.123      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.644     ; 3.117      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.638     ; 3.123      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.638     ; 3.123      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.638     ; 3.123      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.638     ; 3.123      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.644     ; 3.117      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.638     ; 3.123      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.644     ; 3.117      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.644     ; 3.117      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.644     ; 3.117      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.638     ; 3.123      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.638     ; 3.123      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.636     ; 3.125      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.638     ; 3.123      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.636     ; 3.125      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.638     ; 3.123      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.638     ; 3.123      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.636     ; 3.125      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.636     ; 3.125      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.636     ; 3.125      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.638     ; 3.123      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.644     ; 3.117      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.638     ; 3.123      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.636     ; 3.125      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.638     ; 3.123      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.636     ; 3.125      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.638     ; 3.123      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.636     ; 3.125      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.640     ; 3.121      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.640     ; 3.121      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.640     ; 3.121      ;
; 5.475 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.642     ; 3.119      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.155      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.155      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.155      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.155      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.155      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.155      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.155      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.155      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.155      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.616     ; 3.155      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.614     ; 3.157      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.485 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.615     ; 3.156      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.141      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.141      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.141      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.141      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.141      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.141      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.141      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.141      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.141      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.141      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.141      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.141      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.141      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.629     ; 3.143      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.141      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.629     ; 3.143      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.629     ; 3.143      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.629     ; 3.143      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.631     ; 3.141      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 5.056 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.217     ; 3.125      ;
; 5.056 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.217     ; 3.125      ;
; 5.056 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.209     ; 3.133      ;
; 5.056 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.209     ; 3.133      ;
; 5.056 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.209     ; 3.133      ;
; 5.056 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.209     ; 3.133      ;
; 5.056 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.209     ; 3.133      ;
; 5.056 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.209     ; 3.133      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.633     ; 3.139      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.633     ; 3.139      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.633     ; 3.139      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.633     ; 3.139      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.634     ; 3.138      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.634     ; 3.138      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.633     ; 3.139      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.633     ; 3.139      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.634     ; 3.138      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.633     ; 3.139      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.632     ; 3.140      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.634     ; 3.138      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.632     ; 3.140      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.634     ; 3.138      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.634     ; 3.138      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.634     ; 3.138      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.634     ; 3.138      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.634     ; 3.138      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.632     ; 3.140      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.634     ; 3.138      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.634     ; 3.138      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.634     ; 3.138      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.632     ; 3.140      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.634     ; 3.138      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.632     ; 3.140      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.634     ; 3.138      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.634     ; 3.138      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.633     ; 3.139      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.633     ; 3.139      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.633     ; 3.139      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.633     ; 3.139      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.633     ; 3.139      ;
; 5.486 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.633     ; 3.139      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.652     ; 3.121      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.652     ; 3.121      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.652     ; 3.121      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.652     ; 3.121      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.652     ; 3.121      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.652     ; 3.121      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.114      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.641     ; 3.132      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.641     ; 3.132      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.642     ; 3.131      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.641     ; 3.132      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.641     ; 3.132      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.641     ; 3.132      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.641     ; 3.132      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.641     ; 3.132      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.641     ; 3.132      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.641     ; 3.132      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.641     ; 3.132      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.641     ; 3.132      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.641     ; 3.132      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.642     ; 3.131      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.114      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.114      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.642     ; 3.131      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.114      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.642     ; 3.131      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.114      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.642     ; 3.131      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.642     ; 3.131      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.642     ; 3.131      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.642     ; 3.131      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.642     ; 3.131      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.642     ; 3.131      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.642     ; 3.131      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.642     ; 3.131      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.642     ; 3.131      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.642     ; 3.131      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.642     ; 3.131      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.659     ; 3.114      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.654     ; 3.119      ;
; 5.487 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.652     ; 3.121      ;
; 5.511 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.653     ; 3.144      ;
; 5.511 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.657     ; 3.140      ;
; 5.511 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.653     ; 3.144      ;
; 5.511 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.653     ; 3.144      ;
; 5.511 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.653     ; 3.144      ;
; 5.511 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.657     ; 3.140      ;
; 5.511 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.653     ; 3.144      ;
; 5.511 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.657     ; 3.140      ;
; 5.512 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[22]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.655     ; 3.143      ;
; 5.512 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[23]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.655     ; 3.143      ;
; 5.512 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[24]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.655     ; 3.143      ;
; 5.512 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[25]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.655     ; 3.143      ;
; 5.512 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[26]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.655     ; 3.143      ;
; 5.512 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[27]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.655     ; 3.143      ;
; 5.512 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[28]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.655     ; 3.143      ;
; 5.512 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[29]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.655     ; 3.143      ;
; 5.512 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.657     ; 3.141      ;
; 5.520 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[54][0]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.651     ; 3.155      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'D5M_PIXLCLK'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.535 ; 4.770        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.535 ; 4.770        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.535 ; 4.770        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.535 ; 4.770        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.537 ; 4.772        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.537 ; 4.772        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.584 ; 4.819        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0                            ;
; 4.585 ; 4.820        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0                            ;
; 4.587 ; 4.822        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0                             ;
; 4.588 ; 4.823        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                                                    ;
; 4.588 ; 4.823        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                                                    ;
; 4.588 ; 4.823        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                                                     ;
; 4.588 ; 4.823        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                                                     ;
; 4.595 ; 4.830        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0                            ;
; 4.596 ; 4.831        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0                            ;
; 4.598 ; 4.833        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0                             ;
; 4.599 ; 4.834        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                                                     ;
; 4.599 ; 4.834        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                                                    ;
; 4.599 ; 4.834        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                                                    ;
; 4.599 ; 4.834        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                                                     ;
; 4.604 ; 4.824        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ;
; 4.604 ; 4.824        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ;
; 4.604 ; 4.824        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ;
; 4.604 ; 4.824        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ;
; 4.604 ; 4.824        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ;
; 4.604 ; 4.824        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ;
; 4.604 ; 4.824        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ;
; 4.604 ; 4.824        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ;
; 4.604 ; 4.824        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ;
; 4.608 ; 4.796        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ;
; 4.608 ; 4.796        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ;
; 4.608 ; 4.796        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ;
; 4.608 ; 4.796        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ;
; 4.608 ; 4.796        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ;
; 4.608 ; 4.796        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ;
; 4.608 ; 4.796        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ;
; 4.608 ; 4.796        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ;
; 4.608 ; 4.796        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ;
; 4.608 ; 4.796        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ;
; 4.608 ; 4.796        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ;
; 4.608 ; 4.796        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ;
; 4.608 ; 4.796        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ;
; 4.608 ; 4.796        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ;
; 4.617 ; 4.837        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                           ;
; 4.617 ; 4.837        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                           ;
; 4.617 ; 4.805        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ;
; 4.617 ; 4.805        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ;
; 4.617 ; 4.805        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ;
; 4.617 ; 4.805        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ;
; 4.617 ; 4.805        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ;
; 4.617 ; 4.805        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ;
; 4.617 ; 4.805        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ;
; 4.617 ; 4.805        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ;
; 4.622 ; 4.810        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ;
; 4.622 ; 4.810        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ;
; 4.622 ; 4.810        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ;
; 4.622 ; 4.810        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ;
; 4.622 ; 4.810        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ;
; 4.624 ; 4.859        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0                            ;
; 4.625 ; 4.860        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0                            ;
; 4.626 ; 4.861        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0                            ;
; 4.627 ; 4.862        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0                             ;
; 4.627 ; 4.862        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0                            ;
; 4.628 ; 4.863        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                                                    ;
; 4.628 ; 4.863        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                                                    ;
; 4.628 ; 4.863        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                                                     ;
; 4.628 ; 4.863        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                                                     ;
; 4.629 ; 4.864        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0                             ;
; 4.630 ; 4.850        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ;
; 4.630 ; 4.850        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                           ;
; 4.630 ; 4.865        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                                                    ;
; 4.630 ; 4.865        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                                                    ;
; 4.630 ; 4.865        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                                                     ;
; 4.630 ; 4.865        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                                                     ;
; 4.634 ; 4.869        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0                           ;
; 4.635 ; 4.870        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0                           ;
; 4.635 ; 4.823        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                                  ;
; 4.635 ; 4.823        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                  ;
; 4.635 ; 4.823        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ;
; 4.635 ; 4.823        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                                ;
; 4.635 ; 4.823        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ;
; 4.635 ; 4.823        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                                                ;
; 4.635 ; 4.823        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                                                ;
; 4.635 ; 4.823        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                                                ;
; 4.635 ; 4.823        ; 0.188          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                                                ;
; 4.637 ; 4.872        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0                            ;
; 4.638 ; 4.873        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                                                    ;
; 4.638 ; 4.873        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                                                    ;
; 4.638 ; 4.873        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                                                    ;
; 4.638 ; 4.873        ; 0.235          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                                                    ;
; 4.639 ; 4.859        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ;
; 4.639 ; 4.859        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ;
; 4.639 ; 4.859        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ;
; 4.639 ; 4.859        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ;
; 4.639 ; 4.859        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ;
; 4.639 ; 4.859        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ;
; 4.639 ; 4.859        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ;
; 4.639 ; 4.859        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ;
; 4.639 ; 4.859        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ;
; 4.639 ; 4.859        ; 0.220          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ;
; 4.694 ; 4.914        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                               ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                               ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                               ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                               ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                               ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                               ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[0]                                                                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[3]                                                                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[0]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CKE                                                                                                                                                                 ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RAS_N                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[11]                                                                                                                                                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[1]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[2]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[3]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[6]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[7]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[8]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[9]                                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|WE_N                                                                                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|RAS_N                                                                                                                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[11]                                                                                                                                            ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[9]                                                                                                                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|WE_N                                                                                                                                              ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                       ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]            ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]           ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]            ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]            ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]            ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]            ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]            ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]            ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]            ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]            ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]            ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]      ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                   ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                     ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]        ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]         ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]         ;
; 9.723 ; 9.911        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK           ;
; 9.818 ; 9.818        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                         ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.699 ; 19.919       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.700 ; 19.920       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.701 ; 19.921       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.744 ; 19.979       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.747 ; 19.982       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.750 ; 19.985       ; 0.235          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                           ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                           ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                           ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                           ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                           ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                           ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                           ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                           ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ;
; 19.706 ; 19.926       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[2]                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[3]                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; 3.826 ; 4.337 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; 3.826 ; 4.337 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; 3.834 ; 4.311 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; 3.834 ; 4.311 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; 3.015 ; 3.529 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; 2.516 ; 3.008 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; 2.013 ; 2.440 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; 3.015 ; 3.529 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; 2.627 ; 2.989 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; 2.790 ; 3.319 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; 2.649 ; 3.159 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; 2.907 ; 3.395 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; 2.171 ; 2.585 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; 2.414 ; 2.875 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; 1.898 ; 2.307 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; 2.069 ; 2.460 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; 2.560 ; 3.050 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; 2.555 ; 3.004 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; 2.066 ; 2.472 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; 3.611 ; 3.977 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; 3.429 ; 3.977 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; 2.637 ; 3.158 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; 3.611 ; 3.972 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; 5.488 ; 5.951 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; 4.982 ; 5.427 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; 4.411 ; 4.797 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; 4.959 ; 5.403 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; 4.533 ; 4.946 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; 4.777 ; 5.206 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; 4.901 ; 5.293 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; 4.863 ; 5.302 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; 5.037 ; 5.490 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; 4.124 ; 4.518 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; 5.015 ; 5.466 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; 4.036 ; 4.436 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; 5.077 ; 5.526 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; 5.111 ; 5.519 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; 5.205 ; 5.678 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; 5.386 ; 5.868 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; 5.251 ; 5.725 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; 5.488 ; 5.951 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; 5.191 ; 5.667 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; 5.222 ; 5.701 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; 4.895 ; 5.341 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; 5.197 ; 5.632 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; 5.076 ; 5.505 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; 5.343 ; 5.785 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; 5.140 ; 5.570 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; 4.828 ; 5.272 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; 5.308 ; 5.769 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 8.580 ; 9.210 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; 8.580 ; 9.210 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 7.126 ; 7.823 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; 7.126 ; 7.823 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[3]      ; CLOCK2_50   ; 6.549 ; 7.165 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; 5.172 ; 5.702 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; 5.105 ; 5.573 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; 5.172 ; 5.702 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; 4.694 ; 5.186 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; 4.756 ; 5.267 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; 4.738 ; 5.228 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; 4.832 ; 5.314 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; 4.778 ; 5.284 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; 4.825 ; 5.313 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; 4.983 ; 5.397 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; 4.928 ; 5.362 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; 4.837 ; 5.276 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; 4.897 ; 5.342 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; 4.938 ; 5.371 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; 4.911 ; 5.380 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; 4.869 ; 5.370 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; 4.998 ; 5.525 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; 9.088 ; 9.663 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; 9.088 ; 9.639 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50   ; 8.906 ; 9.419 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50   ; 9.056 ; 9.663 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; -1.836 ; -2.318 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; -1.836 ; -2.318 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; -1.502 ; -2.006 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; -1.502 ; -2.006 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; -1.459 ; -1.851 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; -2.053 ; -2.525 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; -1.570 ; -1.980 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; -2.568 ; -3.071 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; -2.184 ; -2.532 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; -2.330 ; -2.847 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; -2.180 ; -2.669 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; -2.454 ; -2.922 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; -1.744 ; -2.141 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; -1.980 ; -2.423 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; -1.459 ; -1.851 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; -1.624 ; -1.998 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; -2.094 ; -2.564 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; -2.132 ; -2.572 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; -1.643 ; -2.032 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; -2.071 ; -2.553 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; -2.893 ; -3.413 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; -2.071 ; -2.553 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; -2.979 ; -3.329 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; -3.236 ; -3.615 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; -4.161 ; -4.592 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; -3.596 ; -3.961 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; -4.139 ; -4.569 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; -3.716 ; -4.107 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; -3.951 ; -4.357 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; -4.081 ; -4.460 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; -4.032 ; -4.447 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; -4.214 ; -4.652 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; -3.322 ; -3.694 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; -4.191 ; -4.627 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; -3.236 ; -3.615 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; -4.254 ; -4.689 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; -4.269 ; -4.655 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; -4.361 ; -4.808 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; -4.549 ; -5.015 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; -4.404 ; -4.853 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; -4.631 ; -5.071 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; -4.346 ; -4.798 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; -4.376 ; -4.829 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; -4.061 ; -4.484 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; -4.352 ; -4.763 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; -4.236 ; -4.642 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; -4.508 ; -4.936 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; -4.296 ; -4.703 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; -3.997 ; -4.418 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; -4.475 ; -4.920 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -5.079 ; -5.632 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; -5.079 ; -5.632 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -5.111 ; -5.629 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; -5.574 ; -6.165 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[3]      ; CLOCK2_50   ; -5.111 ; -5.629 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; -3.870 ; -4.342 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; -4.245 ; -4.684 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; -4.309 ; -4.805 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; -3.870 ; -4.342 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; -3.929 ; -4.420 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; -3.892 ; -4.353 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; -3.982 ; -4.436 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; -3.950 ; -4.436 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; -3.995 ; -4.463 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; -4.153 ; -4.545 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; -4.100 ; -4.510 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; -3.980 ; -4.375 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; -4.038 ; -4.439 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; -4.108 ; -4.518 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; -4.078 ; -4.527 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; -4.005 ; -4.465 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; -4.159 ; -4.666 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; -5.761 ; -6.325 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; -5.761 ; -6.325 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50   ; -5.849 ; -6.346 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50   ; -5.980 ; -6.579 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 9.237  ; 9.254  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 11.318 ; 11.093 ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 13.527 ; 13.471 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 11.125 ; 11.171 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 9.828  ; 9.872  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 11.938 ; 11.855 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 8.986  ; 9.074  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 13.103 ; 12.986 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 9.050  ; 9.208  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 9.888  ; 9.987  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 10.224 ; 10.383 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 13.527 ; 13.471 ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 7.202  ; 7.526  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 7.099  ; 7.102  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 6.489  ; 6.428  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 6.695  ; 6.530  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 5.531  ; 5.456  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 6.264  ; 6.289  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 6.311  ; 6.330  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 5.941  ; 5.944  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 7.053  ; 6.856  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 5.855  ; 5.899  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 7.099  ; 7.031  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 6.658  ; 6.680  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 7.087  ; 7.102  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 6.345  ; 6.266  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 6.822  ; 6.804  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 5.995  ; 5.880  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 6.822  ; 6.804  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 6.708  ; 6.719  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 6.876  ; 6.891  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 8.261  ; 8.317  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 14.937 ; 14.756 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 9.972  ; 9.987  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 11.440 ; 11.507 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 9.909  ; 9.799  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 10.837 ; 10.709 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 9.099  ; 9.158  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 11.883 ; 11.899 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 9.073  ; 9.102  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 9.982  ; 10.046 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 10.045 ; 10.120 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 11.949 ; 11.683 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 8.891  ; 8.949  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 9.730  ; 9.583  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 8.847  ; 8.872  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 11.093 ; 11.116 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 8.124  ; 8.158  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 10.469 ; 10.442 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 10.409 ; 10.451 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 13.226 ; 13.317 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 11.938 ; 11.888 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 10.118 ; 10.294 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 13.079 ; 12.939 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 14.937 ; 14.756 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 13.416 ; 13.304 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 12.997 ; 13.026 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 11.208 ; 11.040 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 11.569 ; 11.617 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 11.045 ; 10.977 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 11.583 ; 11.567 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 9.809  ; 9.845  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 11.682 ; 11.571 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 9.307  ; 9.351  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 12.402 ; 12.328 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 7.100  ; 7.097  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 5.472  ; 5.471  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 5.381  ; 5.401  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 5.785  ; 5.827  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 7.100  ; 7.097  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 7.554  ; 7.641  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 6.159  ; 6.051  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.179 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -0.335 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.849  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.693  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.832  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 12.013 ; 12.155 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 11.319 ; 11.204 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 10.874 ; 11.207 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 8.280  ; 8.126  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 10.675 ; 10.655 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 10.140 ; 10.281 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 12.013 ; 12.155 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 11.718 ; 11.504 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 10.164 ; 9.909  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 8.327  ; 8.358  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 8.192  ; 8.188  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 8.209  ; 8.251  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 10.164 ; 9.909  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 8.224  ; 7.862  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 4.250  ; 4.192  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 5.391  ; 5.289  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 4.247  ; 4.171  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 4.998  ; 4.886  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 5.535  ; 5.434  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 5.465  ; 5.347  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 5.220  ; 5.164  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 4.998  ; 4.942  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 5.205  ; 5.100  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 8.224  ; 7.862  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 4.658  ; 4.599  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 5.825  ; 5.698  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 6.623  ; 6.278  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 6.090  ; 5.959  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 5.543  ; 5.442  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 7.370  ; 6.994  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 6.606  ; 6.640  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 5.068  ; 4.953  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 5.061  ; 4.930  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 7.241  ; 6.874  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 12.746 ; 12.524 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 11.172 ; 11.125 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 12.204 ; 12.008 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 11.080 ; 10.998 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 11.409 ; 11.308 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 11.162 ; 11.034 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 11.345 ; 11.263 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 11.728 ; 11.557 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 9.783  ; 9.767  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 11.679 ; 11.581 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 12.581 ; 12.453 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 11.196 ; 11.031 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 11.620 ; 11.566 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 12.570 ; 12.280 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 12.555 ; 12.473 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 11.159 ; 10.984 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 12.746 ; 12.524 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 12.791 ; 12.862 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 8.451  ; 8.470  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 7.554  ; 7.421  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 5.504  ; 5.511  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 5.887  ; 5.886  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 5.777  ; 5.758  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 7.275  ; 7.171  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 5.937  ; 5.942  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 8.451  ; 8.470  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 8.449  ; 8.365  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 5.952  ; 5.961  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 2.675  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 8.505  ; 8.340  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 8.189  ; 8.092  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 6.590  ; 6.652  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 8.505  ; 8.340  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 5.700  ; 5.755  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 7.028  ; 7.069  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 7.910  ; 7.814  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 7.554  ; 7.476  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 6.611  ; 6.608  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 5.424  ; 5.471  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 7.414  ; 7.324  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 5.582  ; 5.555  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 6.788  ; 6.825  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 7.414  ; 7.301  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 6.517  ; 6.582  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 7.261  ; 7.324  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 5.087  ; 5.107  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 6.517  ; 6.598  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 6.524  ; 6.496  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 6.337  ; 6.338  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 8.908  ; 8.920  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 10.907 ; 10.687 ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 8.671  ; 8.754  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 10.722 ; 10.764 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 9.477  ; 9.517  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 11.505 ; 11.423 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 8.671  ; 8.754  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 12.622 ; 12.508 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 8.732  ; 8.883  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 9.536  ; 9.629  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 9.859  ; 10.010 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 13.028 ; 12.972 ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 6.537  ; 6.864  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 4.862  ; 4.786  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 5.787  ; 5.725  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 5.986  ; 5.823  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 4.862  ; 4.786  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 5.573  ; 5.594  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 5.617  ; 5.631  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 5.260  ; 5.259  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 6.324  ; 6.131  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 5.174  ; 5.213  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 6.373  ; 6.304  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 5.950  ; 5.968  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 6.355  ; 6.366  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 5.650  ; 5.571  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 5.308  ; 5.194  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 5.308  ; 5.194  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 6.106  ; 6.086  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 5.998  ; 6.005  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 6.159  ; 6.170  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 7.489  ; 7.539  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 6.156  ; 6.130  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 8.261  ; 8.209  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 9.520  ; 9.535  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 8.031  ; 7.978  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 8.940  ; 8.743  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 7.262  ; 7.274  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 9.726  ; 9.678  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 7.228  ; 7.188  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 8.164  ; 8.104  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 7.868  ; 7.901  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 9.859  ; 9.542  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 7.092  ; 7.113  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 7.649  ; 7.547  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 7.066  ; 7.039  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 8.693  ; 8.694  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 6.156  ; 6.130  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 8.578  ; 8.553  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 8.097  ; 8.040  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 11.696 ; 11.654 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 9.764  ; 9.753  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 8.272  ; 8.379  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 10.390 ; 10.330 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 12.947 ; 12.776 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 11.172 ; 11.124 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 11.096 ; 11.044 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 9.223  ; 9.022  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 9.415  ; 9.399  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 9.179  ; 9.040  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 9.817  ; 9.730  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 7.862  ; 7.881  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 9.677  ; 9.543  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 7.431  ; 7.430  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 10.304 ; 10.289 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 4.724  ; 4.739  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 4.812  ; 4.807  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 4.724  ; 4.739  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 5.113  ; 5.149  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 6.368  ; 6.361  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 6.810  ; 6.889  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 5.472  ; 5.364  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.723 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -0.877 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.306  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.153  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.288  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 7.162  ; 6.969  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 8.465  ; 8.286  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 8.241  ; 8.350  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 7.162  ; 6.969  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 7.762  ; 7.745  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 7.636  ; 7.704  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 9.120  ; 9.490  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 9.137  ; 8.989  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 7.423  ; 7.416  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 7.547  ; 7.573  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 7.423  ; 7.416  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 7.440  ; 7.476  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 9.394  ; 9.134  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 3.637  ; 3.560  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 3.638  ; 3.578  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 4.734  ; 4.632  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 3.637  ; 3.560  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 4.357  ; 4.245  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 4.872  ; 4.772  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 4.806  ; 4.688  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 4.570  ; 4.512  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 4.358  ; 4.300  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 4.556  ; 4.451  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 7.532  ; 7.168  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 4.032  ; 3.972  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 5.153  ; 5.027  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 5.996  ; 5.649  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 5.407  ; 5.278  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 4.882  ; 4.780  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 6.718  ; 6.340  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 5.901  ; 5.930  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 4.424  ; 4.309  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 4.416  ; 4.286  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 6.588  ; 6.220  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 5.149  ; 5.068  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 5.175  ; 5.113  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 5.905  ; 5.764  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 5.149  ; 5.068  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 5.465  ; 5.366  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 6.652  ; 6.612  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 5.347  ; 5.234  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 7.330  ; 7.168  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 5.388  ; 5.388  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 6.689  ; 6.462  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 6.759  ; 6.632  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 6.509  ; 6.298  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 6.295  ; 6.120  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 8.260  ; 8.052  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 7.124  ; 7.055  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 7.343  ; 7.284  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 8.513  ; 8.365  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 5.173  ; 5.145  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 4.844  ; 4.847  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 6.813  ; 6.681  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 4.844  ; 4.847  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 5.211  ; 5.206  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 5.106  ; 5.083  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 6.544  ; 6.440  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 5.259  ; 5.259  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 7.673  ; 7.686  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 7.671  ; 7.586  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 5.272  ; 5.277  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 2.134  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 5.030  ; 5.079  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 7.420  ; 7.324  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 5.885  ; 5.940  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 7.724  ; 7.561  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 5.030  ; 5.079  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 6.307  ; 6.342  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 7.154  ; 7.058  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 6.810  ; 6.731  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 5.906  ; 5.899  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 4.765  ; 4.806  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 4.442  ; 4.457  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 4.918  ; 4.888  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 6.075  ; 6.106  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 6.677  ; 6.565  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 5.815  ; 5.873  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 6.528  ; 6.584  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 4.442  ; 4.457  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 5.814  ; 5.888  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 5.822  ; 5.791  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 5.644  ; 5.640  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.644  ;    ;    ; 9.189  ;
; SW[1]      ; LEDR[1]     ; 8.443  ;    ;    ; 8.975  ;
; SW[2]      ; LEDR[2]     ; 8.653  ;    ;    ; 9.121  ;
; SW[3]      ; LEDR[3]     ; 8.578  ;    ;    ; 9.053  ;
; SW[4]      ; LEDR[4]     ; 8.392  ;    ;    ; 8.904  ;
; SW[5]      ; LEDR[5]     ; 8.533  ;    ;    ; 9.090  ;
; SW[6]      ; LEDR[6]     ; 8.915  ;    ;    ; 9.466  ;
; SW[7]      ; LEDR[7]     ; 8.593  ;    ;    ; 9.154  ;
; SW[8]      ; LEDR[8]     ; 8.840  ;    ;    ; 9.403  ;
; SW[9]      ; LEDR[9]     ; 9.789  ;    ;    ; 10.420 ;
; SW[10]     ; LEDR[10]    ; 9.230  ;    ;    ; 9.826  ;
; SW[11]     ; LEDR[11]    ; 9.190  ;    ;    ; 9.761  ;
; SW[12]     ; LEDR[12]    ; 9.121  ;    ;    ; 9.647  ;
; SW[13]     ; LEDR[13]    ; 8.848  ;    ;    ; 9.429  ;
; SW[14]     ; LEDR[14]    ; 8.844  ;    ;    ; 9.424  ;
; SW[15]     ; LEDR[15]    ; 10.487 ;    ;    ; 11.138 ;
; SW[16]     ; LEDR[16]    ; 8.884  ;    ;    ; 9.470  ;
; SW[17]     ; LEDR[17]    ; 8.834  ;    ;    ; 9.406  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.349  ;    ;    ; 8.874  ;
; SW[1]      ; LEDR[1]     ; 8.153  ;    ;    ; 8.666  ;
; SW[2]      ; LEDR[2]     ; 8.355  ;    ;    ; 8.806  ;
; SW[3]      ; LEDR[3]     ; 8.283  ;    ;    ; 8.741  ;
; SW[4]      ; LEDR[4]     ; 8.104  ;    ;    ; 8.598  ;
; SW[5]      ; LEDR[5]     ; 8.240  ;    ;    ; 8.777  ;
; SW[6]      ; LEDR[6]     ; 8.607  ;    ;    ; 9.138  ;
; SW[7]      ; LEDR[7]     ; 8.298  ;    ;    ; 8.838  ;
; SW[8]      ; LEDR[8]     ; 8.533  ;    ;    ; 9.075  ;
; SW[9]      ; LEDR[9]     ; 9.499  ;    ;    ; 10.111 ;
; SW[10]     ; LEDR[10]    ; 8.908  ;    ;    ; 9.482  ;
; SW[11]     ; LEDR[11]    ; 8.869  ;    ;    ; 9.420  ;
; SW[12]     ; LEDR[12]    ; 8.804  ;    ;    ; 9.310  ;
; SW[13]     ; LEDR[13]    ; 8.540  ;    ;    ; 9.100  ;
; SW[14]     ; LEDR[14]    ; 8.537  ;    ;    ; 9.095  ;
; SW[15]     ; LEDR[15]    ; 10.167 ;    ;    ; 10.798 ;
; SW[16]     ; LEDR[16]    ; 8.574  ;    ;    ; 9.139  ;
; SW[17]     ; LEDR[17]    ; 8.526  ;    ;    ; 9.077  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.163  ; 4.018  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.483  ; 5.338  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.480  ; 4.335  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.486  ; 4.341  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.496  ; 4.351  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.486  ; 4.341  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.472  ; 4.327  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.472  ; 4.327  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.995  ; 4.850  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.488  ; 4.343  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.488  ; 4.343  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.163  ; 4.018  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.146  ; 5.001  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.163  ; 4.018  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.489  ; 4.344  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.683  ; 4.545  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.488  ; 4.343  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.000  ; 5.855  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.650  ; 5.505  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.681  ; 4.536  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.999  ; 5.854  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.999  ; 5.854  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.335  ; 5.190  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.000  ; 5.855  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.038  ; 5.893  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.488  ; 4.343  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.690  ; 4.545  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.690  ; 4.545  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.690  ; 4.545  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.995  ; 4.850  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.014  ; 4.869  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.995  ; 4.850  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.492  ; 4.347  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 12.216 ; 12.063 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 12.697 ; 12.544 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 12.216 ; 12.063 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 12.216 ; 12.063 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 12.216 ; 12.063 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 12.924 ; 12.771 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 12.654 ; 12.501 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 12.654 ; 12.501 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 12.928 ; 12.775 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 12.889 ; 12.744 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 12.829 ; 12.684 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 13.249 ; 13.104 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 13.562 ; 13.417 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 12.810 ; 12.665 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 12.640 ; 12.487 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 12.924 ; 12.771 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 12.640 ; 12.487 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.565 ; 3.420 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.831 ; 4.686 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.869 ; 3.724 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.874 ; 3.729 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.884 ; 3.739 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.874 ; 3.729 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.861 ; 3.716 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.861 ; 3.716 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.363 ; 4.218 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.877 ; 3.732 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.877 ; 3.732 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.565 ; 3.420 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.508 ; 4.363 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.565 ; 3.420 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.878 ; 3.733 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.058 ; 3.920 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.877 ; 3.732 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.328 ; 5.183 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.992 ; 4.847 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.062 ; 3.917 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.327 ; 5.182 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.327 ; 5.182 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.690 ; 4.545 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.328 ; 5.183 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.365 ; 5.220 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.877 ; 3.732 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.070 ; 3.925 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.070 ; 3.925 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.070 ; 3.925 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.363 ; 4.218 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.381 ; 4.236 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.363 ; 4.218 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.880 ; 3.735 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.498 ; 4.345 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 4.960 ; 4.807 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 4.498 ; 4.345 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 4.499 ; 4.346 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 4.499 ; 4.346 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.178 ; 5.025 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.919 ; 4.766 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.919 ; 4.766 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.182 ; 5.029 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.179 ; 5.034 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.121 ; 4.976 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.524 ; 5.379 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.825 ; 5.680 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.103 ; 4.958 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 4.905 ; 4.752 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.178 ; 5.025 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 4.905 ; 4.752 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.049     ; 4.194     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.357     ; 5.502     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.362     ; 4.507     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.366     ; 4.511     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.380     ; 4.525     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.366     ; 4.511     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.350     ; 4.495     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.350     ; 4.495     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.891     ; 5.036     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.374     ; 4.519     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.374     ; 4.519     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.049     ; 4.194     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.009     ; 5.154     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.049     ; 4.194     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.375     ; 4.520     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.577     ; 4.715     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.374     ; 4.519     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.915     ; 6.060     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.571     ; 5.716     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.582     ; 4.727     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.914     ; 6.059     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.914     ; 6.059     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.258     ; 5.403     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.915     ; 6.060     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.954     ; 6.099     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.374     ; 4.519     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.593     ; 4.738     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.593     ; 4.738     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.593     ; 4.738     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.891     ; 5.036     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.911     ; 5.056     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.891     ; 5.036     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.372     ; 4.517     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 12.061    ; 12.214    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 12.480    ; 12.633    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 12.061    ; 12.214    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 12.064    ; 12.217    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 12.064    ; 12.217    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 12.693    ; 12.846    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 12.440    ; 12.593    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 12.440    ; 12.593    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 12.808    ; 12.961    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 12.734    ; 12.879    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 12.677    ; 12.822    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 13.092    ; 13.237    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 13.395    ; 13.540    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 12.627    ; 12.772    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 12.430    ; 12.583    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 12.693    ; 12.846    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 12.430    ; 12.583    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.450     ; 3.595     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.705     ; 4.850     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.750     ; 3.895     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.753     ; 3.898     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.767     ; 3.912     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.753     ; 3.898     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.738     ; 3.883     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.738     ; 3.883     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.258     ; 4.403     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.761     ; 3.906     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.761     ; 3.906     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.450     ; 3.595     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.370     ; 4.515     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.450     ; 3.595     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.762     ; 3.907     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.951     ; 4.089     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.761     ; 3.906     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.240     ; 5.385     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.911     ; 5.056     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.961     ; 4.106     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.240     ; 5.385     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.240     ; 5.385     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.610     ; 4.755     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.240     ; 5.385     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.278     ; 5.423     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.761     ; 3.906     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.971     ; 4.116     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.971     ; 4.116     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.971     ; 4.116     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.258     ; 4.403     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.277     ; 4.422     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.258     ; 4.403     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.759     ; 3.904     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.445     ; 4.598     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 4.847     ; 5.000     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 4.445     ; 4.598     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 4.447     ; 4.600     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 4.447     ; 4.600     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.051     ; 5.204     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.809     ; 4.962     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.809     ; 4.962     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.161     ; 5.314     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.126     ; 5.271     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.070     ; 5.215     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.469     ; 5.614     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.760     ; 5.905     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.023     ; 5.168     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 4.799     ; 4.952     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.051     ; 5.204     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 4.799     ; 4.952     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 73
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.473 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                               ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 46.21 MHz  ; 46.21 MHz       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;      ;
; 138.58 MHz ; 138.58 MHz      ; u6|sdram_pll_altpll_component|pll1|clk[0] ;      ;
; 165.78 MHz ; 165.78 MHz      ; D5M_PIXLCLK                               ;      ;
; 171.91 MHz ; 171.91 MHz      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;      ;
; 190.51 MHz ; 190.51 MHz      ; CLOCK2_50                                 ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; D5M_PIXLCLK                               ; 1.984  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 2.287  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 9.179  ; 0.000         ;
; CLOCK2_50                                 ; 14.751 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 16.250 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                 ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; D5M_PIXLCLK                               ; 0.284 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.341 ; 0.000         ;
; CLOCK2_50                                 ; 0.353 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.354 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.355 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; D5M_PIXLCLK                               ; 1.537  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 3.928  ; 0.000         ;
; CLOCK2_50                                 ; 13.647 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 13.939 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 36.277 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; D5M_PIXLCLK                               ; 1.967 ; 0.000         ;
; CLOCK2_50                                 ; 2.350 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 2.395 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 4.442 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 4.443 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; D5M_PIXLCLK                               ; 4.608  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 4.685  ; 0.000         ;
; CLOCK2_50                                 ; 9.654  ; 0.000         ;
; CLOCK_50                                  ; 9.799  ; 0.000         ;
; CLOCK3_50                                 ; 16.000 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 19.688 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 19.688 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'D5M_PIXLCLK'                                                                                                                                                                                                                            ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.984 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.799      ; 3.834      ;
; 1.988 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.799      ; 3.830      ;
; 2.052 ; Reset_Delay:u2|oRST_4    ; CCD_Capture:u3|mSTART                                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.008     ; 2.929      ;
; 2.084 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.447      ; 3.382      ;
; 2.089 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.799      ; 3.729      ;
; 2.100 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.799      ; 3.718      ;
; 2.116 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.447      ; 3.350      ;
; 2.185 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.447      ; 3.281      ;
; 2.205 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.799      ; 3.613      ;
; 2.214 ; Reset_Delay:u2|oRST_3    ; CCD_Capture:u3|mSTART                                                                                                                                       ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.008     ; 2.767      ;
; 2.216 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.799      ; 3.602      ;
; 2.232 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.447      ; 3.234      ;
; 2.301 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.447      ; 3.165      ;
; 2.321 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.799      ; 3.497      ;
; 2.332 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.799      ; 3.486      ;
; 2.348 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.447      ; 3.118      ;
; 2.361 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.065     ; 2.624      ;
; 2.362 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.066     ; 2.622      ;
; 2.364 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.061     ; 2.625      ;
; 2.368 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.099     ; 2.484      ;
; 2.368 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.099     ; 2.484      ;
; 2.368 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.099     ; 2.484      ;
; 2.368 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.099     ; 2.484      ;
; 2.374 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.393     ; 2.283      ;
; 2.375 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.394     ; 2.281      ;
; 2.377 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.389     ; 2.284      ;
; 2.381 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.427     ; 2.143      ;
; 2.381 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.427     ; 2.143      ;
; 2.381 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.427     ; 2.143      ;
; 2.381 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.427     ; 2.143      ;
; 2.402 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.363      ; 2.980      ;
; 2.416 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.015     ; 2.619      ;
; 2.417 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.016     ; 2.617      ;
; 2.417 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.447      ; 3.049      ;
; 2.419 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.011     ; 2.620      ;
; 2.423 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.049     ; 2.479      ;
; 2.423 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.049     ; 2.479      ;
; 2.423 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.049     ; 2.479      ;
; 2.423 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.049     ; 2.479      ;
; 2.428 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.076     ; 2.546      ;
; 2.429 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.077     ; 2.544      ;
; 2.431 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.072     ; 2.547      ;
; 2.435 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.110     ; 2.406      ;
; 2.435 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.110     ; 2.406      ;
; 2.435 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.110     ; 2.406      ;
; 2.435 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.110     ; 2.406      ;
; 2.437 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.799      ; 3.381      ;
; 2.464 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.447      ; 3.002      ;
; 2.511 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.061     ; 2.478      ;
; 2.511 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.066     ; 2.473      ;
; 2.511 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.065     ; 2.474      ;
; 2.512 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.099     ; 2.340      ;
; 2.512 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.099     ; 2.340      ;
; 2.512 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.099     ; 2.340      ;
; 2.512 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.099     ; 2.340      ;
; 2.533 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.447      ; 2.933      ;
; 2.535 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.389     ; 2.126      ;
; 2.535 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.394     ; 2.121      ;
; 2.535 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.393     ; 2.122      ;
; 2.536 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.427     ; 1.988      ;
; 2.536 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.427     ; 1.988      ;
; 2.536 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.427     ; 1.988      ;
; 2.536 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.427     ; 1.988      ;
; 2.542 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.112      ; 2.620      ;
; 2.543 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.111      ; 2.618      ;
; 2.545 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.116      ; 2.621      ;
; 2.549 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.078      ; 2.480      ;
; 2.549 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.078      ; 2.480      ;
; 2.549 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.078      ; 2.480      ;
; 2.549 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.078      ; 2.480      ;
; 2.550 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.799      ; 3.268      ;
; 2.568 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.011     ; 2.471      ;
; 2.568 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.016     ; 2.466      ;
; 2.568 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.015     ; 2.467      ;
; 2.569 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.049     ; 2.333      ;
; 2.569 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.049     ; 2.333      ;
; 2.569 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.049     ; 2.333      ;
; 2.569 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.049     ; 2.333      ;
; 2.576 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.072     ; 2.402      ;
; 2.576 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.077     ; 2.397      ;
; 2.576 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.076     ; 2.398      ;
; 2.577 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.110     ; 2.264      ;
; 2.577 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.110     ; 2.264      ;
; 2.577 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.110     ; 2.264      ;
; 2.577 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.110     ; 2.264      ;
; 2.580 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.447      ; 2.886      ;
; 2.634 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.125     ; 2.291      ;
; 2.635 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.126     ; 2.289      ;
; 2.637 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.121     ; 2.292      ;
; 2.637 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.383      ; 2.765      ;
; 2.641 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.159     ; 2.151      ;
; 2.641 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.159     ; 2.151      ;
; 2.641 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.159     ; 2.151      ;
; 2.641 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.159     ; 2.151      ;
; 2.694 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.116      ; 2.472      ;
; 2.694 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.111      ; 2.467      ;
; 2.694 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.112      ; 2.468      ;
; 2.695 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.078      ; 2.334      ;
; 2.695 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.078      ; 2.334      ;
; 2.695 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; 0.078      ; 2.334      ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.287 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.840     ; 4.822      ;
; 2.287 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.840     ; 4.822      ;
; 2.321 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.828     ; 4.800      ;
; 2.334 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.834     ; 4.781      ;
; 2.334 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.834     ; 4.781      ;
; 2.334 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.834     ; 4.781      ;
; 2.334 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.834     ; 4.781      ;
; 2.334 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.834     ; 4.781      ;
; 2.376 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.829     ; 4.744      ;
; 2.376 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.829     ; 4.744      ;
; 2.376 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.829     ; 4.744      ;
; 2.376 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.829     ; 4.744      ;
; 2.376 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.829     ; 4.744      ;
; 2.501 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.823     ; 4.625      ;
; 2.501 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.823     ; 4.625      ;
; 2.501 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.823     ; 4.625      ;
; 2.534 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.823     ; 4.592      ;
; 2.534 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.823     ; 4.592      ;
; 2.534 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.823     ; 4.592      ;
; 2.575 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[6] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.831     ; 4.543      ;
; 2.623 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 4.502      ;
; 2.623 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 4.502      ;
; 2.623 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 4.502      ;
; 2.623 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 4.502      ;
; 2.623 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 4.502      ;
; 2.623 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 4.502      ;
; 2.784 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 7.107      ;
; 2.820 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 7.071      ;
; 2.821 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 7.070      ;
; 2.830 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 7.061      ;
; 2.875 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 7.011      ;
; 2.882 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 6.995      ;
; 2.882 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 6.995      ;
; 2.916 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.110     ; 6.973      ;
; 2.918 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 6.959      ;
; 2.918 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 6.959      ;
; 2.929 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.116     ; 6.954      ;
; 2.929 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.116     ; 6.954      ;
; 2.929 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.116     ; 6.954      ;
; 2.929 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.116     ; 6.954      ;
; 2.929 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.116     ; 6.954      ;
; 2.935 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 6.956      ;
; 2.952 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.110     ; 6.937      ;
; 2.954 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 6.937      ;
; 2.965 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.116     ; 6.918      ;
; 2.965 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.116     ; 6.918      ;
; 2.965 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.116     ; 6.918      ;
; 2.965 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.116     ; 6.918      ;
; 2.965 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.116     ; 6.918      ;
; 2.971 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.917      ;
; 2.971 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.917      ;
; 2.971 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.917      ;
; 2.971 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.917      ;
; 2.971 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.917      ;
; 2.971 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 6.906      ;
; 2.971 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 6.906      ;
; 2.974 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 6.901      ;
; 2.974 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.124     ; 6.901      ;
; 2.981 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.118     ; 6.900      ;
; 2.990 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 6.901      ;
; 2.991 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 6.900      ;
; 2.994 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.118     ; 6.887      ;
; 2.997 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.118     ; 6.884      ;
; 3.000 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 6.891      ;
; 3.001 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 6.885      ;
; 3.005 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.110     ; 6.884      ;
; 3.007 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.881      ;
; 3.007 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.881      ;
; 3.007 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.881      ;
; 3.007 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.881      ;
; 3.007 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.881      ;
; 3.008 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.112     ; 6.879      ;
; 3.011 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 6.875      ;
; 3.013 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 6.878      ;
; 3.018 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.116     ; 6.865      ;
; 3.018 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.116     ; 6.865      ;
; 3.018 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.116     ; 6.865      ;
; 3.018 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.116     ; 6.865      ;
; 3.018 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.116     ; 6.865      ;
; 3.021 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.118     ; 6.860      ;
; 3.021 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.118     ; 6.860      ;
; 3.029 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 6.862      ;
; 3.035 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.091     ; 6.873      ;
; 3.045 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 6.841      ;
; 3.048 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 6.843      ;
; 3.049 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 6.842      ;
; 3.050 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 6.841      ;
; 3.057 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 6.834      ;
; 3.059 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 6.832      ;
; 3.060 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.828      ;
; 3.060 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.828      ;
; 3.060 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.828      ;
; 3.060 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.828      ;
; 3.060 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.111     ; 6.828      ;
; 3.063 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 6.823      ;
; 3.063 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.113     ; 6.823      ;
; 3.065 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 6.826      ;
; 3.066 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.108     ; 6.825      ;
; 3.070 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 6.807      ;
; 3.070 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.122     ; 6.807      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 9.179 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 10.488     ;
; 9.273 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.356     ; 10.370     ;
; 9.275 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 10.392     ;
; 9.303 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 10.364     ;
; 9.369 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.356     ; 10.274     ;
; 9.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.356     ; 10.246     ;
; 9.426 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.337     ; 10.236     ;
; 9.449 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 10.218     ;
; 9.474 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.345     ; 10.180     ;
; 9.478 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 10.189     ;
; 9.481 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 10.186     ;
; 9.493 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.356     ; 10.150     ;
; 9.522 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.337     ; 10.140     ;
; 9.545 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.353     ; 10.101     ;
; 9.545 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 10.107     ;
; 9.545 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 10.122     ;
; 9.550 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.337     ; 10.112     ;
; 9.570 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.345     ; 10.084     ;
; 9.573 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 10.094     ;
; 9.574 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 10.093     ;
; 9.577 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 10.090     ;
; 9.589 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.356     ; 10.054     ;
; 9.591 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 10.061     ;
; 9.593 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 10.059     ;
; 9.598 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.345     ; 10.056     ;
; 9.602 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 10.065     ;
; 9.605 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 10.062     ;
; 9.617 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.356     ; 10.026     ;
; 9.630 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.337     ; 10.032     ;
; 9.637 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 10.015     ;
; 9.641 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 10.011     ;
; 9.645 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.353     ; 10.001     ;
; 9.669 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.983      ;
; 9.687 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.965      ;
; 9.689 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.963      ;
; 9.700 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.952      ;
; 9.706 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.946      ;
; 9.715 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.937      ;
; 9.715 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.937      ;
; 9.717 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.935      ;
; 9.726 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.337     ; 9.936      ;
; 9.727 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.355     ; 9.917      ;
; 9.733 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.919      ;
; 9.736 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.916      ;
; 9.741 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.345     ; 9.913      ;
; 9.754 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.337     ; 9.908      ;
; 9.757 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.340     ; 9.902      ;
; 9.761 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.891      ;
; 9.768 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.353     ; 9.878      ;
; 9.770 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.356     ; 9.873      ;
; 9.775 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.353     ; 9.871      ;
; 9.796 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 9.871      ;
; 9.796 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.856      ;
; 9.802 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.850      ;
; 9.811 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.841      ;
; 9.817 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 9.850      ;
; 9.824 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.828      ;
; 9.826 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.340     ; 9.833      ;
; 9.827 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.355     ; 9.817      ;
; 9.830 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.822      ;
; 9.831 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.337     ; 9.831      ;
; 9.832 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.820      ;
; 9.839 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.813      ;
; 9.841 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.345     ; 9.813      ;
; 9.842 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.336     ; 9.821      ;
; 9.842 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 9.825      ;
; 9.851 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.364     ; 9.784      ;
; 9.853 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.353     ; 9.793      ;
; 9.860 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.347     ; 9.792      ;
; 9.862 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.340     ; 9.797      ;
; 9.866 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.356     ; 9.777      ;
; 9.868 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.364     ; 9.767      ;
; 9.868 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.364     ; 9.767      ;
; 9.886 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_G[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.364     ; 9.749      ;
; 9.892 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 9.775      ;
; 9.894 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.356     ; 9.749      ;
; 9.896 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 9.771      ;
; 9.903 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.364     ; 9.732      ;
; 9.911 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.356     ; 9.732      ;
; 9.920 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.364     ; 9.715      ;
; 9.920 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 9.747      ;
; 9.927 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.337     ; 9.735      ;
; 9.936 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.356     ; 9.707      ;
; 9.938 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.340     ; 9.721      ;
; 9.938 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.336     ; 9.725      ;
; 9.950 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.355     ; 9.694      ;
; 9.954 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.332     ; 9.713      ;
; 9.955 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.337     ; 9.707      ;
; 9.956 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.364     ; 9.679      ;
; 9.957 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.355     ; 9.687      ;
; 9.964 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.345     ; 9.690      ;
; 9.965 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.345     ; 9.689      ;
; 9.966 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.336     ; 9.697      ;
; 9.968 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.364     ; 9.667      ;
; 9.968 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.364     ; 9.667      ;
; 9.971 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.345     ; 9.683      ;
; 9.978 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.345     ; 9.676      ;
; 9.986 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_G[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.364     ; 9.649      ;
; 9.990 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.356     ; 9.653      ;
; 9.999 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_G[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.355     ; 9.645      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.751 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.176      ;
; 14.866 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 5.061      ;
; 14.946 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.981      ;
; 14.946 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.981      ;
; 14.952 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.975      ;
; 15.031 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.896      ;
; 15.035 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.892      ;
; 15.039 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.888      ;
; 15.067 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.860      ;
; 15.074 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.856      ;
; 15.074 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.856      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.852      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.852      ;
; 15.079 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.852      ;
; 15.079 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.852      ;
; 15.079 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.852      ;
; 15.079 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.852      ;
; 15.079 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.852      ;
; 15.079 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.852      ;
; 15.079 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.852      ;
; 15.079 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.852      ;
; 15.083 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.848      ;
; 15.083 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.848      ;
; 15.083 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.848      ;
; 15.083 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.848      ;
; 15.083 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.848      ;
; 15.083 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.848      ;
; 15.083 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.848      ;
; 15.083 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.848      ;
; 15.103 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.824      ;
; 15.108 ; I2C_CCD_Config:u8|senosr_exposure[5]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.821      ;
; 15.121 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.018      ; 4.896      ;
; 15.122 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.018      ; 4.895      ;
; 15.127 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.800      ;
; 15.131 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.796      ;
; 15.137 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.792      ;
; 15.147 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.780      ;
; 15.150 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.777      ;
; 15.154 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.773      ;
; 15.158 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.772      ;
; 15.158 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.772      ;
; 15.163 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.768      ;
; 15.163 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.768      ;
; 15.163 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.768      ;
; 15.163 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.768      ;
; 15.163 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.768      ;
; 15.163 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.768      ;
; 15.163 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.768      ;
; 15.163 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.768      ;
; 15.168 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.760      ;
; 15.168 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.760      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.756      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.756      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.756      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.756      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.756      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.756      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.756      ;
; 15.173 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.756      ;
; 15.194 ; I2C_CCD_Config:u8|senosr_exposure[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.733      ;
; 15.194 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.735      ;
; 15.198 ; I2C_CCD_Config:u8|senosr_exposure[10] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.730      ;
; 15.200 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.727      ;
; 15.211 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.716      ;
; 15.217 ; I2C_CCD_Config:u8|senosr_exposure[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.710      ;
; 15.218 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.709      ;
; 15.222 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.704      ;
; 15.222 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.704      ;
; 15.222 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.704      ;
; 15.222 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.704      ;
; 15.222 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.704      ;
; 15.222 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.704      ;
; 15.222 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.704      ;
; 15.222 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.704      ;
; 15.222 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.704      ;
; 15.222 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.704      ;
; 15.222 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.704      ;
; 15.222 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.704      ;
; 15.222 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.704      ;
; 15.222 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.704      ;
; 15.222 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.704      ;
; 15.223 ; I2C_CCD_Config:u8|senosr_exposure[14] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.704      ;
; 15.230 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.697      ;
; 15.231 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.695      ;
; 15.231 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.695      ;
; 15.231 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.695      ;
; 15.231 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.695      ;
; 15.231 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.695      ;
; 15.231 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.695      ;
; 15.231 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.695      ;
; 15.231 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.695      ;
; 15.231 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.695      ;
; 15.231 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.695      ;
; 15.231 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.695      ;
; 15.231 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.695      ;
; 15.231 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.695      ;
; 15.231 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.695      ;
; 15.231 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.695      ;
; 15.234 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.693      ;
; 15.242 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.685      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                ; Launch Clock                              ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; 16.250 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.390     ; 3.219      ;
; 16.435 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.390     ; 3.034      ;
; 16.437 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.390     ; 3.032      ;
; 16.439 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.390     ; 3.030      ;
; 16.439 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.390     ; 3.030      ;
; 16.444 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.390     ; 3.025      ;
; 16.445 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.390     ; 3.024      ;
; 16.446 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.390     ; 3.023      ;
; 16.837 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.351     ; 2.671      ;
; 16.997 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.351     ; 2.511      ;
; 18.471 ; sram_controller:sram_controller1|writedata_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.387     ; 1.001      ;
; 18.613 ; sram_controller:sram_controller1|writedata_r[6]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.387     ; 0.859      ;
; 18.758 ; sram_controller:sram_controller1|writedata_r[7]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.387     ; 0.714      ;
; 18.760 ; sram_controller:sram_controller1|writedata_r[5]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.387     ; 0.712      ;
; 18.761 ; sram_controller:sram_controller1|writedata_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.387     ; 0.711      ;
; 18.761 ; sram_controller:sram_controller1|writedata_r[3]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.387     ; 0.711      ;
; 18.762 ; sram_controller:sram_controller1|writedata_r[2]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.387     ; 0.710      ;
; 18.762 ; sram_controller:sram_controller1|writedata_r[4]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.387     ; 0.710      ;
; 34.183 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.708      ;
; 34.183 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.708      ;
; 34.183 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.708      ;
; 34.183 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.708      ;
; 34.183 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.708      ;
; 34.183 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.708      ;
; 34.292 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.599      ;
; 34.292 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.599      ;
; 34.292 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.599      ;
; 34.292 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.599      ;
; 34.292 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.599      ;
; 34.292 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.599      ;
; 34.501 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.390      ;
; 34.501 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.390      ;
; 34.501 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.390      ;
; 34.501 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.390      ;
; 34.501 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.390      ;
; 34.501 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.390      ;
; 34.793 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.098      ;
; 34.793 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.098      ;
; 34.793 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.098      ;
; 34.793 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.098      ;
; 34.793 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.098      ;
; 34.793 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.098      ;
; 34.860 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.031      ;
; 34.860 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.031      ;
; 34.860 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.031      ;
; 34.860 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.031      ;
; 34.860 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.031      ;
; 34.860 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 5.031      ;
; 35.097 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.800      ;
; 35.097 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.800      ;
; 35.097 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.800      ;
; 35.097 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.800      ;
; 35.097 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.800      ;
; 35.097 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.800      ;
; 35.097 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.800      ;
; 35.097 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.800      ;
; 35.166 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 4.725      ;
; 35.166 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 4.725      ;
; 35.166 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 4.725      ;
; 35.166 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 4.725      ;
; 35.166 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 4.725      ;
; 35.166 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.108     ; 4.725      ;
; 35.206 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.691      ;
; 35.206 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.691      ;
; 35.206 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.691      ;
; 35.206 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.691      ;
; 35.206 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.691      ;
; 35.206 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.691      ;
; 35.206 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.691      ;
; 35.206 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.691      ;
; 35.415 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.482      ;
; 35.415 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.482      ;
; 35.415 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.482      ;
; 35.415 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.482      ;
; 35.415 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.482      ;
; 35.415 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.482      ;
; 35.415 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.482      ;
; 35.415 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.482      ;
; 35.569 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 4.369      ;
; 35.569 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 4.369      ;
; 35.569 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 4.369      ;
; 35.569 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 4.369      ;
; 35.569 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 4.369      ;
; 35.569 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 4.369      ;
; 35.569 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 4.369      ;
; 35.569 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 4.369      ;
; 35.569 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 4.369      ;
; 35.622 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 4.316      ;
; 35.624 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.273      ;
; 35.624 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.273      ;
; 35.624 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.273      ;
; 35.624 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.273      ;
; 35.624 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.273      ;
; 35.624 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.273      ;
; 35.624 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.273      ;
; 35.624 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 4.273      ;
; 35.678 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 4.260      ;
; 35.678 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 4.260      ;
; 35.678 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 4.260      ;
; 35.678 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.061     ; 4.260      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.284 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.405      ; 0.890      ;
; 0.285 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.547      ; 1.003      ;
; 0.285 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.547      ; 1.003      ;
; 0.288 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.405      ; 0.894      ;
; 0.290 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.547      ; 1.008      ;
; 0.291 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.370      ; 0.832      ;
; 0.297 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.441      ; 0.939      ;
; 0.305 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.547      ; 1.023      ;
; 0.310 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.405      ; 0.916      ;
; 0.328 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.405      ; 0.934      ;
; 0.339 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.405      ; 0.945      ;
; 0.362 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.451      ; 0.984      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.406 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.280      ; 0.857      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.625      ;
; 0.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.626      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.233      ; 0.818      ;
; 0.416 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.632      ;
; 0.422 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.384      ; 0.977      ;
; 0.423 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.638      ;
; 0.423 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.640      ;
; 0.424 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.639      ;
; 0.424 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.639      ;
; 0.424 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.639      ;
; 0.425 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.640      ;
; 0.425 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.640      ;
; 0.425 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.640      ;
; 0.426 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.639      ;
; 0.436 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.206      ; 0.813      ;
; 0.438 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.651      ;
; 0.439 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.653      ;
; 0.442 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.175      ; 0.788      ;
; 0.447 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.041      ; 0.659      ;
; 0.447 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.206      ; 0.824      ;
; 0.447 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.499      ; 1.147      ;
; 0.450 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.664      ;
; 0.459 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.206      ; 0.836      ;
; 0.460 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.547      ; 1.178      ;
; 0.467 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.175      ; 0.813      ;
; 0.472 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.364      ; 1.007      ;
; 0.472 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.531      ; 1.204      ;
; 0.481 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.009      ; 0.661      ;
; 0.485 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.284      ; 0.970      ;
; 0.486 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.519      ; 1.206      ;
; 0.499 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.175      ; 0.845      ;
; 0.508 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.284      ; 0.993      ;
; 0.515 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.175      ; 0.861      ;
; 0.517 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.175      ; 0.863      ;
; 0.523 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.736      ;
; 0.525 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.175      ; 0.871      ;
; 0.527 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.405      ; 1.133      ;
; 0.529 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.455      ; 1.185      ;
; 0.531 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.109      ; 0.811      ;
; 0.549 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.762      ;
; 0.551 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.405      ; 1.157      ;
; 0.560 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.777      ;
; 0.566 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.278      ; 1.015      ;
; 0.569 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.270      ; 1.010      ;
; 0.571 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.175      ; 0.917      ;
; 0.575 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.790      ;
; 0.575 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.790      ;
; 0.576 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.791      ;
; 0.576 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.791      ;
; 0.577 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.792      ;
; 0.577 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.792      ;
; 0.577 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.792      ;
; 0.578 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.792      ;
; 0.578 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.793      ;
; 0.580 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.793      ;
; 0.591 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.009      ; 0.771      ;
; 0.600 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.206      ; 0.977      ;
; 0.605 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.284      ; 1.090      ;
; 0.607 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.009      ; 0.787      ;
; 0.610 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.805      ;
; 0.614 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.827      ;
; 0.619 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.206      ; 0.996      ;
; 0.626 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.841      ;
; 0.630 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.847      ;
; 0.631 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.284      ; 1.116      ;
; 0.632 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.842      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.341 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.402      ; 0.944      ;
; 0.349 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.402      ; 0.952      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.359 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.403      ; 0.963      ;
; 0.366 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.375 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.433      ; 0.979      ;
; 0.376 ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.409      ; 0.986      ;
; 0.378 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.402      ; 0.981      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.625      ;
; 0.390 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.402      ; 0.993      ;
; 0.391 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.402      ; 0.994      ;
; 0.391 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.402      ; 0.994      ;
; 0.394 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.433      ; 0.998      ;
; 0.396 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|mADDR[20]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|mADDR[13]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|mADDR[18]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.403      ; 1.002      ;
; 0.398 ; Sdram_Control:u7|control_interface:u_control_interface|REFRESH                                                                                                                        ; Sdram_Control:u7|command:u_command|do_refresh                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.407 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.649      ;
; 0.407 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.648      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.654      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.656      ;
; 0.417 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.658      ;
; 0.419 ; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_done                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.660      ;
; 0.422 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.070      ; 0.663      ;
; 0.427 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.670      ;
; 0.442 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.442 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.339      ; 0.982      ;
; 0.445 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.072      ; 0.688      ;
; 0.453 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.339      ; 0.993      ;
; 0.466 ; Sdram_Control:u7|mDATAOUT[26]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.406      ; 1.073      ;
; 0.469 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.323      ; 0.993      ;
; 0.470 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.323      ; 0.994      ;
; 0.481 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.339      ; 1.021      ;
; 0.482 ; Sdram_Control:u7|mDATAOUT[27]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.406      ; 1.089      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.387 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.395 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.638      ;
; 0.401 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.643      ;
; 0.547 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.790      ;
; 0.582 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.824      ;
; 0.583 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.827      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.835      ;
; 0.598 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.848      ;
; 0.613 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.855      ;
; 0.617 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.861      ;
; 0.618 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.862      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.973      ;
; 0.753 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.995      ;
; 0.796 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.040      ;
; 0.817 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.061      ;
; 0.818 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.062      ;
; 0.869 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.111      ;
; 0.870 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.115      ;
; 0.871 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.113      ;
; 0.872 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.114      ;
; 0.872 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.114      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.115      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.115      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.113      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.115      ;
; 0.873 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.117      ;
; 0.873 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.117      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.116      ;
; 0.874 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.118      ;
; 0.875 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.117      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.119      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.383 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.627      ;
; 0.387 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.630      ;
; 0.394 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.395 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.403 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.646      ;
; 0.500 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.743      ;
; 0.504 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.764      ;
; 0.504 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.764      ;
; 0.508 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.751      ;
; 0.514 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.514 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.517 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.527 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.770      ;
; 0.529 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.533 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.793      ;
; 0.537 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.779      ;
; 0.540 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.787      ;
; 0.540 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.782      ;
; 0.540 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.782      ;
; 0.542 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.785      ;
; 0.543 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.786      ;
; 0.549 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.794      ;
; 0.552 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.796      ;
; 0.561 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.821      ;
; 0.571 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.813      ;
; 0.571 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.813      ;
; 0.574 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.816      ;
; 0.578 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.821      ;
; 0.581 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.823      ;
; 0.582 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.825      ;
; 0.586 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[2]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.836      ;
; 0.596 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.839      ;
; 0.598 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.840      ;
; 0.605 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.849      ;
; 0.606 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.609 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.852      ;
; 0.611 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.854      ;
; 0.613 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.856      ;
; 0.619 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.862      ;
; 0.631 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.874      ;
; 0.632 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.635 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.878      ;
; 0.644 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.886      ;
; 0.645 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.887      ;
; 0.650 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.892      ;
; 0.653 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.895      ;
; 0.653 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.895      ;
; 0.653 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.896      ;
; 0.655 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.897      ;
; 0.660 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.902      ;
; 0.665 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.907      ;
; 0.666 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.909      ;
; 0.669 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.672 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.507      ; 1.350      ;
; 0.673 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.917      ;
; 0.697 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 0.957      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.622      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.086      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.640      ;
; 0.401 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.643      ;
; 0.403 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.645      ;
; 0.409 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.651      ;
; 0.409 ; VGA_Controller:u1|cnt_fore_r[7]                                                                                                                                                      ; VGA_Controller:u1|cnt_fore_r[7]                                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.650      ;
; 0.415 ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.069      ; 0.655      ;
; 0.420 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.662      ;
; 0.438 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.679      ;
; 0.453 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.319      ; 0.973      ;
; 0.461 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.319      ; 0.981      ;
; 0.464 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.319      ; 0.984      ;
; 0.471 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.320      ; 0.992      ;
; 0.479 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.319      ; 0.999      ;
; 0.486 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.319      ; 1.006      ;
; 0.487 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.319      ; 1.007      ;
; 0.493 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.735      ;
; 0.495 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.737      ;
; 0.500 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.319      ; 1.020      ;
; 0.505 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.319      ; 1.025      ;
; 0.508 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.319      ; 1.028      ;
; 0.528 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.770      ;
; 0.530 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.772      ;
; 0.534 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.086      ; 0.791      ;
; 0.549 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.790      ;
; 0.550 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.792      ;
; 0.552 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.793      ;
; 0.560 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.802      ;
; 0.563 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.805      ;
; 0.582 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.824      ;
; 0.584 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.826      ;
; 0.596 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.838      ;
; 0.598 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.840      ;
; 0.601 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.844      ;
; 0.604 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.851      ;
; 0.609 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.851      ;
; 0.610 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.852      ;
; 0.611 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.853      ;
; 0.612 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.854      ;
; 0.613 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.855      ;
; 0.613 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.856      ;
; 0.614 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.856      ;
; 0.615 ; VGA_Controller:u1|cnt_fore_r[6]                                                                                                                                                      ; VGA_Controller:u1|cnt_fore_r[6]                                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.856      ;
; 0.616 ; VGA_Controller:u1|cnt_fore_r[1]                                                                                                                                                      ; VGA_Controller:u1|cnt_fore_r[1]                                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.070      ; 0.857      ;
; 0.617 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.859      ;
; 0.625 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.867      ;
; 0.626 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.868      ;
; 0.627 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.869      ;
; 0.627 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.869      ;
; 0.628 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.870      ;
; 0.628 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.069      ; 0.868      ;
; 0.628 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.870      ;
; 0.629 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.071      ; 0.871      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'D5M_PIXLCLK'                                                                                                                                                                                                                              ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.537 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.460     ; 2.992      ;
; 1.537 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.460     ; 2.992      ;
; 1.537 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.460     ; 2.992      ;
; 1.537 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.460     ; 2.992      ;
; 1.537 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.460     ; 2.992      ;
; 1.537 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.460     ; 2.992      ;
; 1.537 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.460     ; 2.992      ;
; 1.537 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.460     ; 2.992      ;
; 1.537 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.460     ; 2.992      ;
; 1.537 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.460     ; 2.992      ;
; 1.537 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.460     ; 2.992      ;
; 1.537 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.460     ; 2.992      ;
; 1.537 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.460     ; 2.992      ;
; 1.537 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.460     ; 2.992      ;
; 1.537 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.460     ; 2.992      ;
; 1.537 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.460     ; 2.992      ;
; 1.897 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.136     ; 2.956      ;
; 1.897 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.136     ; 2.956      ;
; 1.897 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.136     ; 2.956      ;
; 1.897 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.136     ; 2.956      ;
; 1.897 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.136     ; 2.956      ;
; 1.897 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.136     ; 2.956      ;
; 1.897 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.136     ; 2.956      ;
; 1.897 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.136     ; 2.956      ;
; 1.897 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.136     ; 2.956      ;
; 1.990 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.008     ; 2.991      ;
; 1.990 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.008     ; 2.991      ;
; 1.990 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.008     ; 2.991      ;
; 1.990 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.008     ; 2.991      ;
; 1.990 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; -0.008     ; 2.991      ;
; 2.399 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.402      ; 2.992      ;
; 2.399 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.402      ; 2.992      ;
; 2.481 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.482      ; 2.990      ;
; 2.481 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.482      ; 2.990      ;
; 2.481 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.482      ; 2.990      ;
; 2.481 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.482      ; 2.990      ;
; 2.481 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.482      ; 2.990      ;
; 2.481 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.482      ; 2.990      ;
; 2.481 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.482      ; 2.990      ;
; 2.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.510      ; 2.991      ;
; 2.508 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.510      ; 2.991      ;
; 6.122 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.162     ; 3.705      ;
; 6.122 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.162     ; 3.705      ;
; 6.122 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.162     ; 3.705      ;
; 6.122 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.162     ; 3.705      ;
; 6.527 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                                    ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.429      ; 3.891      ;
; 6.635 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.010     ; 3.344      ;
; 6.635 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.010     ; 3.344      ;
; 6.635 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.010     ; 3.344      ;
; 6.658 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.010      ; 3.341      ;
; 6.680 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.670      ;
; 6.680 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.670      ;
; 6.680 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.670      ;
; 6.680 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[11]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.670      ;
; 6.680 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[11]                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.670      ;
; 6.680 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.670      ;
; 6.680 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.361      ; 3.670      ;
; 6.743 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.359      ; 3.605      ;
; 6.743 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.359      ; 3.605      ;
; 6.743 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.359      ; 3.605      ;
; 6.743 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.359      ; 3.605      ;
; 6.743 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.359      ; 3.605      ;
; 6.743 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.359      ; 3.605      ;
; 6.743 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.359      ; 3.605      ;
; 6.743 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.359      ; 3.605      ;
; 6.745 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.423      ; 3.667      ;
; 6.745 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.423      ; 3.667      ;
; 6.745 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.423      ; 3.667      ;
; 6.745 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.423      ; 3.667      ;
; 6.745 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.423      ; 3.667      ;
; 6.745 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.423      ; 3.667      ;
; 6.745 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.423      ; 3.667      ;
; 6.745 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.423      ; 3.667      ;
; 6.745 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.423      ; 3.667      ;
; 6.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.411      ; 3.612      ;
; 6.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.411      ; 3.612      ;
; 6.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.411      ; 3.612      ;
; 6.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.411      ; 3.612      ;
; 6.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.411      ; 3.612      ;
; 6.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.411      ; 3.612      ;
; 6.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.411      ; 3.612      ;
; 6.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.411      ; 3.612      ;
; 6.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.411      ; 3.612      ;
; 6.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.411      ; 3.612      ;
; 6.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.411      ; 3.612      ;
; 6.788 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.411      ; 3.612      ;
; 6.834 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.193     ; 2.962      ;
; 6.834 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.193     ; 2.962      ;
; 6.834 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.193     ; 2.962      ;
; 6.834 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.193     ; 2.962      ;
; 6.834 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.193     ; 2.962      ;
; 6.834 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.193     ; 2.962      ;
; 6.834 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.193     ; 2.962      ;
; 6.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.126     ; 2.962      ;
; 6.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.126     ; 2.962      ;
; 6.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.126     ; 2.962      ;
; 6.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8       ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.126     ; 2.962      ;
; 6.901 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.126     ; 2.962      ;
; 6.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.090     ; 2.972      ;
; 6.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1 ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.090     ; 2.972      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.559     ; 3.394      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.561     ; 3.381      ;
; 3.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.554     ; 3.429      ;
; 4.008 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.556     ; 3.416      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 2.983      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 2.983      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.997      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.997      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.997      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.997      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 2.983      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 2.983      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 2.983      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.997      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 2.983      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.998      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 2.983      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.998      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.998      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.998      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.998      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.998      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 2.983      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.810     ; 2.997      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 2.983      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 2.983      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 2.983      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 2.983      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 2.983      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.824     ; 2.983      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.998      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.998      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.998      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.998      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.998      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.998      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.998      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -2.809     ; 2.998      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.284      ;
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.284      ;
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.284      ;
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.284      ;
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.284      ;
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.284      ;
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.284      ;
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.284      ;
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.284      ;
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.284      ;
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.284      ;
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.284      ;
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.284      ;
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.284      ;
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.284      ;
; 13.647 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.284      ;
; 13.651 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.280      ;
; 13.651 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.280      ;
; 13.651 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.280      ;
; 13.651 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.280      ;
; 13.651 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.280      ;
; 13.651 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.280      ;
; 13.651 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.280      ;
; 13.651 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.280      ;
; 13.651 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.280      ;
; 13.651 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.280      ;
; 13.651 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.280      ;
; 13.651 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.280      ;
; 13.651 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.280      ;
; 13.651 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.280      ;
; 13.651 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.280      ;
; 13.651 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.280      ;
; 13.731 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.200      ;
; 13.731 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.200      ;
; 13.731 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.200      ;
; 13.731 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.200      ;
; 13.731 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.200      ;
; 13.731 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.200      ;
; 13.731 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.200      ;
; 13.731 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.200      ;
; 13.731 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.200      ;
; 13.731 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.200      ;
; 13.731 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.200      ;
; 13.731 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.200      ;
; 13.731 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.200      ;
; 13.731 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.200      ;
; 13.731 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.200      ;
; 13.731 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.200      ;
; 13.741 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.188      ;
; 13.741 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.188      ;
; 13.741 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.188      ;
; 13.741 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.188      ;
; 13.741 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.188      ;
; 13.741 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.188      ;
; 13.741 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.188      ;
; 13.741 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.188      ;
; 13.741 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.188      ;
; 13.741 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.188      ;
; 13.741 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.188      ;
; 13.741 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.188      ;
; 13.741 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.188      ;
; 13.741 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.188      ;
; 13.741 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.188      ;
; 13.741 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.188      ;
; 13.846 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.085      ;
; 13.846 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.085      ;
; 13.846 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.085      ;
; 13.846 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.085      ;
; 13.846 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.085      ;
; 13.846 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.085      ;
; 13.846 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.085      ;
; 13.846 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.085      ;
; 13.846 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.085      ;
; 13.846 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.085      ;
; 13.846 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.085      ;
; 13.846 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.085      ;
; 13.846 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.085      ;
; 13.846 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.085      ;
; 13.846 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.085      ;
; 13.846 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 6.085      ;
; 13.881 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.048      ;
; 13.881 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.048      ;
; 13.881 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.048      ;
; 13.881 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.048      ;
; 13.881 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.048      ;
; 13.881 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.048      ;
; 13.881 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.048      ;
; 13.881 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.048      ;
; 13.881 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.048      ;
; 13.881 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.048      ;
; 13.881 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.048      ;
; 13.881 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.048      ;
; 13.881 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.048      ;
; 13.881 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.048      ;
; 13.881 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.048      ;
; 13.881 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.048      ;
; 13.886 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.043      ;
; 13.886 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.043      ;
; 13.886 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.043      ;
; 13.886 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 6.043      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                              ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.580     ; 3.362      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.580     ; 3.362      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.580     ; 3.362      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.580     ; 3.362      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.580     ; 3.362      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.580     ; 3.362      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.580     ; 3.362      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.580     ; 3.362      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.580     ; 3.362      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.580     ; 3.362      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.580     ; 3.362      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.580     ; 3.362      ;
; 13.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.580     ; 3.362      ;
; 13.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.587     ; 3.354      ;
; 13.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.587     ; 3.354      ;
; 13.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.587     ; 3.354      ;
; 13.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.587     ; 3.354      ;
; 13.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.587     ; 3.354      ;
; 13.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.587     ; 3.354      ;
; 13.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.587     ; 3.354      ;
; 13.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.587     ; 3.354      ;
; 13.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.587     ; 3.354      ;
; 13.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.587     ; 3.354      ;
; 13.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.587     ; 3.354      ;
; 14.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.575     ; 3.398      ;
; 14.008 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.582     ; 3.390      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.849     ; 2.993      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[56][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.851     ; 2.991      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.849     ; 2.993      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[56][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.851     ; 2.991      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[56][2]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.851     ; 2.991      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][2]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.849     ; 2.993      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[56][3]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.851     ; 2.991      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][3]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.849     ; 2.993      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][4]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.849     ; 2.993      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[56][4]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.851     ; 2.991      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][5]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.849     ; 2.993      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[56][5]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.851     ; 2.991      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][6]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.849     ; 2.993      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[56][6]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.851     ; 2.991      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[56][7]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.851     ; 2.991      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][7]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.849     ; 2.993      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][8]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.849     ; 2.993      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[56][8]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.851     ; 2.991      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][9]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.849     ; 2.993      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[56][9]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.851     ; 2.991      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[56][10]                                                                                                                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.851     ; 2.991      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][10]                                                                                                                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.849     ; 2.993      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[56][11]                                                                                                                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.851     ; 2.991      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][11]                                                                                                                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.849     ; 2.993      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][12]                                                                                                                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.849     ; 2.993      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[56][12]                                                                                                                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.851     ; 2.991      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[58][12]                                                                                                                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 2.989      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][14]                                                                                                                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.852     ; 2.990      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][14]                                                                                                                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.852     ; 2.990      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][13]                                                                                                                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.852     ; 2.990      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[57][13]                                                                                                                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.852     ; 2.990      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[58][15]                                                                                                                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 2.989      ;
; 14.107 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][15]                                                                                                                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 2.989      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 2.999      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 2.999      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 2.999      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 2.999      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 2.999      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 2.999      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 2.999      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 2.999      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 2.999      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 2.999      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 2.999      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 2.999      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.842     ; 2.999      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[50][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 2.988      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.843     ; 2.998      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[52][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.875     ; 2.966      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[45][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.847     ; 2.994      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[37][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 2.972      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[41][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.873     ; 2.968      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[47][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.856     ; 2.985      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[35][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.867     ; 2.974      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[38][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.002      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[40][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.838     ; 3.003      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[44][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.835     ; 3.006      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[36][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.863     ; 2.978      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.002      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[58][0]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.845     ; 2.996      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[6][0]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.854     ; 2.987      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[52][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.875     ; 2.966      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[59][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.839     ; 3.002      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[58][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.845     ; 2.996      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.843     ; 2.998      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[50][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.853     ; 2.988      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[35][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.867     ; 2.974      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[47][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.856     ; 2.985      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[41][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.873     ; 2.968      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[45][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.847     ; 2.994      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[37][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.869     ; 2.972      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[36][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.863     ; 2.978      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[44][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.835     ; 3.006      ;
; 14.108 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[40][1]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -2.838     ; 3.003      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 36.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.134     ; 3.588      ;
; 36.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.134     ; 3.588      ;
; 36.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.134     ; 3.588      ;
; 36.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.134     ; 3.588      ;
; 36.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.134     ; 3.588      ;
; 36.277 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.134     ; 3.588      ;
; 36.655 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 3.257      ;
; 36.655 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 3.257      ;
; 36.655 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 3.257      ;
; 36.655 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 3.257      ;
; 36.655 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 3.257      ;
; 36.655 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 3.257      ;
; 36.655 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 3.257      ;
; 36.655 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 3.257      ;
; 36.655 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 3.257      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.243      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 3.254      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 3.242      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 3.242      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 3.242      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 3.242      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 3.242      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.244      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 3.242      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 3.242      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.241      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.241      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.244      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.241      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 3.242      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 3.242      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.241      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.241      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.241      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.241      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.241      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.241      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.241      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.102     ; 3.241      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.244      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.244      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.244      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.244      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.244      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 3.254      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.101     ; 3.242      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 3.254      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 3.254      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 3.260      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 3.260      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 3.260      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 3.260      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 3.260      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 3.260      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 3.260      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 3.260      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 3.260      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.083     ; 3.260      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 3.254      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.087     ; 3.256      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.089     ; 3.254      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.098     ; 3.245      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.244      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.244      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.243      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.243      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.243      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.243      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.243      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.243      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.243      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.243      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.100     ; 3.243      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.099     ; 3.244      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.103     ; 3.240      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.103     ; 3.240      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.103     ; 3.240      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.103     ; 3.240      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.103     ; 3.240      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.103     ; 3.240      ;
; 36.656 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.103     ; 3.240      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.967 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.640      ; 2.808      ;
; 2.155 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.454      ; 2.810      ;
; 2.155 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.454      ; 2.810      ;
; 2.155 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.454      ; 2.810      ;
; 2.155 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.454      ; 2.810      ;
; 2.155 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.454      ; 2.810      ;
; 2.155 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.454      ; 2.810      ;
; 2.155 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.454      ; 2.810      ;
; 2.155 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.454      ; 2.810      ;
; 2.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.316      ; 2.817      ;
; 2.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.316      ; 2.817      ;
; 2.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.316      ; 2.817      ;
; 2.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.316      ; 2.817      ;
; 2.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.316      ; 2.817      ;
; 2.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.316      ; 2.817      ;
; 2.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.316      ; 2.817      ;
; 2.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.316      ; 2.817      ;
; 2.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.316      ; 2.817      ;
; 2.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.316      ; 2.817      ;
; 2.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.316      ; 2.817      ;
; 2.316 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.291      ; 2.808      ;
; 2.326 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.277      ; 2.804      ;
; 2.326 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.277      ; 2.804      ;
; 2.347 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.269      ; 2.817      ;
; 2.347 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.269      ; 2.817      ;
; 2.347 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.269      ; 2.817      ;
; 2.347 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.269      ; 2.817      ;
; 2.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.223      ; 2.815      ;
; 2.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.223      ; 2.815      ;
; 2.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.223      ; 2.815      ;
; 2.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.223      ; 2.815      ;
; 2.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.223      ; 2.815      ;
; 2.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.223      ; 2.815      ;
; 2.391 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.223      ; 2.815      ;
; 2.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.753      ; 3.353      ;
; 2.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.753      ; 3.353      ;
; 2.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.753      ; 3.353      ;
; 2.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.753      ; 3.353      ;
; 2.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.753      ; 3.353      ;
; 2.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.753      ; 3.353      ;
; 2.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.753      ; 3.353      ;
; 2.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.753      ; 3.353      ;
; 2.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.753      ; 3.353      ;
; 2.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.753      ; 3.353      ;
; 2.401 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.202      ; 2.804      ;
; 2.401 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.202      ; 2.804      ;
; 2.401 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.202      ; 2.804      ;
; 2.401 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.202      ; 2.804      ;
; 2.401 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.202      ; 2.804      ;
; 2.401 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.202      ; 2.804      ;
; 2.401 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.202      ; 2.804      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 2.819      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 2.819      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 2.819      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 2.819      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 2.819      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 2.819      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 2.819      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 2.819      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 2.819      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 2.819      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 2.819      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 2.819      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 2.819      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 2.819      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 2.819      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 2.819      ;
; 2.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.194      ; 2.810      ;
; 2.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.194      ; 2.810      ;
; 2.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.194      ; 2.810      ;
; 2.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.194      ; 2.810      ;
; 2.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.194      ; 2.810      ;
; 2.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.194      ; 2.810      ;
; 2.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.194      ; 2.810      ;
; 2.421 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.199      ; 2.821      ;
; 2.421 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.199      ; 2.821      ;
; 2.421 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.199      ; 2.821      ;
; 2.421 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.199      ; 2.821      ;
; 2.421 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.199      ; 2.821      ;
; 2.421 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.199      ; 2.821      ;
; 2.421 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.199      ; 2.821      ;
; 2.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.130      ; 2.808      ;
; 2.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.130      ; 2.808      ;
; 2.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.130      ; 2.808      ;
; 2.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.130      ; 2.808      ;
; 2.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.130      ; 2.808      ;
; 2.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.130      ; 2.808      ;
; 2.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.130      ; 2.808      ;
; 2.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.130      ; 2.808      ;
; 2.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.130      ; 2.808      ;
; 2.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.130      ; 2.808      ;
; 2.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.130      ; 2.808      ;
; 2.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.130      ; 2.808      ;
; 2.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.130      ; 2.808      ;
; 2.477 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.130      ; 2.808      ;
; 2.495 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 2.815      ;
; 2.495 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 2.815      ;
; 2.495 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 2.815      ;
; 2.495 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 2.815      ;
; 2.495 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 2.815      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.350 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.221      ; 2.742      ;
; 2.399 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.221      ; 2.791      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.818      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.818      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.818      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.818      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.818      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 2.820      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 2.820      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 2.819      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.818      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 2.819      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 2.820      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 2.820      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 2.820      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 2.820      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 2.820      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.818      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 2.820      ;
; 2.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.818      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.819      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.819      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.819      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.819      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.819      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.819      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.819      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.819      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.819      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.819      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.819      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 2.819      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.817      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.817      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.817      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.817      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.817      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.817      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.817      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.817      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.817      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.817      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.817      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.817      ;
; 2.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.059      ; 2.817      ;
; 2.958 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.202      ;
; 2.958 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.202      ;
; 2.958 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.202      ;
; 2.958 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.202      ;
; 2.958 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.202      ;
; 2.958 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.202      ;
; 2.958 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.202      ;
; 2.958 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.202      ;
; 2.958 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.202      ;
; 2.958 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.202      ;
; 2.958 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.202      ;
; 2.958 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.202      ;
; 2.958 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.202      ;
; 2.958 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.202      ;
; 2.958 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.202      ;
; 2.958 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.202      ;
; 3.007 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.251      ;
; 3.007 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.251      ;
; 3.007 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.251      ;
; 3.007 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.251      ;
; 3.007 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.251      ;
; 3.007 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.251      ;
; 3.007 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.251      ;
; 3.007 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.251      ;
; 3.007 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.251      ;
; 3.007 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.251      ;
; 3.007 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.251      ;
; 3.007 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.251      ;
; 3.007 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.251      ;
; 3.007 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.251      ;
; 3.007 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.251      ;
; 3.007 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 3.251      ;
; 3.520 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 3.913      ;
; 3.772 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 4.165      ;
; 3.780 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 4.173      ;
; 3.846 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 4.239      ;
; 3.904 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 4.297      ;
; 3.959 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 4.352      ;
; 3.981 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 4.374      ;
; 3.984 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 4.377      ;
; 4.122 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.222      ; 4.515      ;
; 4.143 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 4.388      ;
; 4.143 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 4.388      ;
; 4.143 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 4.388      ;
; 4.143 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 4.388      ;
; 4.143 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 4.388      ;
; 4.143 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 4.388      ;
; 4.143 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 4.388      ;
; 4.143 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 4.388      ;
; 4.143 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 4.388      ;
; 4.143 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 4.388      ;
; 4.143 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 4.388      ;
; 4.143 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 4.388      ;
; 4.143 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 4.388      ;
; 4.143 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 4.388      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.395 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.044      ;
; 2.395 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.044      ;
; 2.395 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.044      ;
; 2.395 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.044      ;
; 2.395 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.044      ;
; 2.395 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.044      ;
; 2.395 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.044      ;
; 2.395 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.044      ;
; 2.395 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.044      ;
; 2.395 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.044      ;
; 2.395 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.044      ;
; 2.395 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 3.044      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.040      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.040      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.040      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.040      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.040      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.040      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.040      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.040      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.052      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.052      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.052      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.052      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.052      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.052      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.052      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.052      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 3.051      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 3.052      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.040      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.040      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.040      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.040      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.040      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 3.035      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 3.035      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 3.035      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 3.035      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 3.035      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 3.035      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 3.035      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 3.035      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 3.035      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 3.044      ;
; 2.822 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.040      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 3.039      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.050      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.038      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.038      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.038      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.038      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.038      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.040      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.038      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.038      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 3.036      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.041      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 3.036      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.041      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.040      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 3.036      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.038      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.038      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.041      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.041      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 3.037      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 3.037      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 3.037      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 3.037      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 3.037      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 3.037      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 3.037      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 3.037      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.041      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.040      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.040      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.040      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.040      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.040      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.050      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 3.038      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.050      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.050      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.056      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.056      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.056      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.056      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.056      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.056      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.056      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.056      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.056      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 3.056      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.050      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 3.050      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.041      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 3.041      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                              ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.040      ;
; 2.823 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 3.040      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 4.442 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.910     ; 2.803      ;
; 4.442 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.910     ; 2.803      ;
; 4.442 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.910     ; 2.803      ;
; 4.442 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.910     ; 2.803      ;
; 4.442 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.910     ; 2.803      ;
; 4.442 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.910     ; 2.803      ;
; 4.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.918     ; 2.796      ;
; 4.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.918     ; 2.796      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.299     ; 2.810      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.299     ; 2.810      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.299     ; 2.810      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.299     ; 2.810      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.301     ; 2.808      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.301     ; 2.808      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.299     ; 2.810      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.299     ; 2.810      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.301     ; 2.808      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.299     ; 2.810      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.307     ; 2.802      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.307     ; 2.802      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.307     ; 2.802      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.307     ; 2.802      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.307     ; 2.802      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.307     ; 2.802      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.307     ; 2.802      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.307     ; 2.802      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.307     ; 2.802      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.307     ; 2.802      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.307     ; 2.802      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.307     ; 2.802      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.298     ; 2.811      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.301     ; 2.808      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.298     ; 2.811      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.301     ; 2.808      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.301     ; 2.808      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.301     ; 2.808      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.301     ; 2.808      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.301     ; 2.808      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.298     ; 2.811      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.301     ; 2.808      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.301     ; 2.808      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.301     ; 2.808      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.298     ; 2.811      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.301     ; 2.808      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.298     ; 2.811      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.301     ; 2.808      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.301     ; 2.808      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.299     ; 2.810      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.299     ; 2.810      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.299     ; 2.810      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.299     ; 2.810      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.299     ; 2.810      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.299     ; 2.810      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.319     ; 2.791      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.319     ; 2.791      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.319     ; 2.791      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.319     ; 2.791      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.319     ; 2.791      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.319     ; 2.791      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 2.801      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 2.801      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 2.801      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 2.801      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 2.801      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 2.801      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 2.801      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 2.801      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 2.801      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 2.801      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 2.801      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 2.801      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 2.801      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 2.801      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.309     ; 2.801      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.321     ; 2.789      ;
; 4.839 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.319     ; 2.791      ;
; 4.840 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.784      ;
; 4.840 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.784      ;
; 4.840 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.784      ;
; 4.840 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.784      ;
; 4.840 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.784      ;
; 4.840 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.784      ;
; 4.869 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.330     ; 2.810      ;
; 4.869 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.330     ; 2.810      ;
; 4.869 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.330     ; 2.810      ;
; 4.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[22]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.814      ;
; 4.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[23]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.814      ;
; 4.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[24]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.814      ;
; 4.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[25]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.814      ;
; 4.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[26]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.814      ;
; 4.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[27]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.814      ;
; 4.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[28]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.814      ;
; 4.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[29]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.327     ; 2.814      ;
; 4.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.326     ; 2.815      ;
; 4.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.326     ; 2.815      ;
; 4.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.326     ; 2.815      ;
; 4.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.326     ; 2.815      ;
; 4.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.326     ; 2.815      ;
; 4.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.329     ; 2.812      ;
; 4.880 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[47][0]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -2.328     ; 2.823      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 4.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.925     ; 2.789      ;
; 4.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.927     ; 2.787      ;
; 4.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.927     ; 2.787      ;
; 4.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.927     ; 2.787      ;
; 4.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.927     ; 2.787      ;
; 4.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.927     ; 2.787      ;
; 4.443 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.927     ; 2.787      ;
; 4.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.944     ; 2.795      ;
; 4.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.944     ; 2.795      ;
; 4.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.944     ; 2.795      ;
; 4.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.944     ; 2.795      ;
; 4.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.944     ; 2.795      ;
; 4.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.287     ; 2.811      ;
; 4.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.287     ; 2.811      ;
; 4.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.287     ; 2.811      ;
; 4.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.287     ; 2.811      ;
; 4.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.287     ; 2.811      ;
; 4.827 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.287     ; 2.811      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.306     ; 2.793      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.304     ; 2.795      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.312     ; 2.787      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.312     ; 2.787      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.306     ; 2.793      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.312     ; 2.787      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.306     ; 2.793      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.306     ; 2.793      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.306     ; 2.793      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.306     ; 2.793      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.312     ; 2.787      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.306     ; 2.793      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.312     ; 2.787      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.312     ; 2.787      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.312     ; 2.787      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.306     ; 2.793      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.306     ; 2.793      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.304     ; 2.795      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.306     ; 2.793      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.304     ; 2.795      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.306     ; 2.793      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.306     ; 2.793      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.304     ; 2.795      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.304     ; 2.795      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.304     ; 2.795      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.306     ; 2.793      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.312     ; 2.787      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.306     ; 2.793      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.304     ; 2.795      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.306     ; 2.793      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.304     ; 2.795      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.306     ; 2.793      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.304     ; 2.795      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.308     ; 2.791      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.308     ; 2.791      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.308     ; 2.791      ;
; 4.828 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.310     ; 2.789      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.282     ; 2.826      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.282     ; 2.826      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.282     ; 2.826      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.282     ; 2.826      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.282     ; 2.826      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.282     ; 2.826      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.282     ; 2.826      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.282     ; 2.826      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.282     ; 2.826      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.282     ; 2.826      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.280     ; 2.828      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.281     ; 2.827      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.812      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.812      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.812      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.812      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.812      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.812      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.812      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.812      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.812      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.812      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.812      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.812      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.812      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.295     ; 2.814      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.812      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.295     ; 2.814      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.295     ; 2.814      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.295     ; 2.814      ;
; 4.838 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -2.297     ; 2.812      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'D5M_PIXLCLK'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.608 ; 4.841        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.608 ; 4.841        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.609 ; 4.842        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.610 ; 4.843        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.610 ; 4.843        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.611 ; 4.844        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.631 ; 4.864        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0                            ;
; 4.633 ; 4.866        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0                            ;
; 4.634 ; 4.867        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0                             ;
; 4.637 ; 4.870        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                                                    ;
; 4.637 ; 4.870        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                                                    ;
; 4.637 ; 4.870        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                                                     ;
; 4.637 ; 4.870        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                                                     ;
; 4.643 ; 4.876        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0                            ;
; 4.645 ; 4.878        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0                            ;
; 4.646 ; 4.879        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0                             ;
; 4.649 ; 4.882        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                                                     ;
; 4.649 ; 4.882        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                                                    ;
; 4.649 ; 4.882        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                                                    ;
; 4.649 ; 4.882        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                                                     ;
; 4.662 ; 4.895        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0                            ;
; 4.663 ; 4.896        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0                            ;
; 4.664 ; 4.897        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0                             ;
; 4.667 ; 4.900        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                                                    ;
; 4.667 ; 4.900        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                                                    ;
; 4.667 ; 4.900        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                                                     ;
; 4.667 ; 4.900        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                                                     ;
; 4.671 ; 4.904        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0                            ;
; 4.672 ; 4.905        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0                           ;
; 4.672 ; 4.905        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0                            ;
; 4.673 ; 4.906        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0                           ;
; 4.673 ; 4.906        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0                             ;
; 4.674 ; 4.907        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0                            ;
; 4.676 ; 4.909        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                                                    ;
; 4.676 ; 4.909        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                                                    ;
; 4.676 ; 4.909        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                                                     ;
; 4.676 ; 4.909        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                                                     ;
; 4.677 ; 4.910        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                                                    ;
; 4.677 ; 4.910        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                                                    ;
; 4.677 ; 4.910        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                                                    ;
; 4.677 ; 4.910        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                                                    ;
; 4.685 ; 4.871        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ;
; 4.685 ; 4.871        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ;
; 4.685 ; 4.871        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ;
; 4.685 ; 4.871        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ;
; 4.685 ; 4.871        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ;
; 4.685 ; 4.871        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ;
; 4.685 ; 4.871        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ;
; 4.685 ; 4.871        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ;
; 4.685 ; 4.871        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ;
; 4.685 ; 4.871        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ;
; 4.685 ; 4.871        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ;
; 4.685 ; 4.871        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ;
; 4.685 ; 4.871        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ;
; 4.685 ; 4.871        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ;
; 4.691 ; 4.877        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ;
; 4.691 ; 4.877        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ;
; 4.691 ; 4.877        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ;
; 4.691 ; 4.877        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ;
; 4.691 ; 4.877        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ;
; 4.702 ; 4.888        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ;
; 4.702 ; 4.888        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ;
; 4.702 ; 4.888        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ;
; 4.702 ; 4.888        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ;
; 4.702 ; 4.888        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ;
; 4.702 ; 4.888        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ;
; 4.702 ; 4.888        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ;
; 4.702 ; 4.888        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ;
; 4.707 ; 4.940        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0                            ;
; 4.708 ; 4.941        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0                            ;
; 4.709 ; 4.942        ; 0.233          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0                             ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                                                 ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                  ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                                                ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                                                ;
; 4.710 ; 4.896        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ;
; 4.710 ; 4.896        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ;
; 4.710 ; 4.896        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ;
; 4.710 ; 4.896        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ;
; 4.710 ; 4.896        ; 0.186          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ;
; 4.711 ; 4.929        ; 0.218          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[10]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[11]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[12]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[13]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[14]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[15]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[1]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[2]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[3]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[4]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[5]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[6]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[7]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[8]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[9]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[0]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[10]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[11]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[12]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[13]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[14]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[15]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[1]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[2]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[3]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[4]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[5]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[6]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[7]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[8]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[9]                                                                                                                       ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[2]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[5]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[7]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[8]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[9]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[22]                                                                                                                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[16]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[19]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[21]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[22]                                                                                                                                                            ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[10]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[11]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[12]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[13]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[14]                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                        ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; 9.654 ; 9.840        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]        ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]         ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]         ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]           ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]      ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                     ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]            ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]           ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]           ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]            ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]            ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]            ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]            ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]            ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]            ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]            ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]            ;
; 9.695 ; 9.881        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]            ;
; 9.800 ; 9.800        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u8|mI2C_CTRL_CLK|clk                      ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                           ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                           ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                           ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                           ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                           ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                           ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                           ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                           ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[2]                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[3]                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.688 ; 19.906       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.689 ; 19.907       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.689 ; 19.907       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.706 ; 19.924       ; 0.218          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[10][13]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[10][14]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[11][13]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[11][14]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[11][15]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[13][13]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[13][15]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[14][13]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[14][15]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[15][13]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[15][14]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[15][15]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[24][13]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[24][14]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[24][15]                                                                                                                                                    ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[2][13]                                                                                                                                                     ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[2][14]                                                                                                                                                     ;
; 19.747 ; 19.933       ; 0.186          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Fall       ; VGA_Controller:u1|fores_r[2][15]                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; 3.422 ; 3.818 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; 3.422 ; 3.818 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; 3.466 ; 3.745 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; 3.466 ; 3.745 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; 2.629 ; 3.006 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; 2.169 ; 2.517 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; 1.697 ; 2.000 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; 2.629 ; 3.006 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; 2.262 ; 2.511 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; 2.416 ; 2.811 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; 2.290 ; 2.665 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; 2.530 ; 2.878 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; 1.829 ; 2.144 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; 2.077 ; 2.411 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; 1.575 ; 1.888 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; 1.738 ; 2.025 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; 2.207 ; 2.556 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; 2.206 ; 2.544 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; 1.740 ; 2.041 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; 3.145 ; 3.527 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; 3.094 ; 3.425 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; 2.340 ; 2.695 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; 3.145 ; 3.527 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; 4.836 ; 5.147 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; 4.361 ; 4.696 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; 3.830 ; 4.116 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; 4.341 ; 4.673 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; 3.947 ; 4.250 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; 4.182 ; 4.482 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; 4.278 ; 4.578 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; 4.255 ; 4.568 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; 4.413 ; 4.753 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; 3.566 ; 3.866 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; 4.387 ; 4.727 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; 3.483 ; 3.792 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; 4.449 ; 4.794 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; 4.491 ; 4.768 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; 4.583 ; 4.902 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; 4.743 ; 5.086 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; 4.616 ; 4.945 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; 4.836 ; 5.147 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; 4.565 ; 4.897 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; 4.596 ; 4.921 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; 4.279 ; 4.604 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; 4.565 ; 4.864 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; 4.457 ; 4.747 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; 4.698 ; 5.020 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; 4.512 ; 4.810 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; 4.226 ; 4.539 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; 4.666 ; 4.995 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 7.708 ; 8.104 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; 7.708 ; 8.104 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 6.358 ; 6.844 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; 6.358 ; 6.844 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[3]      ; CLOCK2_50   ; 5.827 ; 6.250 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; 4.547 ; 4.934 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; 4.478 ; 4.822 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; 4.547 ; 4.934 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; 4.097 ; 4.484 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; 4.158 ; 4.555 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; 4.139 ; 4.511 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; 4.223 ; 4.590 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; 4.175 ; 4.571 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; 4.223 ; 4.588 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; 4.374 ; 4.676 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; 4.326 ; 4.629 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; 4.238 ; 4.557 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; 4.291 ; 4.614 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; 4.334 ; 4.647 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; 4.301 ; 4.654 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; 4.261 ; 4.640 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; 4.386 ; 4.782 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; 8.167 ; 8.549 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; 8.167 ; 8.539 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50   ; 8.003 ; 8.342 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50   ; 8.119 ; 8.549 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; -1.622 ; -1.973 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; -1.622 ; -1.973 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; -1.311 ; -1.696 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; -1.311 ; -1.696 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; -1.185 ; -1.482 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; -1.755 ; -2.087 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; -1.303 ; -1.591 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; -2.232 ; -2.599 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; -1.868 ; -2.104 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; -2.006 ; -2.391 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; -1.871 ; -2.228 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; -2.126 ; -2.457 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; -1.450 ; -1.750 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; -1.691 ; -2.008 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; -1.185 ; -1.482 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; -1.341 ; -1.614 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; -1.791 ; -2.123 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; -1.831 ; -2.160 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; -1.364 ; -1.651 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; -1.827 ; -2.154 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; -2.610 ; -2.923 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; -1.827 ; -2.154 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; -2.587 ; -2.950 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; -2.774 ; -3.064 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; -3.634 ; -3.956 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; -3.106 ; -3.375 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; -3.614 ; -3.934 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; -3.222 ; -3.507 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; -3.448 ; -3.730 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; -3.550 ; -3.840 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; -3.516 ; -3.811 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; -3.682 ; -4.010 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; -2.854 ; -3.135 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; -3.655 ; -3.983 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; -2.774 ; -3.064 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; -3.719 ; -4.052 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; -3.744 ; -4.003 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; -3.832 ; -4.132 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; -4.000 ; -4.331 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; -3.863 ; -4.173 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; -4.075 ; -4.367 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; -3.814 ; -4.127 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; -3.843 ; -4.150 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; -3.539 ; -3.845 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; -3.814 ; -4.095 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; -3.710 ; -3.982 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; -3.955 ; -4.266 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; -3.762 ; -4.042 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; -3.488 ; -3.783 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; -3.927 ; -4.243 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -4.483 ; -4.867 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; -4.483 ; -4.867 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -4.527 ; -4.880 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; -4.952 ; -5.370 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[3]      ; CLOCK2_50   ; -4.527 ; -4.880 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; -3.366 ; -3.735 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; -3.710 ; -4.035 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; -3.778 ; -4.142 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; -3.366 ; -3.737 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; -3.424 ; -3.805 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; -3.384 ; -3.735 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; -3.465 ; -3.812 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; -3.441 ; -3.820 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; -3.488 ; -3.835 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; -3.636 ; -3.921 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; -3.589 ; -3.876 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; -3.473 ; -3.761 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; -3.525 ; -3.816 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; -3.597 ; -3.892 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; -3.562 ; -3.900 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; -3.491 ; -3.840 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; -3.642 ; -4.022 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; -5.137 ; -5.505 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; -5.137 ; -5.505 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50   ; -5.210 ; -5.539 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50   ; -5.321 ; -5.736 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 8.469  ; 8.315  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 10.319 ; 10.086 ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 12.439 ; 12.134 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 10.181 ; 10.030 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 8.972  ; 8.863  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 10.953 ; 10.699 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 8.179  ; 8.171  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 12.044 ; 11.710 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 8.247  ; 8.281  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 9.028  ; 8.985  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 9.364  ; 9.332  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 12.439 ; 12.134 ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 6.448  ; 6.882  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 6.632  ; 6.455  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 6.026  ; 5.796  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 6.244  ; 5.871  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 5.174  ; 4.973  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 5.813  ; 5.659  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 5.864  ; 5.698  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 5.511  ; 5.352  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 6.632  ; 6.223  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 5.440  ; 5.390  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 6.630  ; 6.311  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 6.170  ; 6.002  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 6.632  ; 6.455  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 5.893  ; 5.647  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 6.335  ; 6.121  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 5.633  ; 5.349  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 6.335  ; 6.121  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 6.212  ; 6.042  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 6.375  ; 6.198  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 7.694  ; 7.493  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 13.871 ; 13.319 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 9.201  ; 8.979  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 10.575 ; 10.360 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 9.160  ; 8.818  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 10.014 ; 9.636  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 8.370  ; 8.235  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 10.997 ; 10.693 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 8.339  ; 8.200  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 9.194  ; 9.042  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 9.262  ; 9.095  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 11.122 ; 10.504 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 8.159  ; 8.062  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 8.966  ; 8.624  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 8.149  ; 7.990  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 10.220 ; 9.993  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 7.503  ; 7.416  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 9.636  ; 9.403  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 9.634  ; 9.382  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 12.226 ; 11.984 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 11.023 ; 10.702 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 9.311  ; 9.257  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 12.072 ; 11.744 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 13.871 ; 13.319 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 12.414 ; 12.013 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 12.018 ; 11.714 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 10.391 ; 9.917  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 10.665 ; 10.450 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 10.188 ; 9.885  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 10.710 ; 10.414 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 9.020  ; 8.863  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 10.828 ; 10.397 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 8.578  ; 8.402  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 11.470 ; 11.090 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 6.629  ; 6.465  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 5.059  ; 4.942  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 4.976  ; 4.867  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 5.357  ; 5.246  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 6.629  ; 6.465  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 7.023  ; 6.859  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 5.734  ; 5.445  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.370 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -0.533 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.659  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.495  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.642  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 10.741 ; 11.206 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 10.393 ; 10.119 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 9.998  ; 10.070 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 7.624  ; 7.348  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 9.840  ; 9.648  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 9.452  ; 9.307  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 10.741 ; 11.206 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 10.663 ; 10.698 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 9.341  ; 8.853  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 7.753  ; 7.575  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 7.585  ; 7.364  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 7.602  ; 7.417  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 9.341  ; 8.853  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 7.529  ; 7.019  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 3.944  ; 3.837  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 5.017  ; 4.831  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 3.941  ; 3.823  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 4.662  ; 4.454  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 5.107  ; 4.891  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 5.082  ; 4.884  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 4.816  ; 4.648  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 4.603  ; 4.453  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 4.833  ; 4.663  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 7.529  ; 7.019  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 4.293  ; 4.149  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 5.390  ; 5.134  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 6.034  ; 5.595  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 5.640  ; 5.373  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 5.121  ; 4.907  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 6.726  ; 6.249  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 6.147  ; 6.028  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 4.716  ; 4.530  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 4.705  ; 4.507  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 6.612  ; 6.138  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 11.837 ; 11.511 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 10.459 ; 10.308 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 11.370 ; 10.955 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 10.373 ; 10.203 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 10.670 ; 10.484 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 10.396 ; 10.086 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 10.615 ; 10.429 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 10.895 ; 10.579 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 9.054  ; 8.961  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 10.898 ; 10.661 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 11.733 ; 11.469 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 10.444 ; 10.170 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 10.841 ; 10.640 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 11.662 ; 11.172 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 11.760 ; 11.511 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 10.390 ; 10.075 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 11.837 ; 11.449 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 11.567 ; 11.951 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 7.890  ; 7.680  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 7.027  ; 6.772  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 5.115  ; 5.028  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 5.480  ; 5.357  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 5.364  ; 5.253  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 6.767  ; 6.541  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 5.518  ; 5.403  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 7.890  ; 7.680  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 7.859  ; 7.599  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 5.540  ; 5.419  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 2.481  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 7.941  ; 7.573  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 7.625  ; 7.372  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 6.140  ; 6.039  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 7.941  ; 7.573  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 5.300  ; 5.234  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 6.542  ; 6.422  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 7.365  ; 7.120  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 7.033  ; 6.800  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 6.156  ; 6.011  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 5.042  ; 4.984  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 6.908  ; 6.660  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 5.194  ; 5.060  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 6.303  ; 6.203  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 6.908  ; 6.644  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 6.054  ; 5.987  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 6.741  ; 6.660  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 4.721  ; 4.663  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 6.060  ; 6.003  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 6.075  ; 5.902  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 5.879  ; 5.767  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 8.151  ; 7.999  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 9.930  ; 9.704  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 7.875  ; 7.866  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 9.794  ; 9.648  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 8.633  ; 8.528  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 10.538 ; 10.293 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 7.875  ; 7.866  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 11.584 ; 11.262 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 7.940  ; 7.972  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 8.688  ; 8.646  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 9.012  ; 8.981  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 11.962 ; 11.669 ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 5.840  ; 6.274  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 4.560  ; 4.364  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 5.382  ; 5.156  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 5.591  ; 5.229  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 4.560  ; 4.364  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 5.178  ; 5.026  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 5.227  ; 5.063  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 4.887  ; 4.730  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 5.960  ; 5.564  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 4.816  ; 4.765  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 5.962  ; 5.651  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 5.520  ; 5.354  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 5.960  ; 5.787  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 5.255  ; 5.014  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 5.001  ; 4.725  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 5.001  ; 4.725  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 5.679  ; 5.469  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 5.560  ; 5.393  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 5.718  ; 5.543  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 6.983  ; 6.785  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 5.752  ; 5.567  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 7.689  ; 7.356  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 8.860  ; 8.563  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 7.496  ; 7.154  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 8.341  ; 7.849  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 6.734  ; 6.525  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 9.063  ; 8.687  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 6.720  ; 6.458  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 7.597  ; 7.279  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 7.306  ; 7.086  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 9.252  ; 8.555  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 6.565  ; 6.400  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 7.114  ; 6.775  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 6.562  ; 6.324  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 8.084  ; 7.804  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 5.752  ; 5.567  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 7.964  ; 7.684  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 7.563  ; 7.201  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 10.875 ; 10.482 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 9.089  ; 8.765  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 7.668  ; 7.523  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 9.668  ; 9.288  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 12.104 ; 11.481 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 10.408 ; 9.997  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 10.321 ; 9.918  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 8.615  ; 8.090  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 8.740  ; 8.438  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 8.547  ; 8.123  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 9.142  ; 8.738  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 7.282  ; 7.080  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 9.033  ; 8.558  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 6.905  ; 6.661  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 9.608  ; 9.240  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 4.375  ; 4.266  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 4.455  ; 4.337  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 4.375  ; 4.266  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 4.741  ; 4.629  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 5.956  ; 5.795  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 6.339  ; 6.177  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 5.102  ; 4.820  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.870 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -1.029 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.160  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.000  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.142  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 6.602  ; 6.308  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 7.816  ; 7.497  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 7.531  ; 7.501  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 6.602  ; 6.308  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 7.218  ; 7.035  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 7.117  ; 6.984  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 8.145  ; 8.710  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 8.323  ; 8.306  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 6.880  ; 6.663  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 7.037  ; 6.863  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 6.880  ; 6.663  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 6.897  ; 6.714  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 8.635  ; 8.149  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 3.382  ; 3.265  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 3.382  ; 3.276  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 4.412  ; 4.230  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 3.382  ; 3.265  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 4.071  ; 3.868  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 4.501  ; 4.289  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 4.476  ; 4.283  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 4.222  ; 4.056  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 4.018  ; 3.870  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 4.237  ; 4.071  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 6.895  ; 6.388  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 3.720  ; 3.577  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 4.774  ; 4.524  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 5.461  ; 5.022  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 5.014  ; 4.753  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 4.515  ; 4.305  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 6.125  ; 5.650  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 5.498  ; 5.380  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 4.123  ; 3.940  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 4.112  ; 3.918  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 6.014  ; 5.542  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 4.783  ; 4.619  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 4.807  ; 4.648  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 5.436  ; 5.279  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 4.783  ; 4.619  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 5.071  ; 4.890  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 6.232  ; 5.992  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 4.968  ; 4.756  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 6.839  ; 6.513  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 5.018  ; 4.900  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 6.127  ; 5.890  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 6.191  ; 6.011  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 5.965  ; 5.738  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 5.813  ; 5.563  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 7.718  ; 7.231  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 6.664  ; 6.382  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 6.841  ; 6.621  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 7.963  ; 7.566  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 4.713  ; 4.787  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 4.509  ; 4.422  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 6.344  ; 6.096  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 4.509  ; 4.422  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 4.858  ; 4.736  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 4.747  ; 4.638  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 6.095  ; 5.874  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 4.894  ; 4.780  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 7.171  ; 6.966  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 7.142  ; 6.889  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 4.914  ; 4.794  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 1.984  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 4.683  ; 4.616  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 6.917  ; 6.670  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 5.490  ; 5.389  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 7.220  ; 6.863  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 4.683  ; 4.616  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 5.877  ; 5.758  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 6.668  ; 6.429  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 6.347  ; 6.120  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 5.507  ; 5.364  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 4.436  ; 4.376  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 4.127  ; 4.067  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 4.582  ; 4.449  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 5.647  ; 5.546  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 6.229  ; 5.971  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 5.407  ; 5.339  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 6.066  ; 5.984  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 4.127  ; 4.067  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 5.413  ; 5.354  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 5.427  ; 5.257  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 5.242  ; 5.131  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.749 ;    ;    ; 8.141 ;
; SW[1]      ; LEDR[1]     ; 7.558 ;    ;    ; 7.938 ;
; SW[2]      ; LEDR[2]     ; 7.749 ;    ;    ; 8.071 ;
; SW[3]      ; LEDR[3]     ; 7.686 ;    ;    ; 8.013 ;
; SW[4]      ; LEDR[4]     ; 7.514 ;    ;    ; 7.874 ;
; SW[5]      ; LEDR[5]     ; 7.641 ;    ;    ; 8.050 ;
; SW[6]      ; LEDR[6]     ; 8.000 ;    ;    ; 8.391 ;
; SW[7]      ; LEDR[7]     ; 7.699 ;    ;    ; 8.102 ;
; SW[8]      ; LEDR[8]     ; 7.929 ;    ;    ; 8.320 ;
; SW[9]      ; LEDR[9]     ; 8.737 ;    ;    ; 9.171 ;
; SW[10]     ; LEDR[10]    ; 8.295 ;    ;    ; 8.702 ;
; SW[11]     ; LEDR[11]    ; 8.255 ;    ;    ; 8.646 ;
; SW[12]     ; LEDR[12]    ; 8.191 ;    ;    ; 8.544 ;
; SW[13]     ; LEDR[13]    ; 7.938 ;    ;    ; 8.347 ;
; SW[14]     ; LEDR[14]    ; 7.933 ;    ;    ; 8.343 ;
; SW[15]     ; LEDR[15]    ; 9.386 ;    ;    ; 9.815 ;
; SW[16]     ; LEDR[16]    ; 7.966 ;    ;    ; 8.379 ;
; SW[17]     ; LEDR[17]    ; 7.923 ;    ;    ; 8.323 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.469 ;    ;    ; 7.847 ;
; SW[1]      ; LEDR[1]     ; 7.284 ;    ;    ; 7.649 ;
; SW[2]      ; LEDR[2]     ; 7.467 ;    ;    ; 7.777 ;
; SW[3]      ; LEDR[3]     ; 7.406 ;    ;    ; 7.721 ;
; SW[4]      ; LEDR[4]     ; 7.241 ;    ;    ; 7.587 ;
; SW[5]      ; LEDR[5]     ; 7.363 ;    ;    ; 7.757 ;
; SW[6]      ; LEDR[6]     ; 7.709 ;    ;    ; 8.085 ;
; SW[7]      ; LEDR[7]     ; 7.419 ;    ;    ; 7.807 ;
; SW[8]      ; LEDR[8]     ; 7.638 ;    ;    ; 8.015 ;
; SW[9]      ; LEDR[9]     ; 8.463 ;    ;    ; 8.882 ;
; SW[10]     ; LEDR[10]    ; 7.990 ;    ;    ; 8.382 ;
; SW[11]     ; LEDR[11]    ; 7.952 ;    ;    ; 8.328 ;
; SW[12]     ; LEDR[12]    ; 7.890 ;    ;    ; 8.230 ;
; SW[13]     ; LEDR[13]    ; 7.647 ;    ;    ; 8.041 ;
; SW[14]     ; LEDR[14]    ; 7.642 ;    ;    ; 8.036 ;
; SW[15]     ; LEDR[15]    ; 9.084 ;    ;    ; 9.499 ;
; SW[16]     ; LEDR[16]    ; 7.673 ;    ;    ; 8.071 ;
; SW[17]     ; LEDR[17]    ; 7.632 ;    ;    ; 8.017 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                  ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+------------+--------+--------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.816  ; 3.651  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.042  ; 4.877  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.105  ; 3.940  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.112  ; 3.947  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.121  ; 3.956  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.112  ; 3.947  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.098  ; 3.933  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.098  ; 3.933  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.596  ; 4.431  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.114  ; 3.949  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.114  ; 3.949  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.816  ; 3.651  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.727  ; 4.562  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.816  ; 3.651  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.115  ; 3.950  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.335  ; 4.205  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.114  ; 3.949  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.543  ; 5.378  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.216  ; 5.051  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.307  ; 4.142  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.542  ; 5.377  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.542  ; 5.377  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.923  ; 4.758  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.543  ; 5.378  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.579  ; 5.414  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.114  ; 3.949  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.314  ; 4.149  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.314  ; 4.149  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.314  ; 4.149  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.596  ; 4.431  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.615  ; 4.450  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.596  ; 4.431  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.118  ; 3.953  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 11.327 ; 11.182 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 11.777 ; 11.632 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 11.327 ; 11.182 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 11.327 ; 11.182 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 11.327 ; 11.182 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 11.990 ; 11.845 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 11.736 ; 11.591 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 11.736 ; 11.591 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 11.991 ; 11.846 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 11.926 ; 11.761 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 11.868 ; 11.703 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 12.257 ; 12.092 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 12.547 ; 12.382 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 11.852 ; 11.687 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 11.725 ; 11.580 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 11.990 ; 11.845 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 11.725 ; 11.580 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.282 ; 3.117 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.459 ; 4.294 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.560 ; 3.395 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.566 ; 3.401 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.575 ; 3.410 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.566 ; 3.401 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.553 ; 3.388 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.553 ; 3.388 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.031 ; 3.866 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.568 ; 3.403 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.568 ; 3.403 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.282 ; 3.117 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.157 ; 3.992 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.282 ; 3.117 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.569 ; 3.404 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.777 ; 3.647 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.568 ; 3.403 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.940 ; 4.775 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.626 ; 4.461 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.754 ; 3.589 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.939 ; 4.774 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.939 ; 4.774 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.345 ; 4.180 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.940 ; 4.775 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.974 ; 4.809 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.568 ; 3.403 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.760 ; 3.595 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.760 ; 3.595 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.760 ; 3.595 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.031 ; 3.866 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.049 ; 3.884 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.031 ; 3.866 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.572 ; 3.407 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.172 ; 4.027 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 4.605 ; 4.460 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 4.172 ; 4.027 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 4.172 ; 4.027 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 4.172 ; 4.027 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 4.809 ; 4.664 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.565 ; 4.420 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.565 ; 4.420 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.810 ; 4.665 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.786 ; 4.621 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.729 ; 4.564 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.102 ; 4.937 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.381 ; 5.216 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 4.714 ; 4.549 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 4.554 ; 4.409 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 4.809 ; 4.664 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 4.554 ; 4.409 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.638     ; 3.803     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.821     ; 4.986     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.921     ; 4.086     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.924     ; 4.089     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.938     ; 4.103     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.924     ; 4.089     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.910     ; 4.075     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.910     ; 4.075     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.389     ; 4.554     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.934     ; 4.099     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.934     ; 4.099     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.638     ; 3.803     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.508     ; 4.673     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.638     ; 3.803     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.935     ; 4.100     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.181     ; 4.311     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.934     ; 4.099     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.312     ; 5.477     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.001     ; 5.166     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.113     ; 4.278     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.311     ; 5.476     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.311     ; 5.476     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.716     ; 4.881     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.312     ; 5.477     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.346     ; 5.511     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.934     ; 4.099     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.121     ; 4.286     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.121     ; 4.286     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.121     ; 4.286     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.389     ; 4.554     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.409     ; 4.574     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.389     ; 4.554     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.931     ; 4.096     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 10.891    ; 11.036    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 11.263    ; 11.408    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 10.891    ; 11.036    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 10.892    ; 11.037    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 10.892    ; 11.037    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 11.449    ; 11.594    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 11.225    ; 11.370    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 11.225    ; 11.370    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 11.558    ; 11.703    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 11.427    ; 11.592    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 11.376    ; 11.541    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 11.754    ; 11.919    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 12.026    ; 12.191    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 11.331    ; 11.496    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 11.215    ; 11.360    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 11.449    ; 11.594    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 11.215    ; 11.360    ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.105     ; 3.270     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.240     ; 4.405     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.377     ; 3.542     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.379     ; 3.544     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.393     ; 3.558     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.379     ; 3.544     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.366     ; 3.531     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.366     ; 3.531     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.825     ; 3.990     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.389     ; 3.554     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.389     ; 3.554     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.105     ; 3.270     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.940     ; 4.105     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.105     ; 3.270     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.390     ; 3.555     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.623     ; 3.753     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.389     ; 3.554     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.711     ; 4.876     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.413     ; 4.578     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.561     ; 3.726     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.710     ; 4.875     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.710     ; 4.875     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.139     ; 4.304     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.711     ; 4.876     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.744     ; 4.909     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.389     ; 3.554     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.568     ; 3.733     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.568     ; 3.733     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.568     ; 3.733     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.825     ; 3.990     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.845     ; 4.010     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.825     ; 3.990     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.385     ; 3.550     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.046     ; 4.191     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 4.403     ; 4.548     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 4.046     ; 4.191     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 4.048     ; 4.193     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 4.048     ; 4.193     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 4.582     ; 4.727     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.367     ; 4.512     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.367     ; 4.512     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.687     ; 4.832     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.598     ; 4.763     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.549     ; 4.714     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.911     ; 5.076     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.173     ; 5.338     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 4.505     ; 4.670     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 4.358     ; 4.503     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 4.582     ; 4.727     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 4.358     ; 4.503     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 73
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 15.015 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; D5M_PIXLCLK                               ; 2.658  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 5.377  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 14.085 ; 0.000         ;
; CLOCK2_50                                 ; 17.221 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 17.720 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                 ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; D5M_PIXLCLK                               ; 0.070 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.137 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.179 ; 0.000         ;
; CLOCK2_50                                 ; 0.181 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.182 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; D5M_PIXLCLK                               ; 3.298  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 6.290  ; 0.000         ;
; CLOCK2_50                                 ; 16.285 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 16.299 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 37.794 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CLOCK2_50                                 ; 1.224 ; 0.000         ;
; D5M_PIXLCLK                               ; 1.336 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 1.432 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 2.707 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 2.707 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; D5M_PIXLCLK                               ; 4.077  ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; 4.758  ; 0.000         ;
; CLOCK2_50                                 ; 9.271  ; 0.000         ;
; CLOCK_50                                  ; 9.400  ; 0.000         ;
; CLOCK3_50                                 ; 16.000 ; 0.000         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; 19.760 ; 0.000         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 19.779 ; 0.000         ;
+-------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'D5M_PIXLCLK'                                                                                                                                                                                                                            ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.658 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.127     ; 2.222      ;
; 2.722 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.127     ; 2.158      ;
; 2.726 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.127     ; 2.154      ;
; 2.741 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.365     ; 1.901      ;
; 2.790 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.127     ; 2.090      ;
; 2.794 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.127     ; 2.086      ;
; 2.805 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.365     ; 1.837      ;
; 2.809 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.365     ; 1.833      ;
; 2.858 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.127     ; 2.022      ;
; 2.862 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.127     ; 2.018      ;
; 2.873 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.365     ; 1.769      ;
; 2.877 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.365     ; 1.765      ;
; 2.923 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.376     ; 1.708      ;
; 2.926 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.127     ; 1.954      ;
; 2.930 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.127     ; 1.950      ;
; 2.941 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.365     ; 1.701      ;
; 2.945 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.365     ; 1.697      ;
; 2.947 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.626     ; 1.456      ;
; 2.948 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.624     ; 1.457      ;
; 2.949 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.623     ; 1.457      ;
; 2.950 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.642     ; 1.383      ;
; 2.950 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.642     ; 1.383      ;
; 2.950 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.642     ; 1.383      ;
; 2.950 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.642     ; 1.383      ;
; 2.965 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.605     ; 1.459      ;
; 2.966 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.603     ; 1.460      ;
; 2.967 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.602     ; 1.460      ;
; 2.968 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.621     ; 1.386      ;
; 2.968 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.621     ; 1.386      ;
; 2.968 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.621     ; 1.386      ;
; 2.968 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.621     ; 1.386      ;
; 2.983 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.804     ; 1.242      ;
; 2.984 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.802     ; 1.243      ;
; 2.985 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.801     ; 1.243      ;
; 2.986 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.820     ; 1.169      ;
; 2.986 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.820     ; 1.169      ;
; 2.986 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.820     ; 1.169      ;
; 2.986 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.820     ; 1.169      ;
; 2.990 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.627     ; 1.412      ;
; 2.991 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.625     ; 1.413      ;
; 2.992 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.624     ; 1.413      ;
; 2.993 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.643     ; 1.339      ;
; 2.993 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.643     ; 1.339      ;
; 2.993 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.643     ; 1.339      ;
; 2.993 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.643     ; 1.339      ;
; 2.994 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.127     ; 1.886      ;
; 3.009 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.365     ; 1.633      ;
; 3.013 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.365     ; 1.629      ;
; 3.014 ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.377     ; 1.616      ;
; 3.027 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.542     ; 1.460      ;
; 3.028 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.540     ; 1.461      ;
; 3.029 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.539     ; 1.461      ;
; 3.030 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.558     ; 1.387      ;
; 3.030 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.558     ; 1.387      ;
; 3.030 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.558     ; 1.387      ;
; 3.030 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.558     ; 1.387      ;
; 3.031 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.626     ; 1.372      ;
; 3.032 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.624     ; 1.373      ;
; 3.033 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.623     ; 1.373      ;
; 3.034 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[6]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.642     ; 1.299      ;
; 3.034 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[7]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.642     ; 1.299      ;
; 3.034 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[18]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.642     ; 1.299      ;
; 3.034 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[19]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.642     ; 1.299      ;
; 3.049 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.605     ; 1.375      ;
; 3.050 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~portb_address_reg0 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.603     ; 1.376      ;
; 3.051 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a10~porta_datain_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.602     ; 1.376      ;
; 3.052 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[10]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.621     ; 1.302      ;
; 3.052 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[11]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.621     ; 1.302      ;
; 3.052 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[22]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.621     ; 1.302      ;
; 3.052 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[23]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.621     ; 1.302      ;
; 3.067 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.804     ; 1.158      ;
; 3.068 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.802     ; 1.159      ;
; 3.069 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a2~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.801     ; 1.159      ;
; 3.070 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[2]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.820     ; 1.085      ;
; 3.070 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[3]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.820     ; 1.085      ;
; 3.070 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[14]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.820     ; 1.085      ;
; 3.070 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[15]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.820     ; 1.085      ;
; 3.074 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.627     ; 1.328      ;
; 3.075 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.625     ; 1.329      ;
; 3.076 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a0~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.624     ; 1.329      ;
; 3.077 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[0]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.643     ; 1.255      ;
; 3.077 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[1]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.643     ; 1.255      ;
; 3.077 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[12]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.643     ; 1.255      ;
; 3.077 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[13]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.643     ; 1.255      ;
; 3.087 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.365     ; 1.555      ;
; 3.100 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.679     ; 1.250      ;
; 3.101 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.677     ; 1.251      ;
; 3.102 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a8~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.676     ; 1.251      ;
; 3.103 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[8]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.695     ; 1.177      ;
; 3.103 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[9]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.695     ; 1.177      ;
; 3.103 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[20]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.695     ; 1.177      ;
; 3.103 ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[21]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.695     ; 1.177      ;
; 3.111 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.542     ; 1.376      ;
; 3.112 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~portb_address_reg0  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.540     ; 1.377      ;
; 3.113 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a4~porta_datain_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.539     ; 1.377      ;
; 3.114 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[4]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.558     ; 1.303      ;
; 3.114 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[5]                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.558     ; 1.303      ;
; 3.114 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[16]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.558     ; 1.303      ;
; 3.114 ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|q_b[17]                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.558     ; 1.303      ;
; 3.138 ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 5.000        ; -0.583     ; 1.286      ;
+-------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 5.377 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.804     ; 2.756      ;
; 5.377 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.804     ; 2.756      ;
; 5.413 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.792     ; 2.732      ;
; 5.414 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.799     ; 2.724      ;
; 5.414 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.799     ; 2.724      ;
; 5.414 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.799     ; 2.724      ;
; 5.414 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.799     ; 2.724      ;
; 5.414 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.799     ; 2.724      ;
; 5.445 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.793     ; 2.699      ;
; 5.445 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.793     ; 2.699      ;
; 5.445 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.793     ; 2.699      ;
; 5.445 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.793     ; 2.699      ;
; 5.445 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.793     ; 2.699      ;
; 5.530 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[6] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.794     ; 2.613      ;
; 5.538 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.788     ; 2.611      ;
; 5.538 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.788     ; 2.611      ;
; 5.538 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.788     ; 2.611      ;
; 5.564 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.788     ; 2.585      ;
; 5.564 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.788     ; 2.585      ;
; 5.564 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.788     ; 2.585      ;
; 5.599 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.788     ; 2.550      ;
; 5.599 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.788     ; 2.550      ;
; 5.599 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.788     ; 2.550      ;
; 5.599 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.788     ; 2.550      ;
; 5.599 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.788     ; 2.550      ;
; 5.599 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.788     ; 2.550      ;
; 6.001 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.917      ;
; 6.017 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.901      ;
; 6.023 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.895      ;
; 6.028 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.890      ;
; 6.031 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.887      ;
; 6.032 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.886      ;
; 6.040 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.074     ; 3.873      ;
; 6.044 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.874      ;
; 6.047 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.871      ;
; 6.048 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.870      ;
; 6.050 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.083     ; 3.854      ;
; 6.050 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.083     ; 3.854      ;
; 6.050 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.868      ;
; 6.053 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.865      ;
; 6.054 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.864      ;
; 6.056 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.074     ; 3.857      ;
; 6.057 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.861      ;
; 6.062 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.074     ; 3.851      ;
; 6.067 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.851      ;
; 6.067 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.083     ; 3.837      ;
; 6.067 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.083     ; 3.837      ;
; 6.079 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.839      ;
; 6.084 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.834      ;
; 6.086 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.071     ; 3.830      ;
; 6.087 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.822      ;
; 6.087 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.822      ;
; 6.087 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.822      ;
; 6.087 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.822      ;
; 6.087 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.822      ;
; 6.087 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.053     ; 3.847      ;
; 6.087 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.831      ;
; 6.088 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.830      ;
; 6.089 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.829      ;
; 6.092 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.826      ;
; 6.094 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.824      ;
; 6.096 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.074     ; 3.817      ;
; 6.097 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.821      ;
; 6.098 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.820      ;
; 6.099 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.819      ;
; 6.100 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.818      ;
; 6.103 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 3.804      ;
; 6.103 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[5]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.071     ; 3.813      ;
; 6.104 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 3.803      ;
; 6.104 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[11]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.083     ; 3.800      ;
; 6.104 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[16]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.083     ; 3.800      ;
; 6.104 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[22]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.805      ;
; 6.104 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[15]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.805      ;
; 6.104 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.805      ;
; 6.104 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.805      ;
; 6.104 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.078     ; 3.805      ;
; 6.106 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 3.801      ;
; 6.106 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.812      ;
; 6.106 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.074     ; 3.807      ;
; 6.109 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.809      ;
; 6.110 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.808      ;
; 6.114 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.053     ; 3.820      ;
; 6.116 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.802      ;
; 6.116 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.802      ;
; 6.117 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.053     ; 3.817      ;
; 6.118 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.072     ; 3.797      ;
; 6.118 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[4]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.072     ; 3.797      ;
; 6.118 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.072     ; 3.797      ;
; 6.118 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[6]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.072     ; 3.797      ;
; 6.118 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.072     ; 3.797      ;
; 6.118 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; Sdram_Control:u7|mADDR[10]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.074     ; 3.795      ;
; 6.118 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.053     ; 3.816      ;
; 6.119 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[18]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.799      ;
; 6.119 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.799      ;
; 6.119 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 3.788      ;
; 6.120 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.798      ;
; 6.120 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 3.787      ;
; 6.122 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.796      ;
; 6.122 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.069     ; 3.796      ;
; 6.122 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -0.080     ; 3.785      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                     ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 14.085 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.758      ;
; 14.093 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.164     ; 5.730      ;
; 14.195 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.150     ; 5.642      ;
; 14.213 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.630      ;
; 14.220 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.611      ;
; 14.234 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.609      ;
; 14.235 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.152     ; 5.600      ;
; 14.238 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.164     ; 5.585      ;
; 14.241 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.602      ;
; 14.243 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.600      ;
; 14.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.583      ;
; 14.249 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.164     ; 5.574      ;
; 14.250 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.581      ;
; 14.261 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.582      ;
; 14.269 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.164     ; 5.554      ;
; 14.285 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.150     ; 5.552      ;
; 14.293 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.538      ;
; 14.297 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.534      ;
; 14.306 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.525      ;
; 14.337 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.494      ;
; 14.351 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.150     ; 5.486      ;
; 14.357 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.149     ; 5.481      ;
; 14.360 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.150     ; 5.477      ;
; 14.369 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.474      ;
; 14.371 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.150     ; 5.466      ;
; 14.376 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.455      ;
; 14.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.461      ;
; 14.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.444      ;
; 14.389 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.454      ;
; 14.390 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.453      ;
; 14.391 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.152     ; 5.444      ;
; 14.394 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.164     ; 5.429      ;
; 14.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.435      ;
; 14.399 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.444      ;
; 14.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.427      ;
; 14.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.439      ;
; 14.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_B[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.164     ; 5.418      ;
; 14.406 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.425      ;
; 14.410 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.433      ;
; 14.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.152     ; 5.424      ;
; 14.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.164     ; 5.411      ;
; 14.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.164     ; 5.409      ;
; 14.419 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.424      ;
; 14.424 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.407      ;
; 14.426 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.405      ;
; 14.437 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.153     ; 5.397      ;
; 14.439 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.404      ;
; 14.441 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.150     ; 5.396      ;
; 14.442 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.401      ;
; 14.445 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.173     ; 5.369      ;
; 14.447 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.164     ; 5.376      ;
; 14.449 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.382      ;
; 14.450 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.164     ; 5.373      ;
; 14.453 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.378      ;
; 14.460 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.153     ; 5.374      ;
; 14.461 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.150     ; 5.376      ;
; 14.462 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.369      ;
; 14.468 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.173     ; 5.346      ;
; 14.469 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.362      ;
; 14.473 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.358      ;
; 14.482 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.349      ;
; 14.490 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.353      ;
; 14.493 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.338      ;
; 14.498 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.164     ; 5.325      ;
; 14.506 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.161     ; 5.320      ;
; 14.513 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.318      ;
; 14.513 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.149     ; 5.325      ;
; 14.514 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.150     ; 5.323      ;
; 14.516 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.150     ; 5.321      ;
; 14.518 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.153     ; 5.316      ;
; 14.526 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.173     ; 5.288      ;
; 14.532 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.311      ;
; 14.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.149     ; 5.305      ;
; 14.536 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.150     ; 5.301      ;
; 14.538 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.305      ;
; 14.539 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.292      ;
; 14.543 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.288      ;
; 14.547 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.159     ; 5.281      ;
; 14.549 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.150     ; 5.288      ;
; 14.552 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.150     ; 5.285      ;
; 14.553 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.290      ;
; 14.554 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.289      ;
; 14.554 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.152     ; 5.281      ;
; 14.557 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.164     ; 5.266      ;
; 14.558 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.285      ;
; 14.561 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_B[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.164     ; 5.262      ;
; 14.562 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.161     ; 5.264      ;
; 14.562 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.164     ; 5.261      ;
; 14.562 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.281      ;
; 14.563 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.268      ;
; 14.565 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_B[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.153     ; 5.269      ;
; 14.567 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.276      ;
; 14.567 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_G[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.264      ;
; 14.569 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_G[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.262      ;
; 14.570 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.159     ; 5.258      ;
; 14.570 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.144     ; 5.273      ;
; 14.572 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.165     ; 5.250      ;
; 14.574 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.257      ;
; 14.577 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.156     ; 5.254      ;
; 14.581 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_B[9] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -0.164     ; 5.242      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.221 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.725      ;
; 17.250 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.696      ;
; 17.252 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.694      ;
; 17.271 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.675      ;
; 17.281 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.665      ;
; 17.300 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.649      ;
; 17.300 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.649      ;
; 17.300 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.646      ;
; 17.303 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.646      ;
; 17.303 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.646      ;
; 17.307 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.643      ;
; 17.307 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.643      ;
; 17.307 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.643      ;
; 17.307 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.643      ;
; 17.307 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.643      ;
; 17.307 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.643      ;
; 17.307 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.643      ;
; 17.307 ; I2C_CCD_Config:u8|combo_cnt[15]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.643      ;
; 17.310 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.640      ;
; 17.310 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.640      ;
; 17.310 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.640      ;
; 17.310 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.640      ;
; 17.310 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.640      ;
; 17.310 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.640      ;
; 17.310 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.640      ;
; 17.310 ; I2C_CCD_Config:u8|combo_cnt[13]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.640      ;
; 17.339 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.607      ;
; 17.344 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.603      ;
; 17.344 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.603      ;
; 17.351 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.597      ;
; 17.351 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.597      ;
; 17.351 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.597      ;
; 17.351 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.597      ;
; 17.351 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.597      ;
; 17.351 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.597      ;
; 17.351 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.597      ;
; 17.351 ; I2C_CCD_Config:u8|combo_cnt[6]        ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.597      ;
; 17.355 ; I2C_CCD_Config:u8|senosr_exposure[4]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.593      ;
; 17.359 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.005      ; 2.633      ;
; 17.362 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.584      ;
; 17.363 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.583      ;
; 17.365 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.584      ;
; 17.365 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.584      ;
; 17.365 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.005      ; 2.627      ;
; 17.370 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.576      ;
; 17.372 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.578      ;
; 17.372 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.578      ;
; 17.372 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.578      ;
; 17.372 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.578      ;
; 17.372 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.578      ;
; 17.372 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.578      ;
; 17.372 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.578      ;
; 17.372 ; I2C_CCD_Config:u8|combo_cnt[14]       ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.578      ;
; 17.373 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.573      ;
; 17.378 ; I2C_CCD_Config:u8|senosr_exposure[11] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.568      ;
; 17.378 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.568      ;
; 17.387 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.559      ;
; 17.388 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.557      ;
; 17.388 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.557      ;
; 17.388 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.557      ;
; 17.388 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.557      ;
; 17.388 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.557      ;
; 17.388 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.557      ;
; 17.388 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.557      ;
; 17.388 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.557      ;
; 17.388 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.557      ;
; 17.388 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.557      ;
; 17.388 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.557      ;
; 17.388 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.557      ;
; 17.388 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.557      ;
; 17.388 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.557      ;
; 17.388 ; Reset_Delay:u2|Cont[5]                ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.557      ;
; 17.389 ; I2C_CCD_Config:u8|senosr_exposure[6]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.557      ;
; 17.390 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.556      ;
; 17.393 ; I2C_CCD_Config:u8|senosr_exposure[3]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.553      ;
; 17.394 ; I2C_CCD_Config:u8|senosr_exposure[7]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.552      ;
; 17.396 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|oRST_2                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.550      ;
; 17.399 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.547      ;
; 17.400 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.545      ;
; 17.400 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.545      ;
; 17.400 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.545      ;
; 17.400 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.545      ;
; 17.400 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.545      ;
; 17.400 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.545      ;
; 17.400 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[7]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.545      ;
; 17.400 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[8]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.545      ;
; 17.400 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[9]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.545      ;
; 17.400 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[10]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.545      ;
; 17.400 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[11]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.545      ;
; 17.400 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[12]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.545      ;
; 17.400 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[13]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.545      ;
; 17.400 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[14]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.545      ;
; 17.400 ; Reset_Delay:u2|Cont[3]                ; Reset_Delay:u2|Cont[15]               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.545      ;
; 17.405 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|oRST_0                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.541      ;
; 17.406 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[1]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.539      ;
; 17.406 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[2]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.539      ;
; 17.406 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[3]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.539      ;
; 17.406 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[4]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.539      ;
; 17.406 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[5]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.539      ;
; 17.406 ; Reset_Delay:u2|Cont[1]                ; Reset_Delay:u2|Cont[6]                ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.539      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                ; Launch Clock                              ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+
; 17.720 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.258     ; 1.869      ;
; 17.826 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.258     ; 1.763      ;
; 17.827 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.258     ; 1.762      ;
; 17.829 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.258     ; 1.760      ;
; 17.830 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.258     ; 1.759      ;
; 17.837 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.258     ; 1.752      ;
; 17.837 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.258     ; 1.752      ;
; 17.839 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.258     ; 1.750      ;
; 18.160 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.221     ; 1.466      ;
; 18.200 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.221     ; 1.426      ;
; 19.063 ; sram_controller:sram_controller1|writedata_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.254     ; 0.530      ;
; 19.147 ; sram_controller:sram_controller1|writedata_r[6]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.254     ; 0.446      ;
; 19.216 ; sram_controller:sram_controller1|writedata_r[7]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.254     ; 0.377      ;
; 19.219 ; sram_controller:sram_controller1|writedata_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.254     ; 0.374      ;
; 19.219 ; sram_controller:sram_controller1|writedata_r[5]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.254     ; 0.374      ;
; 19.220 ; sram_controller:sram_controller1|writedata_r[3]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.254     ; 0.373      ;
; 19.221 ; sram_controller:sram_controller1|writedata_r[2]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.254     ; 0.372      ;
; 19.221 ; sram_controller:sram_controller1|writedata_r[4]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.254     ; 0.372      ;
; 36.788 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.134      ;
; 36.788 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.134      ;
; 36.788 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.134      ;
; 36.788 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.134      ;
; 36.788 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.134      ;
; 36.788 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.134      ;
; 36.806 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.116      ;
; 36.806 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.116      ;
; 36.806 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.116      ;
; 36.806 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.116      ;
; 36.806 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.116      ;
; 36.806 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.116      ;
; 36.907 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.015      ;
; 36.907 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.015      ;
; 36.907 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.015      ;
; 36.907 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.015      ;
; 36.907 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.015      ;
; 36.907 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 3.015      ;
; 37.062 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.860      ;
; 37.062 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.860      ;
; 37.062 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.860      ;
; 37.062 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.860      ;
; 37.062 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.860      ;
; 37.062 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.065     ; 2.860      ;
; 37.143 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.777      ;
; 37.143 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.777      ;
; 37.143 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.777      ;
; 37.143 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.777      ;
; 37.143 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.777      ;
; 37.143 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                          ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.777      ;
; 37.262 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.658      ;
; 37.262 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.658      ;
; 37.262 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.658      ;
; 37.262 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.658      ;
; 37.262 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.658      ;
; 37.262 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                               ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 2.658      ;
; 37.333 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.586      ;
; 37.333 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.586      ;
; 37.333 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.586      ;
; 37.333 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.586      ;
; 37.333 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.586      ;
; 37.333 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.586      ;
; 37.333 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.586      ;
; 37.333 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.586      ;
; 37.351 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.568      ;
; 37.351 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.568      ;
; 37.351 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.568      ;
; 37.351 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.568      ;
; 37.351 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.568      ;
; 37.351 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.568      ;
; 37.351 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.568      ;
; 37.351 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.568      ;
; 37.452 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.467      ;
; 37.452 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.467      ;
; 37.452 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.467      ;
; 37.452 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.467      ;
; 37.452 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.467      ;
; 37.452 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.467      ;
; 37.452 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.467      ;
; 37.452 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.467      ;
; 37.552 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.367      ;
; 37.552 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.367      ;
; 37.552 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.367      ;
; 37.552 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.367      ;
; 37.552 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.367      ;
; 37.552 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.367      ;
; 37.552 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.367      ;
; 37.552 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]  ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]      ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 2.367      ;
; 37.615 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.029     ; 2.343      ;
; 37.615 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.029     ; 2.343      ;
; 37.615 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.029     ; 2.343      ;
; 37.615 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.029     ; 2.343      ;
; 37.615 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.029     ; 2.343      ;
; 37.615 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.029     ; 2.343      ;
; 37.615 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.029     ; 2.343      ;
; 37.615 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.029     ; 2.343      ;
; 37.615 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.029     ; 2.343      ;
; 37.633 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.029     ; 2.325      ;
; 37.633 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.029     ; 2.325      ;
; 37.633 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.029     ; 2.325      ;
; 37.633 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.029     ; 2.325      ;
; 37.633 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]    ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]              ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.029     ; 2.325      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+-------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.070 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.260      ; 0.434      ;
; 0.074 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.260      ; 0.438      ;
; 0.074 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.282      ; 0.460      ;
; 0.083 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.260      ; 0.447      ;
; 0.094 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.260      ; 0.458      ;
; 0.100 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.260      ; 0.464      ;
; 0.113 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.302      ; 0.499      ;
; 0.114 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.302      ; 0.500      ;
; 0.115 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.302      ; 0.501      ;
; 0.119 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.200      ; 0.403      ;
; 0.124 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.302      ; 0.510      ;
; 0.151 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.326      ; 0.581      ;
; 0.166 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.335      ; 0.605      ;
; 0.182 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.325      ; 0.611      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.302      ; 0.569      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 0.395      ;
; 0.185 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 0.397      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.219      ; 0.491      ;
; 0.191 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.126      ; 0.401      ;
; 0.191 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.188      ; 0.483      ;
; 0.192 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 0.404      ;
; 0.195 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.126      ; 0.405      ;
; 0.197 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.327      ;
; 0.198 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.204      ; 0.486      ;
; 0.199 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.203 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 0.499      ;
; 0.203 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 0.415      ;
; 0.204 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.188      ; 0.496      ;
; 0.204 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.027      ; 0.315      ;
; 0.205 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.314      ;
; 0.206 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.315      ;
; 0.206 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.315      ;
; 0.207 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.260      ; 0.571      ;
; 0.207 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.314      ;
; 0.208 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.314      ;
; 0.209 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.317      ;
; 0.210 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.286      ; 0.600      ;
; 0.210 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.021      ; 0.315      ;
; 0.212 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.026      ; 0.322      ;
; 0.212 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.105      ; 0.401      ;
; 0.216 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.126      ; 0.426      ;
; 0.216 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.325      ;
; 0.218 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.260      ; 0.582      ;
; 0.224 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.332      ;
; 0.227 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.126      ; 0.437      ;
; 0.227 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.014      ; 0.325      ;
; 0.228 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.126      ; 0.438      ;
; 0.231 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.340      ;
; 0.232 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.126      ; 0.442      ;
; 0.242 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.126      ; 0.452      ;
; 0.255 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.188      ; 0.547      ;
; 0.256 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.386      ;
; 0.258 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.056      ; 0.398      ;
; 0.260 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.156      ; 0.500      ;
; 0.261 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 0.473      ;
; 0.264 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.188      ; 0.556      ;
; 0.265 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.395      ;
; 0.265 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.373      ;
; 0.267 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.188      ; 0.559      ;
; 0.273 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 0.485      ;
; 0.277 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.128      ; 0.489      ;
; 0.277 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.386      ;
; 0.278 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.387      ;
; 0.278 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.387      ;
; 0.279 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.136      ; 0.499      ;
; 0.279 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.388      ;
; 0.280 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.389      ;
; 0.280 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.386      ;
; 0.281 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.389      ;
; 0.281 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.388      ;
; 0.282 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.389      ;
; 0.282 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.388      ;
; 0.283 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.389      ;
; 0.284 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.021      ; 0.389      ;
; 0.286 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.036      ; 0.406      ;
; 0.304 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.260      ; 0.668      ;
; 0.309 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.417      ;
; 0.311 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; -0.004     ; 0.391      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.137 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.236      ; 0.477      ;
; 0.144 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.236      ; 0.484      ;
; 0.147 ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.241      ; 0.492      ;
; 0.148 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.237      ; 0.489      ;
; 0.156 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.236      ; 0.496      ;
; 0.158 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.228      ; 0.470      ;
; 0.158 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.236      ; 0.498      ;
; 0.161 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.237      ; 0.502      ;
; 0.162 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.236      ; 0.502      ;
; 0.163 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.228      ; 0.475      ;
; 0.163 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.236      ; 0.503      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|mADDR[18]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|control_interface:u_control_interface|REFRESH                                                                                                                        ; Sdram_Control:u7|command:u_command|do_refresh                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|mADDR[20]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|mADDR[13]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.197 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.196      ; 0.497      ;
; 0.199 ; Sdram_Control:u7|mDATAOUT[26]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.240      ; 0.543      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_done                                                                                                                                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.204 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.196      ; 0.504      ;
; 0.204 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; Sdram_Control:u7|mDATAOUT[27]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.240      ; 0.548      ;
; 0.207 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.331      ;
; 0.208 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.196      ; 0.508      ;
; 0.208 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.332      ;
; 0.209 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.333      ;
; 0.211 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.039      ; 0.334      ;
; 0.213 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.182      ; 0.499      ;
; 0.213 ; Sdram_Control:u7|mDATAOUT[28]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.237      ; 0.554      ;
; 0.215 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.182      ; 0.501      ;
; 0.217 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.341      ;
; 0.218 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.040      ; 0.342      ;
; 0.222 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; 0.041      ; 0.347      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.179 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; sram_controller:sram_controller1|cnt_r                                                                                                                                               ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; sram_controller:sram_controller1|state_r.OUTPUT_IMAGE                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL2                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; VGA_Controller:u1|cnt_r                                                                                                                                                              ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.318      ;
; 0.191 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.315      ;
; 0.196 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.325      ;
; 0.202 ; VGA_Controller:u1|cnt_fore_r[7]                                                                                                                                                      ; VGA_Controller:u1|cnt_fore_r[7]                                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.329      ;
; 0.204 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.328      ;
; 0.206 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.180      ; 0.490      ;
; 0.207 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.331      ;
; 0.210 ; sram_controller:sram_controller1|state_r.DISPLAY                                                                                                                                     ; sram_controller:sram_controller1|state_r.IDLE                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.337      ;
; 0.214 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.180      ; 0.498      ;
; 0.214 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.338      ;
; 0.217 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.179      ; 0.500      ;
; 0.221 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.180      ; 0.505      ;
; 0.222 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.180      ; 0.506      ;
; 0.224 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.179      ; 0.507      ;
; 0.225 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.179      ; 0.508      ;
; 0.230 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.180      ; 0.514      ;
; 0.233 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.179      ; 0.516      ;
; 0.234 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.179      ; 0.517      ;
; 0.247 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.372      ;
; 0.250 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.374      ;
; 0.255 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.048      ; 0.387      ;
; 0.256 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.384      ;
; 0.262 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.386      ;
; 0.263 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.388      ;
; 0.264 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.393      ;
; 0.266 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.390      ;
; 0.270 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.395      ;
; 0.271 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.395      ;
; 0.286 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.410      ;
; 0.291 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.415      ;
; 0.291 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.180      ; 0.576      ;
; 0.294 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.422      ;
; 0.296 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.427      ;
; 0.298 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.427      ;
; 0.299 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.428      ;
; 0.300 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.429      ;
; 0.301 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.429      ;
; 0.301 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.429      ;
; 0.302 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.430      ;
; 0.302 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.430      ;
; 0.302 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.431      ;
; 0.303 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.431      ;
; 0.303 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.432      ;
; 0.304 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.432      ;
; 0.304 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.433      ;
; 0.305 ; VGA_Controller:u1|cnt_fore_r[6]                                                                                                                                                      ; VGA_Controller:u1|cnt_fore_r[6]                                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.432      ;
; 0.305 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.434      ;
; 0.306 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.435      ;
; 0.307 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; VGA_Controller:u1|cnt_fore_r[1]                                                                                                                                                      ; VGA_Controller:u1|cnt_fore_r[1]                                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.434      ;
; 0.310 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.040      ; 0.434      ;
; 0.311 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.045      ; 0.440      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.437      ;
; 0.312 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.044      ; 0.440      ;
; 0.314 ; VGA_Controller:u1|cnt_fore_r[0]                                                                                                                                                      ; VGA_Controller:u1|cnt_fore_r[0]                                                                                                                                                      ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.441      ;
; 0.315 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.440      ;
; 0.315 ; sram_controller:sram_controller1|state_r.WAIT_SIGNAL1                                                                                                                                ; sram_controller:sram_controller1|state_r.STORE_STAGE1                                                                                                                                ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.043      ; 0.442      ;
; 0.316 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; 0.041      ; 0.441      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.200 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.261 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.386      ;
; 0.288 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.414      ;
; 0.291 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.298 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.427      ;
; 0.305 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.431      ;
; 0.310 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.437      ;
; 0.358 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.483      ;
; 0.363 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.488      ;
; 0.388 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.515      ;
; 0.395 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.522      ;
; 0.395 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.522      ;
; 0.437 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.563      ;
; 0.441 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.566      ;
; 0.441 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.566      ;
; 0.441 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.566      ;
; 0.441 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.565      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.567      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.567      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.567      ;
; 0.443 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.568      ;
; 0.443 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.568      ;
; 0.443 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.568      ;
; 0.443 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.568      ;
; 0.444 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.569      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.193 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.200 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.202 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.252 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 0.381      ;
; 0.253 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.378      ;
; 0.253 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.378      ;
; 0.254 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.379      ;
; 0.254 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.379      ;
; 0.255 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.382      ;
; 0.255 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.389      ;
; 0.256 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.383      ;
; 0.256 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.390      ;
; 0.256 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.390      ;
; 0.257 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.382      ;
; 0.258 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                     ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.261 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.386      ;
; 0.264 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.268 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.268 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.394      ;
; 0.269 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.394      ;
; 0.270 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.397      ;
; 0.271 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.395      ;
; 0.272 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.398      ;
; 0.273 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 0.407      ;
; 0.275 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.399      ;
; 0.277 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.403      ;
; 0.277 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.403      ;
; 0.277 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[2]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.403      ;
; 0.277 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.401      ;
; 0.277 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.401      ;
; 0.291 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.421      ;
; 0.300 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.306 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.307 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.432      ;
; 0.310 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.436      ;
; 0.316 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.442      ;
; 0.317 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.441      ;
; 0.318 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.443      ;
; 0.318 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.443      ;
; 0.318 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.442      ;
; 0.321 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.446      ;
; 0.327 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.452      ;
; 0.329 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.454      ;
; 0.329 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.454      ;
; 0.329 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.454      ;
; 0.330 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.455      ;
; 0.330 ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.456      ;
; 0.332 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.457      ;
; 0.333 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.264      ; 0.681      ;
; 0.337 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.461      ;
; 0.340 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.466      ;
; 0.340 ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.465      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'D5M_PIXLCLK'                                                                                                                                                                                                                              ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.115      ; 1.794      ;
; 3.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.115      ; 1.794      ;
; 3.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.115      ; 1.794      ;
; 3.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.115      ; 1.794      ;
; 3.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.115      ; 1.794      ;
; 3.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.115      ; 1.794      ;
; 3.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.115      ; 1.794      ;
; 3.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.115      ; 1.794      ;
; 3.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.115      ; 1.794      ;
; 3.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.115      ; 1.794      ;
; 3.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.115      ; 1.794      ;
; 3.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.115      ; 1.794      ;
; 3.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.115      ; 1.794      ;
; 3.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.115      ; 1.794      ;
; 3.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.115      ; 1.794      ;
; 3.298 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.115      ; 1.794      ;
; 3.554 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.334      ; 1.757      ;
; 3.554 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.334      ; 1.757      ;
; 3.554 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.334      ; 1.757      ;
; 3.554 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.334      ; 1.757      ;
; 3.554 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.334      ; 1.757      ;
; 3.554 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.334      ; 1.757      ;
; 3.554 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.334      ; 1.757      ;
; 3.554 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.334      ; 1.757      ;
; 3.554 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.334      ; 1.757      ;
; 3.598 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.414      ; 1.793      ;
; 3.598 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.414      ; 1.793      ;
; 3.598 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.414      ; 1.793      ;
; 3.598 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                            ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.414      ; 1.793      ;
; 3.598 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.414      ; 1.793      ;
; 3.859 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.676      ; 1.794      ;
; 3.859 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.676      ; 1.794      ;
; 3.922 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.738      ; 1.793      ;
; 3.922 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.738      ; 1.793      ;
; 3.922 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.738      ; 1.793      ;
; 3.922 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.738      ; 1.793      ;
; 3.922 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.738      ; 1.793      ;
; 3.922 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.738      ; 1.793      ;
; 3.922 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                        ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.738      ; 1.793      ;
; 3.939 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.755      ; 1.793      ;
; 3.939 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 5.000        ; 0.755      ; 1.793      ;
; 7.491 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.274     ; 2.212      ;
; 7.491 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.274     ; 2.212      ;
; 7.491 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.274     ; 2.212      ;
; 7.491 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.274     ; 2.212      ;
; 7.719 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                                    ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.028      ; 2.286      ;
; 7.789 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.018     ; 2.170      ;
; 7.789 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.018     ; 2.170      ;
; 7.789 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.018     ; 2.170      ;
; 7.789 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[11]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.018     ; 2.170      ;
; 7.789 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[11]                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.018     ; 2.170      ;
; 7.789 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.018     ; 2.170      ;
; 7.789 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.018     ; 2.170      ;
; 7.797 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.208     ; 1.972      ;
; 7.797 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.208     ; 1.972      ;
; 7.797 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.208     ; 1.972      ;
; 7.804 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.209     ; 1.964      ;
; 7.830 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.036      ; 2.183      ;
; 7.830 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.036      ; 2.183      ;
; 7.830 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.036      ; 2.183      ;
; 7.830 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.036      ; 2.183      ;
; 7.830 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.036      ; 2.183      ;
; 7.830 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.036      ; 2.183      ;
; 7.830 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.036      ; 2.183      ;
; 7.830 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.036      ; 2.183      ;
; 7.830 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.036      ; 2.183      ;
; 7.834 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.020     ; 2.123      ;
; 7.834 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.020     ; 2.123      ;
; 7.834 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.020     ; 2.123      ;
; 7.834 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.020     ; 2.123      ;
; 7.834 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.020     ; 2.123      ;
; 7.834 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.020     ; 2.123      ;
; 7.834 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.020     ; 2.123      ;
; 7.834 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.020     ; 2.123      ;
; 7.873 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.032      ; 2.136      ;
; 7.873 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.032      ; 2.136      ;
; 7.873 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.032      ; 2.136      ;
; 7.873 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.032      ; 2.136      ;
; 7.873 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.032      ; 2.136      ;
; 7.873 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.032      ; 2.136      ;
; 7.873 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.032      ; 2.136      ;
; 7.873 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.032      ; 2.136      ;
; 7.873 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.032      ; 2.136      ;
; 7.873 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.032      ; 2.136      ;
; 7.873 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.032      ; 2.136      ;
; 7.873 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.032      ; 2.136      ;
; 7.897 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.035      ; 2.115      ;
; 7.897 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.035      ; 2.115      ;
; 7.897 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.035      ; 2.115      ;
; 7.897 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.035      ; 2.115      ;
; 7.897 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.035      ; 2.115      ;
; 7.897 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.035      ; 2.115      ;
; 7.897 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.035      ; 2.115      ;
; 7.897 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.035      ; 2.115      ;
; 7.897 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.035      ; 2.115      ;
; 7.897 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; 0.035      ; 2.115      ;
; 7.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.298     ; 1.760      ;
; 7.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.298     ; 1.760      ;
; 7.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.298     ; 1.760      ;
; 7.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 10.000       ; -0.298     ; 1.760      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.290 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.980      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.298 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.971      ;
; 6.326 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.635     ; 1.998      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.636     ; 1.989      ;
; 6.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.776     ; 1.792      ;
; 6.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.776     ; 1.792      ;
; 6.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.776     ; 1.792      ;
; 6.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.776     ; 1.792      ;
; 6.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.776     ; 1.792      ;
; 6.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.776     ; 1.792      ;
; 6.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.776     ; 1.792      ;
; 6.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.776     ; 1.792      ;
; 6.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.776     ; 1.792      ;
; 6.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.776     ; 1.792      ;
; 6.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.776     ; 1.792      ;
; 6.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.776     ; 1.792      ;
; 6.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.776     ; 1.792      ;
; 6.369 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.776     ; 1.792      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.777     ; 1.790      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.777     ; 1.790      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.777     ; 1.790      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.777     ; 1.790      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.777     ; 1.790      ;
; 6.370 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.777     ; 1.790      ;
; 6.371 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.789     ; 1.777      ;
; 6.371 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.789     ; 1.777      ;
; 6.371 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.791     ; 1.775      ;
; 6.371 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.791     ; 1.775      ;
; 6.371 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.791     ; 1.775      ;
; 6.371 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.791     ; 1.775      ;
; 6.371 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.791     ; 1.775      ;
; 6.371 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.791     ; 1.775      ;
; 6.371 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.791     ; 1.775      ;
; 6.371 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.791     ; 1.775      ;
; 6.371 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.791     ; 1.775      ;
; 6.371 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.791     ; 1.775      ;
; 6.371 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.793     ; 1.773      ;
; 6.371 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 10.000       ; -1.793     ; 1.773      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.285 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.660      ;
; 16.285 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.660      ;
; 16.285 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.660      ;
; 16.285 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.660      ;
; 16.285 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.660      ;
; 16.285 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.660      ;
; 16.285 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.660      ;
; 16.285 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.660      ;
; 16.285 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.660      ;
; 16.285 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.660      ;
; 16.285 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.660      ;
; 16.285 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.660      ;
; 16.285 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.660      ;
; 16.285 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.660      ;
; 16.285 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.660      ;
; 16.285 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.660      ;
; 16.288 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.657      ;
; 16.288 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.657      ;
; 16.288 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.657      ;
; 16.288 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.657      ;
; 16.288 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.657      ;
; 16.288 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.657      ;
; 16.288 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.657      ;
; 16.288 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.657      ;
; 16.288 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.657      ;
; 16.288 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.657      ;
; 16.288 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.657      ;
; 16.288 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.657      ;
; 16.288 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.657      ;
; 16.288 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.657      ;
; 16.288 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.657      ;
; 16.288 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.657      ;
; 16.329 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.614      ;
; 16.329 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.614      ;
; 16.329 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.614      ;
; 16.329 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.614      ;
; 16.329 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.614      ;
; 16.329 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.614      ;
; 16.329 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.614      ;
; 16.329 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.614      ;
; 16.329 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.614      ;
; 16.329 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.614      ;
; 16.329 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.614      ;
; 16.329 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.614      ;
; 16.329 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.614      ;
; 16.329 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.614      ;
; 16.329 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.614      ;
; 16.329 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.614      ;
; 16.350 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.595      ;
; 16.350 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.595      ;
; 16.350 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.595      ;
; 16.350 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.595      ;
; 16.350 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.595      ;
; 16.350 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.595      ;
; 16.350 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.595      ;
; 16.350 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.595      ;
; 16.350 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.595      ;
; 16.350 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.595      ;
; 16.350 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.595      ;
; 16.350 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.595      ;
; 16.350 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.595      ;
; 16.350 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.595      ;
; 16.350 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.595      ;
; 16.350 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.595      ;
; 16.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.536      ;
; 16.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.536      ;
; 16.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.536      ;
; 16.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.536      ;
; 16.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.536      ;
; 16.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.536      ;
; 16.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.536      ;
; 16.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.536      ;
; 16.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.536      ;
; 16.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.536      ;
; 16.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.536      ;
; 16.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.536      ;
; 16.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.536      ;
; 16.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.536      ;
; 16.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.536      ;
; 16.407 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.536      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
; 16.411 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.044     ; 3.532      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 16.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.661     ; 1.945      ;
; 16.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.661     ; 1.945      ;
; 16.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.661     ; 1.945      ;
; 16.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.661     ; 1.945      ;
; 16.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.661     ; 1.945      ;
; 16.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.661     ; 1.945      ;
; 16.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.661     ; 1.945      ;
; 16.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.661     ; 1.945      ;
; 16.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.661     ; 1.945      ;
; 16.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.661     ; 1.945      ;
; 16.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.661     ; 1.945      ;
; 16.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.652     ; 1.953      ;
; 16.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.652     ; 1.953      ;
; 16.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.652     ; 1.953      ;
; 16.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.652     ; 1.953      ;
; 16.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.652     ; 1.953      ;
; 16.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.652     ; 1.953      ;
; 16.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.652     ; 1.953      ;
; 16.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.652     ; 1.953      ;
; 16.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.652     ; 1.953      ;
; 16.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.652     ; 1.953      ;
; 16.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.652     ; 1.953      ;
; 16.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.652     ; 1.953      ;
; 16.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.652     ; 1.953      ;
; 16.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.661     ; 1.963      ;
; 16.336 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.652     ; 1.971      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.793     ; 1.765      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.793     ; 1.765      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.793     ; 1.765      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.793     ; 1.765      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.794     ; 1.764      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.794     ; 1.764      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.793     ; 1.765      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.793     ; 1.765      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.794     ; 1.764      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.793     ; 1.765      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.801     ; 1.757      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.801     ; 1.757      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.802     ; 1.756      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.801     ; 1.757      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.801     ; 1.757      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.801     ; 1.757      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.801     ; 1.757      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.801     ; 1.757      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.801     ; 1.757      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.801     ; 1.757      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.801     ; 1.757      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.801     ; 1.757      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.801     ; 1.757      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.802     ; 1.756      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.802     ; 1.756      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.802     ; 1.756      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.802     ; 1.756      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.802     ; 1.756      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.802     ; 1.756      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.802     ; 1.756      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.802     ; 1.756      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.802     ; 1.756      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.802     ; 1.756      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.802     ; 1.756      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.802     ; 1.756      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.802     ; 1.756      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.802     ; 1.756      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.794     ; 1.764      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.794     ; 1.764      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.794     ; 1.764      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.794     ; 1.764      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.794     ; 1.764      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.794     ; 1.764      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.794     ; 1.764      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.794     ; 1.764      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.794     ; 1.764      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.794     ; 1.764      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.794     ; 1.764      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.794     ; 1.764      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.793     ; 1.765      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.793     ; 1.765      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.793     ; 1.765      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.793     ; 1.765      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.793     ; 1.765      ;
; 16.379 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.793     ; 1.765      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.811     ; 1.746      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.811     ; 1.746      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.811     ; 1.746      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.811     ; 1.746      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.811     ; 1.746      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.811     ; 1.746      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.819     ; 1.738      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.819     ; 1.738      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.819     ; 1.738      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.819     ; 1.738      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.819     ; 1.738      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.819     ; 1.738      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.791     ; 1.766      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.791     ; 1.766      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.791     ; 1.766      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.791     ; 1.766      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.791     ; 1.766      ;
; 16.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.811     ; 1.746      ;
; 16.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 20.000       ; -1.812     ; 1.744      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 37.794 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[5]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 2.102      ;
; 37.794 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[3]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 2.102      ;
; 37.794 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[2]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 2.102      ;
; 37.794 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[1]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 2.102      ;
; 37.794 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[0]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 2.102      ;
; 37.794 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[7]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.091     ; 2.102      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.910      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.910      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.910      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.910      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.910      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.910      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.910      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.910      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.910      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.909      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.909      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.909      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.909      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.909      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.909      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.909      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.909      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.070     ; 1.910      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 1.931      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 1.931      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 1.931      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 1.931      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 1.931      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 1.931      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 1.931      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 1.931      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 1.931      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.049     ; 1.931      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[6]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.909      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[7]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.909      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.909      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[1]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.909      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[2]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.909      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[3]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.909      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[4]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.909      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[5]                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.071     ; 1.909      ;
; 38.007 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.064     ; 1.916      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 1.922      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 1.911      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.907      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.066     ; 1.913      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 1.912      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.907      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.066     ; 1.913      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 1.911      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.907      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 1.912      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 1.912      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.066     ; 1.913      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.066     ; 1.913      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 1.912      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.066     ; 1.913      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 1.911      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 1.912      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 1.912      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 1.912      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 1.911      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 1.912      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 1.911      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 1.911      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 1.911      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 1.922      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 1.922      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 1.922      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 1.922      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.056     ; 1.923      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.057     ; 1.922      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.066     ; 1.913      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 1.912      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 1.912      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 1.912      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 1.912      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.067     ; 1.912      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.066     ; 1.913      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 1.911      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 1.911      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.068     ; 1.911      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 1.906      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 1.906      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 1.906      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 1.906      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 1.906      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 1.906      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 1.906      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 1.906      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.073     ; 1.906      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.907      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.907      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.907      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.907      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.907      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.907      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.907      ;
; 38.008 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 40.000       ; -0.072     ; 1.907      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.224 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.126      ; 1.434      ;
; 1.234 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.126      ; 1.444      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 1.627      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 1.627      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 1.627      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 1.627      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 1.627      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 1.627      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 1.627      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 1.627      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 1.627      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 1.627      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 1.627      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 1.627      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.027      ; 1.627      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.631      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.631      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.630      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.030      ; 1.630      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.631      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.631      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.631      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.631      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.631      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.031      ; 1.631      ;
; 1.516 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.029      ; 1.629      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.718      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.718      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.718      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.718      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.718      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.718      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.718      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.718      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.718      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.718      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.718      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.718      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.718      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.718      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.718      ;
; 1.595 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.718      ;
; 1.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.728      ;
; 1.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.728      ;
; 1.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.728      ;
; 1.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.728      ;
; 1.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.728      ;
; 1.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.728      ;
; 1.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.728      ;
; 1.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.728      ;
; 1.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.728      ;
; 1.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.728      ;
; 1.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.728      ;
; 1.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.728      ;
; 1.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.728      ;
; 1.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.728      ;
; 1.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.728      ;
; 1.605 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.728      ;
; 1.827 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.128      ; 2.039      ;
; 1.901 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.128      ; 2.113      ;
; 1.903 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.128      ; 2.115      ;
; 1.960 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.128      ; 2.172      ;
; 1.992 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.128      ; 2.204      ;
; 2.003 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.128      ; 2.215      ;
; 2.004 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.128      ; 2.216      ;
; 2.059 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.128      ; 2.271      ;
; 2.138 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.128      ; 2.350      ;
; 2.198 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.323      ;
; 2.198 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.323      ;
; 2.198 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.323      ;
; 2.198 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.323      ;
; 2.198 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.323      ;
; 2.198 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.323      ;
; 2.198 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.323      ;
; 2.198 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.323      ;
; 2.198 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.323      ;
; 2.198 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.323      ;
; 2.198 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.323      ;
; 2.198 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.323      ;
; 2.198 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.323      ;
; 2.198 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 2.323      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.336 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.163      ; 1.613      ;
; 1.436 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.065      ; 1.615      ;
; 1.436 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.065      ; 1.615      ;
; 1.436 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.065      ; 1.615      ;
; 1.436 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.065      ; 1.615      ;
; 1.436 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.065      ; 1.615      ;
; 1.436 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.065      ; 1.615      ;
; 1.436 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.065      ; 1.615      ;
; 1.436 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.065      ; 1.615      ;
; 1.498 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.167      ; 1.779      ;
; 1.498 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.167      ; 1.779      ;
; 1.498 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.167      ; 1.779      ;
; 1.498 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.167      ; 1.779      ;
; 1.498 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.167      ; 1.779      ;
; 1.498 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[10]                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.167      ; 1.779      ;
; 1.498 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.167      ; 1.779      ;
; 1.498 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.167      ; 1.779      ;
; 1.498 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.167      ; 1.779      ;
; 1.498 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.167      ; 1.779      ;
; 1.515 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.163      ; 1.792      ;
; 1.515 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.163      ; 1.792      ;
; 1.515 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.163      ; 1.792      ;
; 1.515 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.163      ; 1.792      ;
; 1.515 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.163      ; 1.792      ;
; 1.515 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.163      ; 1.792      ;
; 1.515 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.163      ; 1.792      ;
; 1.515 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.163      ; 1.792      ;
; 1.515 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.163      ; 1.792      ;
; 1.515 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.163      ; 1.792      ;
; 1.515 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.163      ; 1.792      ;
; 1.515 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.163      ; 1.792      ;
; 1.525 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.020     ; 1.619      ;
; 1.525 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.020     ; 1.619      ;
; 1.525 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.020     ; 1.619      ;
; 1.525 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.020     ; 1.619      ;
; 1.525 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.020     ; 1.619      ;
; 1.525 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.020     ; 1.619      ;
; 1.525 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.020     ; 1.619      ;
; 1.525 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.020     ; 1.619      ;
; 1.525 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.020     ; 1.619      ;
; 1.525 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.020     ; 1.619      ;
; 1.525 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.020     ; 1.619      ;
; 1.532 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.037     ; 1.609      ;
; 1.532 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.033     ; 1.613      ;
; 1.532 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.037     ; 1.609      ;
; 1.545 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.169      ; 1.828      ;
; 1.545 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.169      ; 1.828      ;
; 1.545 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.169      ; 1.828      ;
; 1.545 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.169      ; 1.828      ;
; 1.545 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.169      ; 1.828      ;
; 1.545 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.169      ; 1.828      ;
; 1.545 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.169      ; 1.828      ;
; 1.545 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.169      ; 1.828      ;
; 1.545 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.169      ; 1.828      ;
; 1.548 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 1.619      ;
; 1.548 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 1.619      ;
; 1.548 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 1.619      ;
; 1.548 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.043     ; 1.619      ;
; 1.562 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.110      ; 1.786      ;
; 1.562 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.110      ; 1.786      ;
; 1.562 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.110      ; 1.786      ;
; 1.562 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.110      ; 1.786      ;
; 1.562 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.110      ; 1.786      ;
; 1.562 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.110      ; 1.786      ;
; 1.562 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.110      ; 1.786      ;
; 1.562 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.110      ; 1.786      ;
; 1.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.086     ; 1.609      ;
; 1.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.086     ; 1.609      ;
; 1.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.086     ; 1.609      ;
; 1.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.086     ; 1.609      ;
; 1.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.086     ; 1.609      ;
; 1.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.086     ; 1.609      ;
; 1.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.086     ; 1.609      ;
; 1.586 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.085     ; 1.615      ;
; 1.586 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.085     ; 1.615      ;
; 1.586 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.085     ; 1.615      ;
; 1.586 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.085     ; 1.615      ;
; 1.586 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.085     ; 1.615      ;
; 1.586 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.085     ; 1.615      ;
; 1.586 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.085     ; 1.615      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.092     ; 1.613      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.092     ; 1.613      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.092     ; 1.613      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.092     ; 1.613      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.092     ; 1.613      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.092     ; 1.613      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.092     ; 1.613      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.092     ; 1.613      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.092     ; 1.613      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.092     ; 1.613      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.092     ; 1.613      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.092     ; 1.613      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.092     ; 1.613      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.092     ; 1.613      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.088     ; 1.617      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.088     ; 1.617      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.088     ; 1.617      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.088     ; 1.617      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.088     ; 1.617      ;
; 1.591 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.088     ; 1.617      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.432 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|do_start_rx                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.750      ;
; 1.432 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.750      ;
; 1.432 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.750      ;
; 1.432 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.750      ;
; 1.432 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.750      ;
; 1.432 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.750      ;
; 1.432 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.750      ;
; 1.432 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.750      ;
; 1.432 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.750      ;
; 1.432 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.750      ;
; 1.432 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.750      ;
; 1.432 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 1.750      ;
; 1.645 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.764      ;
; 1.645 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.764      ;
; 1.645 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.764      ;
; 1.645 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.764      ;
; 1.645 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.764      ;
; 1.645 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.764      ;
; 1.645 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.764      ;
; 1.645 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.764      ;
; 1.645 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.764      ;
; 1.645 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.764      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.756      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.748      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.748      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.748      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.748      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.748      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.756      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.756      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.756      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.756      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.759      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.759      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.759      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.759      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.759      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.759      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.759      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.759      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.758      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.029      ; 1.759      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.756      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.748      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.018      ; 1.748      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[6]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.740      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[1]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.740      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[0]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.740      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[2]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.740      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[3]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.740      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[4]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.740      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[5]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.740      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_rate_counter[7]                                           ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.740      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|baud_clk_en                                                    ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.010      ; 1.740      ;
; 1.646 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.020      ; 1.750      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 1.745      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 1.744      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 1.744      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 1.744      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 1.744      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 1.744      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.746      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 1.744      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 1.744      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_overrun                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.011      ; 1.742      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 1.747      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.011      ; 1.742      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.746      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.011      ; 1.742      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 1.744      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 1.744      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 1.747      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 1.747      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 1.747      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.743      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.743      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.743      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.743      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.743      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.743      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.743      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.012      ; 1.743      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.746      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 1.747      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 1.747      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 1.747      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.746      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 1.747      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.746      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.746      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.746      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 1.744      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 1.747      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 1.747      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 1.747      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 1.747      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.016      ; 1.747      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.746      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 1.746      ;
; 1.647 ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.014      ; 1.745      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.294     ; 1.597      ;
; 2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.297     ; 1.594      ;
; 2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.297     ; 1.594      ;
; 2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.297     ; 1.594      ;
; 2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.297     ; 1.594      ;
; 2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.297     ; 1.594      ;
; 2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.297     ; 1.594      ;
; 2.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.298     ; 1.603      ;
; 2.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.298     ; 1.603      ;
; 2.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.298     ; 1.603      ;
; 2.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.298     ; 1.603      ;
; 2.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.298     ; 1.603      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.468     ; 1.618      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.468     ; 1.618      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.468     ; 1.618      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.468     ; 1.618      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.468     ; 1.618      ;
; 2.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.468     ; 1.618      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.486     ; 1.601      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.484     ; 1.603      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.492     ; 1.595      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.492     ; 1.595      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.486     ; 1.601      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.492     ; 1.595      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.486     ; 1.601      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.486     ; 1.601      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.486     ; 1.601      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.486     ; 1.601      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.492     ; 1.595      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.486     ; 1.601      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.492     ; 1.595      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.492     ; 1.595      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.492     ; 1.595      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.486     ; 1.601      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.486     ; 1.601      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.484     ; 1.603      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.486     ; 1.601      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.484     ; 1.603      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.486     ; 1.601      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.486     ; 1.601      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.484     ; 1.603      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.484     ; 1.603      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.484     ; 1.603      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.486     ; 1.601      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.492     ; 1.595      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.486     ; 1.601      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.484     ; 1.603      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.486     ; 1.601      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.484     ; 1.603      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.486     ; 1.601      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.484     ; 1.603      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.488     ; 1.599      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.488     ; 1.599      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.488     ; 1.599      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.490     ; 1.597      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.461     ; 1.631      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.460     ; 1.632      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.460     ; 1.632      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.460     ; 1.632      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.460     ; 1.632      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.460     ; 1.632      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.460     ; 1.632      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.460     ; 1.632      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.458     ; 1.634      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.460     ; 1.632      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.460     ; 1.632      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.460     ; 1.632      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.460     ; 1.632      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.460     ; 1.632      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.460     ; 1.632      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.460     ; 1.632      ;
; 2.908 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.460     ; 1.632      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.499     ; 1.594      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.501     ; 1.592      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.501     ; 1.592      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.501     ; 1.592      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.501     ; 1.592      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.501     ; 1.592      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.501     ; 1.592      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.501     ; 1.592      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.501     ; 1.592      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.501     ; 1.592      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.501     ; 1.592      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.501     ; 1.592      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.499     ; 1.594      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.501     ; 1.592      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.499     ; 1.594      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.499     ; 1.594      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.499     ; 1.594      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.501     ; 1.592      ;
; 2.909 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000        ; -1.499     ; 1.594      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.288     ; 1.603      ;
; 2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.288     ; 1.603      ;
; 2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.281     ; 1.610      ;
; 2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.281     ; 1.610      ;
; 2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.281     ; 1.610      ;
; 2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.281     ; 1.610      ;
; 2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.281     ; 1.610      ;
; 2.707 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.281     ; 1.610      ;
; 2.888 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[22]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.449     ; 1.623      ;
; 2.888 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[23]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.449     ; 1.623      ;
; 2.888 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[24]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.449     ; 1.623      ;
; 2.888 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[25]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.449     ; 1.623      ;
; 2.888 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[26]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.449     ; 1.623      ;
; 2.888 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[27]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.449     ; 1.623      ;
; 2.888 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[28]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.449     ; 1.623      ;
; 2.888 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fore_color_r[29]                                                                                                                                                   ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.449     ; 1.623      ;
; 2.888 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.447     ; 1.625      ;
; 2.888 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.447     ; 1.625      ;
; 2.888 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.447     ; 1.625      ;
; 2.888 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.447     ; 1.625      ;
; 2.888 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.447     ; 1.625      ;
; 2.889 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.453     ; 1.620      ;
; 2.889 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.453     ; 1.620      ;
; 2.889 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.453     ; 1.620      ;
; 2.889 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.452     ; 1.621      ;
; 2.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[45][13]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.432     ; 1.645      ;
; 2.893 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[45][15]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.432     ; 1.645      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.441     ; 1.637      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.441     ; 1.637      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.441     ; 1.637      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.441     ; 1.637      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.441     ; 1.637      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.441     ; 1.637      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.441     ; 1.637      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.441     ; 1.637      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.441     ; 1.637      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.441     ; 1.637      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.441     ; 1.637      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.441     ; 1.637      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.441     ; 1.637      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[51][0]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.436     ; 1.642      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][0]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.641      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][1]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.641      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[51][1]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.436     ; 1.642      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[51][2]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.436     ; 1.642      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][2]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.641      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][3]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.641      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[51][3]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.436     ; 1.642      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][4]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.641      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[51][4]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.436     ; 1.642      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][5]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.641      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[51][5]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.436     ; 1.642      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[51][6]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.436     ; 1.642      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][6]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.641      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][7]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.641      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[51][7]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.436     ; 1.642      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][8]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.641      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[51][8]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.436     ; 1.642      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[51][9]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.436     ; 1.642      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][9]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.641      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[51][10]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.436     ; 1.642      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][10]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.641      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[51][11]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.436     ; 1.642      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][11]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.641      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][12]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.641      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[51][12]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.436     ; 1.642      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[46][14]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.434     ; 1.644      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[47][14]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[35][14]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[47][13]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[42][13]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.434     ; 1.644      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[46][13]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.434     ; 1.644      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[49][15]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.437     ; 1.641      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[46][15]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.434     ; 1.644      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[47][15]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[35][15]                                                                                                                                                    ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.435     ; 1.643      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.440     ; 1.638      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.440     ; 1.638      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.440     ; 1.638      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.440     ; 1.638      ;
; 2.894 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.439     ; 1.639      ;
; 2.895 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[50][0]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.448     ; 1.631      ;
; 2.895 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[48][0]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.446     ; 1.633      ;
; 2.895 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[53][0]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.444     ; 1.635      ;
; 2.895 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[55][0]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.445     ; 1.634      ;
; 2.895 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[43][0]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.439     ; 1.640      ;
; 2.895 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|fores_r[39][0]                                                                                                                                                     ; CLOCK2_50    ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000        ; -1.451     ; 1.628      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'D5M_PIXLCLK'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.077 ; 4.293        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                           ;
; 4.077 ; 4.293        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                           ;
; 4.086 ; 4.302        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ;
; 4.086 ; 4.302        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                           ;
; 4.096 ; 4.312        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                           ;
; 4.096 ; 4.312        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                                          ;
; 4.096 ; 4.312        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                          ;
; 4.096 ; 4.312        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                           ;
; 4.096 ; 4.312        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                           ;
; 4.096 ; 4.312        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                           ;
; 4.096 ; 4.312        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                           ;
; 4.096 ; 4.280        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                 ;
; 4.096 ; 4.280        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_G[11]                                                                                                                                                                 ;
; 4.096 ; 4.280        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_G[12]                                                                                                                                                                 ;
; 4.096 ; 4.280        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                                                  ;
; 4.096 ; 4.280        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                                  ;
; 4.096 ; 4.280        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                                  ;
; 4.096 ; 4.280        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                  ;
; 4.096 ; 4.280        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                  ;
; 4.096 ; 4.280        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                  ;
; 4.096 ; 4.280        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                  ;
; 4.096 ; 4.280        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                                                ;
; 4.096 ; 4.280        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                                                ;
; 4.096 ; 4.280        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.097 ; 4.281        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                                  ;
; 4.097 ; 4.281        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                  ;
; 4.097 ; 4.281        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                                                  ;
; 4.097 ; 4.281        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                                                ;
; 4.097 ; 4.281        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                                                ;
; 4.097 ; 4.281        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                                                ;
; 4.097 ; 4.281        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                                                ;
; 4.097 ; 4.281        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                                                ;
; 4.097 ; 4.281        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                                                ;
; 4.098 ; 4.328        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.098 ; 4.328        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.098 ; 4.328        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.098 ; 4.328        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.098 ; 4.328        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.098 ; 4.328        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.103 ; 4.287        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDVAL                                                                                                                                                                      ;
; 4.103 ; 4.287        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ;
; 4.103 ; 4.287        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ;
; 4.103 ; 4.287        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ;
; 4.103 ; 4.287        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ;
; 4.103 ; 4.287        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ;
; 4.103 ; 4.287        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ;
; 4.103 ; 4.287        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ;
; 4.103 ; 4.287        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ;
; 4.116 ; 4.300        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                                  ;
; 4.116 ; 4.300        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                                  ;
; 4.116 ; 4.300        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                  ;
; 4.116 ; 4.300        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                  ;
; 4.116 ; 4.300        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                                  ;
; 4.116 ; 4.300        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                  ;
; 4.116 ; 4.300        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                                                ;
; 4.116 ; 4.300        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                                                ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ;
; 4.119 ; 4.335        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ;
; 4.119 ; 4.303        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_B[11]                                                                                                                                                                 ;
; 4.119 ; 4.303        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[11]                                                                                                                                                                 ;
; 4.119 ; 4.303        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                                  ;
; 4.119 ; 4.303        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                  ;
; 4.119 ; 4.303        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[11]                                                                                                                                                               ;
; 4.119 ; 4.303        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                                                ;
; 4.119 ; 4.303        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|mDATAd_1[11]                                                                                                                                                               ;
; 4.134 ; 4.318        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ;
; 4.134 ; 4.318        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ;
; 4.134 ; 4.318        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ;
; 4.134 ; 4.318        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ;
; 4.134 ; 4.318        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ;
; 4.134 ; 4.318        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ;
; 4.134 ; 4.318        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ;
; 4.134 ; 4.318        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ;
; 4.134 ; 4.318        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ;
; 4.134 ; 4.318        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ;
; 4.134 ; 4.318        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ;
; 4.134 ; 4.318        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ;
; 4.134 ; 4.318        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ;
; 4.134 ; 4.318        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ;
; 4.135 ; 4.351        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ;
; 4.135 ; 4.351        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                           ;
; 4.135 ; 4.351        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ;
; 4.135 ; 4.351        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                                              ;
; 4.135 ; 4.351        ; 0.216          ; High Pulse Width ; D5M_PIXLCLK ; Fall       ; CCD_Capture:u3|mSTART                                                                                                                                                                 ;
; 4.136 ; 4.366        ; 0.230          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ram_block3a6~porta_address_reg0                            ;
; 4.136 ; 4.320        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 4.136 ; 4.320        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ;
; 4.136 ; 4.320        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ;
; 4.136 ; 4.320        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ;
; 4.136 ; 4.320        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ;
; 4.136 ; 4.320        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ;
; 4.136 ; 4.320        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ;
; 4.136 ; 4.320        ; 0.184          ; Low Pulse Width  ; D5M_PIXLCLK ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CAS_N                                                                                                                                                              ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[0]                                                                                                                                                             ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[1]                                                                                                                                                             ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|IN_REQ                                                                                                                                                             ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|OUT_VALID                                                                                                                                                          ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|PM_STOP                                                                                                                                                            ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_RD                                                                                                                                                             ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_WR                                                                                                                                                             ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Read                                                                                                                                                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[0]                                                                                                                                                              ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[2]                                                                                                                                                              ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[5]                                                                                                                                                              ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[7]                                                                                                                                                              ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[8]                                                                                                                                                              ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[9]                                                                                                                                                              ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Write                                                                                                                                                              ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CAS_N                                                                                                                                            ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                      ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                    ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|READA                                                                                                                        ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                    ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|WRITEA                                                                                                                       ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[10]                                                                                                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[11]                                                                                                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[12]                                                                                                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[13]                                                                                                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[14]                                                                                                               ;
; 4.774 ; 4.990        ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[15]                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                        ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]            ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]           ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]           ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]            ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]            ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]            ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]            ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]            ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]            ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]            ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]            ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]            ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]     ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]     ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]     ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]     ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]     ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]     ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]      ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]      ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]      ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]      ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]        ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]         ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]      ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]      ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_3                     ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_4                     ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                           ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; my_qsys|altpll_0|sd1|pll7|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll_altpll_component|pll1|clk[3]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.760 ; 19.990       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.761 ; 19.991       ; 0.230          ; Low Pulse Width  ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.773 ; 20.003       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ;
; 19.774 ; 20.004       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 19.775 ; 19.991       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 19.775 ; 20.005       ; 0.230          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 19.776 ; 19.992       ; 0.216          ; High Pulse Width ; u6|sdram_pll_altpll_component|pll1|clk[3] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'my_qsys|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[0]                                                                                                            ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[1]                                                                                                            ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[2]                                                                                                            ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[3]                                                                                                            ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[4]                                                                                                            ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[5]                                                                                                            ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[6]                                                                                                            ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[8]                                                                                                            ;
; 19.779 ; 19.995       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[9]                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_address_r[2]                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|avm_read_r                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|cnt_r                                                                                                             ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[0]                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|color_r[1]                                                                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_valid_r                                                                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.GET_PREDICT                                                                                               ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|state_r.SEND_IMAGE                                                                                                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|v_r[7]                                                                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[0]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[1]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[2]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[3]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[4]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[5]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[6]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|writedata_r[7]                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_wrapper_0_avalon_master_0_translator|read_accepted     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override               ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[1]                                                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[2]                                                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[6]                                                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[7]                                                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[0]                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[1]                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[2]                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[3]                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[4]                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[5]                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[6]                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|tx_data[7]                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_char_ready                                                  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|do_load_shifter                                                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|pre_txd                                                        ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_overrun                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_ready                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|tx_shift_empty                                                 ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|txd                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_tx:the_image_wrapper_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[0]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[1]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[2]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[3]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[4]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[5]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[6]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[7]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[8]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|h_r[9]                                                                                                            ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[4]                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|ImageWrapper:image_wrapper_0|readdata_r[6]                                                                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                       ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[0]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[1]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[2]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[3]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[4]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[5]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[6]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|control_reg[7]                                             ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[0]                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[3]                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[4]                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_regs:the_image_wrapper_uart_0_regs|readdata[5]                                                ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|break_detect                                                   ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|framing_error                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; my_qsys|altpll_0|sd1|pll7|clk[0] ; Rise       ; image_wrapper:my_qsys|image_wrapper_uart_0:uart_0|image_wrapper_uart_0_rx:the_image_wrapper_uart_0_rx|rx_data[0]                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; 1.885 ; 2.669 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; 1.885 ; 2.669 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; 1.795 ; 2.694 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; 1.795 ; 2.694 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; 1.605 ; 2.445 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; 1.356 ; 2.193 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; 1.070 ; 1.847 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; 1.605 ; 2.445 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; 1.390 ; 2.161 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; 1.489 ; 2.335 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; 1.431 ; 2.292 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; 1.544 ; 2.384 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; 1.179 ; 1.940 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; 1.297 ; 2.092 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; 1.025 ; 1.793 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; 1.113 ; 1.873 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; 1.358 ; 2.200 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; 1.384 ; 2.157 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; 1.113 ; 1.867 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; 1.417 ; 2.148 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; 1.201 ; 2.148 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; 0.823 ; 1.698 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; 1.417 ; 1.999 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; 2.874 ; 3.719 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; 2.616 ; 3.399 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; 2.314 ; 3.067 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; 2.599 ; 3.379 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; 2.404 ; 3.169 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; 2.528 ; 3.315 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; 2.548 ; 3.313 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; 2.562 ; 3.365 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; 2.650 ; 3.441 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; 2.181 ; 2.914 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; 2.623 ; 3.410 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; 2.136 ; 2.863 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; 2.690 ; 3.483 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; 2.698 ; 3.497 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; 2.739 ; 3.571 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; 2.822 ; 3.646 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; 2.755 ; 3.593 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; 2.874 ; 3.719 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; 2.736 ; 3.564 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; 2.739 ; 3.573 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; 2.559 ; 3.370 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; 2.710 ; 3.540 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; 2.668 ; 3.470 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; 2.798 ; 3.605 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; 2.688 ; 3.510 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; 2.535 ; 3.336 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; 2.767 ; 3.575 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 4.414 ; 5.515 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; 4.414 ; 5.515 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 3.671 ; 4.675 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; 3.671 ; 4.675 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[3]      ; CLOCK2_50   ; 3.363 ; 4.307 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; 2.704 ; 3.550 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; 2.667 ; 3.488 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; 2.704 ; 3.550 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; 2.484 ; 3.277 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; 2.519 ; 3.333 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; 2.483 ; 3.288 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; 2.531 ; 3.337 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; 2.514 ; 3.333 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; 2.539 ; 3.347 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; 2.605 ; 3.389 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; 2.555 ; 3.338 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; 2.521 ; 3.297 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; 2.543 ; 3.332 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; 2.572 ; 3.357 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; 2.565 ; 3.378 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; 2.544 ; 3.360 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; 2.617 ; 3.450 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; 4.716 ; 5.605 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; 4.716 ; 5.605 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50   ; 4.573 ; 5.480 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50   ; 4.660 ; 5.576 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; -0.871 ; -1.685 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; -0.871 ; -1.685 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; -0.760 ; -1.574 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; -0.760 ; -1.574 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; -0.814 ; -1.566 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; -1.133 ; -1.951 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; -0.857 ; -1.618 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; -1.389 ; -2.218 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; -1.178 ; -1.933 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; -1.264 ; -2.098 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; -1.203 ; -2.045 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; -1.326 ; -2.148 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; -0.975 ; -1.721 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; -1.089 ; -1.867 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; -0.814 ; -1.566 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; -0.898 ; -1.643 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; -1.133 ; -1.957 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; -1.179 ; -1.943 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; -0.912 ; -1.650 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; -0.541 ; -1.390 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; -0.933 ; -1.858 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; -0.541 ; -1.390 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; -1.093 ; -1.673 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; -1.727 ; -2.442 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; -2.195 ; -2.971 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; -1.899 ; -2.638 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; -2.178 ; -2.951 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; -1.987 ; -2.738 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; -2.106 ; -2.879 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; -2.128 ; -2.885 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; -2.137 ; -2.925 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; -2.227 ; -3.010 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; -1.770 ; -2.491 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; -2.201 ; -2.980 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; -1.727 ; -2.442 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; -2.268 ; -3.052 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; -2.269 ; -3.053 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; -2.308 ; -3.124 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; -2.392 ; -3.207 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; -2.323 ; -3.144 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; -2.438 ; -3.265 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; -2.305 ; -3.117 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; -2.307 ; -3.124 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; -2.134 ; -2.930 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; -2.279 ; -3.092 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; -2.239 ; -3.026 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; -2.368 ; -3.166 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; -2.258 ; -3.064 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; -2.111 ; -2.897 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; -2.341 ; -3.140 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -2.663 ; -3.562 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; -2.663 ; -3.562 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -2.655 ; -3.530 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; -2.910 ; -3.839 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[3]      ; CLOCK2_50   ; -2.655 ; -3.530 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; -2.055 ; -2.834 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; -2.232 ; -3.026 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; -2.268 ; -3.081 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; -2.064 ; -2.839 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; -2.098 ; -2.893 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; -2.055 ; -2.834 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; -2.101 ; -2.881 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; -2.092 ; -2.893 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; -2.115 ; -2.906 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; -2.178 ; -2.948 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; -2.130 ; -2.897 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; -2.084 ; -2.835 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; -2.105 ; -2.868 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; -2.145 ; -2.915 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; -2.141 ; -2.936 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; -2.107 ; -2.894 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; -2.191 ; -3.004 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; -2.988 ; -3.901 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; -2.988 ; -3.910 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50   ; -3.024 ; -3.901 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50   ; -3.082 ; -4.019 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 4.832  ; 5.019  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 5.974  ; 5.916  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 7.327  ; 7.826  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 6.099  ; 6.458  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 5.466  ; 5.729  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 6.570  ; 6.952  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 5.105  ; 5.339  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 7.113  ; 7.583  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 5.145  ; 5.399  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 5.525  ; 5.834  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 5.710  ; 6.044  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 7.327  ; 7.826  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 4.231  ; 4.350  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 3.566  ; 3.824  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 3.288  ; 3.445  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 3.321  ; 3.461  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 2.771  ; 2.894  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 3.192  ; 3.353  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 3.202  ; 3.375  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 3.023  ; 3.169  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 3.482  ; 3.673  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 2.986  ; 3.177  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 3.531  ; 3.736  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 3.349  ; 3.543  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 3.566  ; 3.824  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 3.198  ; 3.340  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 3.446  ; 3.638  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 2.991  ; 3.127  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 3.446  ; 3.638  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 3.399  ; 3.584  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 3.457  ; 3.677  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 4.207  ; 4.528  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 7.631  ; 8.132  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 5.135  ; 5.390  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 5.914  ; 6.300  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 5.113  ; 5.299  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 5.564  ; 5.823  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 4.752  ; 4.948  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 6.125  ; 6.489  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 4.759  ; 4.938  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 5.184  ; 5.454  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 5.229  ; 5.492  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 6.064  ; 6.368  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 4.667  ; 4.860  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 5.044  ; 5.200  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 4.620  ; 4.807  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 5.773  ; 6.071  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 4.247  ; 4.417  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 5.457  ; 5.698  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 5.364  ; 5.649  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 6.815  ; 7.309  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 6.175  ; 6.498  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 5.283  ; 5.598  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 6.738  ; 7.096  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 7.631  ; 8.132  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 6.900  ; 7.307  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 6.679  ; 7.130  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 5.731  ; 5.994  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 5.971  ; 6.345  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 5.714  ; 5.991  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 5.982  ; 6.323  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 5.118  ; 5.354  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 5.989  ; 6.305  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 4.850  ; 5.054  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 6.390  ; 6.748  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 3.628  ; 3.871  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 2.824  ; 2.934  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 2.742  ; 2.855  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 2.965  ; 3.102  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 3.628  ; 3.871  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 3.792  ; 4.073  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 3.083  ; 3.213  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -1.494 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -1.527 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 1.534  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 1.502  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 1.514  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 6.849  ; 6.598  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 5.749  ; 6.079  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 5.697  ; 6.248  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 4.122  ; 4.345  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 5.530  ; 5.834  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 5.161  ; 5.640  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 6.849  ; 6.598  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 6.435  ; 6.062  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 5.620  ; 5.730  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 4.242  ; 4.576  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 4.176  ; 4.472  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 4.198  ; 4.499  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 5.620  ; 5.730  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 4.620  ; 4.574  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 2.208  ; 2.235  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 2.778  ; 2.866  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 2.219  ; 2.232  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 2.559  ; 2.619  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 2.838  ; 2.924  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 2.818  ; 2.907  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 2.676  ; 2.753  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 2.589  ; 2.643  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 2.692  ; 2.767  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 4.620  ; 4.574  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 2.432  ; 2.467  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 2.980  ; 3.085  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 3.851  ; 3.694  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 3.121  ; 3.238  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 2.859  ; 2.936  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 4.240  ; 4.103  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 3.391  ; 3.595  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 2.614  ; 2.677  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 2.596  ; 2.659  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 4.149  ; 4.023  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 6.665  ; 6.792  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 5.932  ; 6.023  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 6.308  ; 6.545  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 5.889  ; 5.961  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 6.044  ; 6.142  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 5.763  ; 5.957  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 5.993  ; 6.085  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 6.093  ; 6.325  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 5.146  ; 5.265  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 6.184  ; 6.224  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 6.665  ; 6.770  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 5.933  ; 5.983  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 6.149  ; 6.202  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 6.464  ; 6.641  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 6.589  ; 6.758  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 5.829  ; 6.024  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 6.562  ; 6.792  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 6.765  ; 6.323  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 4.320  ; 4.653  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 3.908  ; 4.130  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 2.881  ; 3.009  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 3.045  ; 3.198  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 3.011  ; 3.152  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 3.766  ; 3.981  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 3.060  ; 3.219  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 4.308  ; 4.653  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 4.320  ; 4.623  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 3.061  ; 3.222  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 1.482  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 4.314  ; 4.609  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 4.213  ; 4.496  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 3.404  ; 3.625  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 4.314  ; 4.609  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 2.948  ; 3.106  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 3.630  ; 3.878  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 4.073  ; 4.341  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 3.865  ; 4.105  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 3.412  ; 3.623  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 2.818  ; 2.958  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 3.806  ; 4.025  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 2.872  ; 3.000  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 3.493  ; 3.728  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 3.806  ; 4.025  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 3.370  ; 3.591  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 3.745  ; 4.022  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 2.656  ; 2.763  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 3.381  ; 3.602  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 3.329  ; 3.527  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 3.295  ; 3.481  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 4.662  ; 4.840  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 5.760  ; 5.702  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 4.939  ; 5.164  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 5.891  ; 6.235  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 5.283  ; 5.536  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 6.345  ; 6.713  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 4.939  ; 5.164  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 6.865  ; 7.317  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 4.977  ; 5.222  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 5.341  ; 5.637  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 5.520  ; 5.840  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 7.070  ; 7.549  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 3.878  ; 4.004  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 2.427  ; 2.545  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 2.928  ; 3.075  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 2.959  ; 3.091  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 2.427  ; 2.545  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 2.837  ; 2.989  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 2.846  ; 3.009  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 2.673  ; 2.810  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 3.111  ; 3.292  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 2.635  ; 2.816  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 3.161  ; 3.355  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 2.987  ; 3.170  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 3.192  ; 3.438  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 2.842  ; 2.976  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 2.640  ; 2.768  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 2.640  ; 2.768  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 3.079  ; 3.261  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 3.034  ; 3.209  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 3.091  ; 3.299  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 3.810  ; 4.116  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 3.125  ; 3.308  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 4.137  ; 4.428  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 4.827  ; 5.228  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 4.028  ; 4.298  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 4.458  ; 4.761  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 3.679  ; 3.908  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 4.893  ; 5.275  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 3.685  ; 3.903  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 4.120  ; 4.409  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 3.987  ; 4.262  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 4.880  ; 5.194  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 3.618  ; 3.853  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 3.843  ; 4.069  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 3.591  ; 3.809  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 4.409  ; 4.738  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 3.125  ; 3.308  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 4.350  ; 4.664  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 4.070  ; 4.339  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 5.893  ; 6.421  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 4.934  ; 5.314  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 4.215  ; 4.549  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 5.244  ; 5.673  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 6.474  ; 7.049  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 5.627  ; 6.096  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 5.571  ; 6.040  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 4.597  ; 4.881  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 4.740  ; 5.119  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 4.621  ; 4.944  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 4.951  ; 5.327  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 4.000  ; 4.271  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 4.845  ; 5.186  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 3.766  ; 3.998  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 5.194  ; 5.625  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 2.403  ; 2.510  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 2.484  ; 2.587  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 2.403  ; 2.510  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 2.618  ; 2.748  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 3.251  ; 3.483  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 3.411  ; 3.678  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 2.731  ; 2.854  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -1.780 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -1.813 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 1.250  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 1.216  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 1.229  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 3.535  ; 3.744  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 4.206  ; 4.486  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 4.390  ; 4.689  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 3.535  ; 3.744  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 3.957  ; 4.249  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 3.901  ; 4.225  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 5.275  ; 5.279  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 4.887  ; 4.571  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 3.779  ; 4.061  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 3.838  ; 4.158  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 3.779  ; 4.061  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 3.800  ; 4.087  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 5.222  ; 5.317  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 1.886  ; 1.908  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 1.886  ; 1.909  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 2.433  ; 2.515  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 1.897  ; 1.908  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 2.222  ; 2.278  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 2.494  ; 2.574  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 2.472  ; 2.555  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 2.339  ; 2.410  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 2.256  ; 2.305  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 2.351  ; 2.421  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 4.261  ; 4.207  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 2.107  ; 2.138  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 2.633  ; 2.731  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 3.525  ; 3.363  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 2.768  ; 2.878  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 2.516  ; 2.587  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 3.897  ; 3.753  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 3.022  ; 3.216  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 2.275  ; 2.333  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 2.257  ; 2.316  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 3.810  ; 3.679  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 2.643  ; 2.721  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 2.649  ; 2.743  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 3.071  ; 2.994  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 2.643  ; 2.721  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 2.793  ; 2.897  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 3.346  ; 3.564  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 2.717  ; 2.796  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 3.723  ; 3.939  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 2.763  ; 2.902  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 3.505  ; 3.361  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 3.494  ; 3.442  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 3.390  ; 3.306  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 3.185  ; 3.193  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 4.130  ; 4.382  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 3.581  ; 3.835  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 3.727  ; 3.981  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 4.253  ; 4.546  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 2.776  ; 2.634  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 2.533  ; 2.654  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 3.519  ; 3.730  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 2.533  ; 2.654  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 2.689  ; 2.834  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 2.658  ; 2.791  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 3.383  ; 3.587  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 2.703  ; 2.855  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 3.901  ; 4.230  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 3.913  ; 4.203  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 2.704  ; 2.856  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 1.195  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 2.596  ; 2.745  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 3.810  ; 4.080  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 3.034  ; 3.244  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 3.908  ; 4.189  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 2.596  ; 2.745  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 3.252  ; 3.488  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 3.678  ; 3.933  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 3.476  ; 3.704  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 3.043  ; 3.243  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 2.470  ; 2.602  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 2.316  ; 2.416  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 2.522  ; 2.643  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 3.119  ; 3.341  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 3.420  ; 3.629  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 3.001  ; 3.211  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 3.360  ; 3.623  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 2.316  ; 2.416  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 3.011  ; 3.221  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 2.961  ; 3.149  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 2.930  ; 3.107  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.539 ;    ;    ; 5.447 ;
; SW[1]      ; LEDR[1]     ; 4.386 ;    ;    ; 5.282 ;
; SW[2]      ; LEDR[2]     ; 4.478 ;    ;    ; 5.372 ;
; SW[3]      ; LEDR[3]     ; 4.433 ;    ;    ; 5.324 ;
; SW[4]      ; LEDR[4]     ; 4.355 ;    ;    ; 5.241 ;
; SW[5]      ; LEDR[5]     ; 4.448 ;    ;    ; 5.360 ;
; SW[6]      ; LEDR[6]     ; 4.655 ;    ;    ; 5.591 ;
; SW[7]      ; LEDR[7]     ; 4.488 ;    ;    ; 5.402 ;
; SW[8]      ; LEDR[8]     ; 4.587 ;    ;    ; 5.516 ;
; SW[9]      ; LEDR[9]     ; 5.306 ;    ;    ; 6.259 ;
; SW[10]     ; LEDR[10]    ; 4.792 ;    ;    ; 5.758 ;
; SW[11]     ; LEDR[11]    ; 4.768 ;    ;    ; 5.730 ;
; SW[12]     ; LEDR[12]    ; 4.716 ;    ;    ; 5.661 ;
; SW[13]     ; LEDR[13]    ; 4.593 ;    ;    ; 5.536 ;
; SW[14]     ; LEDR[14]    ; 4.590 ;    ;    ; 5.532 ;
; SW[15]     ; LEDR[15]    ; 5.645 ;    ;    ; 6.656 ;
; SW[16]     ; LEDR[16]    ; 4.603 ;    ;    ; 5.549 ;
; SW[17]     ; LEDR[17]    ; 4.576 ;    ;    ; 5.516 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.383 ;    ;    ; 5.278 ;
; SW[1]      ; LEDR[1]     ; 4.234 ;    ;    ; 5.118 ;
; SW[2]      ; LEDR[2]     ; 4.322 ;    ;    ; 5.204 ;
; SW[3]      ; LEDR[3]     ; 4.278 ;    ;    ; 5.157 ;
; SW[4]      ; LEDR[4]     ; 4.204 ;    ;    ; 5.077 ;
; SW[5]      ; LEDR[5]     ; 4.293 ;    ;    ; 5.192 ;
; SW[6]      ; LEDR[6]     ; 4.493 ;    ;    ; 5.415 ;
; SW[7]      ; LEDR[7]     ; 4.331 ;    ;    ; 5.233 ;
; SW[8]      ; LEDR[8]     ; 4.424 ;    ;    ; 5.340 ;
; SW[9]      ; LEDR[9]     ; 5.153 ;    ;    ; 6.094 ;
; SW[10]     ; LEDR[10]    ; 4.622 ;    ;    ; 5.573 ;
; SW[11]     ; LEDR[11]    ; 4.599 ;    ;    ; 5.546 ;
; SW[12]     ; LEDR[12]    ; 4.549 ;    ;    ; 5.480 ;
; SW[13]     ; LEDR[13]    ; 4.431 ;    ;    ; 5.360 ;
; SW[14]     ; LEDR[14]    ; 4.428 ;    ;    ; 5.356 ;
; SW[15]     ; LEDR[15]    ; 5.477 ;    ;    ; 6.474 ;
; SW[16]     ; LEDR[16]    ; 4.440 ;    ;    ; 5.372 ;
; SW[17]     ; LEDR[17]    ; 4.414 ;    ;    ; 5.339 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.155 ; 2.062 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.833 ; 2.740 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.313 ; 2.220 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.321 ; 2.228 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.327 ; 2.234 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.321 ; 2.228 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.309 ; 2.216 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.309 ; 2.216 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.557 ; 2.464 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.327 ; 2.234 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.327 ; 2.234 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.155 ; 2.062 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.654 ; 2.561 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.155 ; 2.062 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.328 ; 2.235 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.417 ; 2.352 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.327 ; 2.234 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.080 ; 2.987 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.901 ; 2.808 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.411 ; 2.318 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.079 ; 2.986 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.079 ; 2.986 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.741 ; 2.648 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.080 ; 2.987 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.093 ; 3.000 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.327 ; 2.234 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.411 ; 2.318 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.411 ; 2.318 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.411 ; 2.318 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.557 ; 2.464 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.573 ; 2.480 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.557 ; 2.464 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.327 ; 2.234 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.988 ; 5.914 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.199 ; 6.125 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.990 ; 5.916 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.988 ; 5.914 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.988 ; 5.914 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.304 ; 6.230 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.176 ; 6.102 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.176 ; 6.102 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.352 ; 6.278 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.327 ; 6.234 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 6.297 ; 6.204 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.506 ; 6.413 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.663 ; 6.570 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.265 ; 6.172 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.174 ; 6.100 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.304 ; 6.230 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.174 ; 6.100 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.848 ; 1.755 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.498 ; 2.405 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 1.999 ; 1.906 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.007 ; 1.914 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.013 ; 1.920 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.007 ; 1.914 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 1.996 ; 1.903 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 1.996 ; 1.903 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.234 ; 2.141 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.013 ; 1.920 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.013 ; 1.920 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 1.848 ; 1.755 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.326 ; 2.233 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 1.848 ; 1.755 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.014 ; 1.921 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.096 ; 2.031 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.013 ; 1.920 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.735 ; 2.642 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.564 ; 2.471 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.093 ; 2.000 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.735 ; 2.642 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.735 ; 2.642 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.410 ; 2.317 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.735 ; 2.642 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.748 ; 2.655 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.013 ; 1.920 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.093 ; 2.000 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.093 ; 2.000 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.093 ; 2.000 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.234 ; 2.141 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.249 ; 2.156 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.234 ; 2.141 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.013 ; 1.920 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.313 ; 2.239 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 2.515 ; 2.441 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 2.314 ; 2.240 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 2.313 ; 2.239 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 2.313 ; 2.239 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 2.616 ; 2.542 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 2.493 ; 2.419 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 2.493 ; 2.419 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 2.662 ; 2.588 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 2.648 ; 2.555 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 2.619 ; 2.526 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 2.820 ; 2.727 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 2.970 ; 2.877 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 2.589 ; 2.496 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 2.491 ; 2.417 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 2.616 ; 2.542 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 2.491 ; 2.417 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.125     ; 2.218     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.887     ; 2.980     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.304     ; 2.397     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.310     ; 2.403     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.321     ; 2.414     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.310     ; 2.403     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.296     ; 2.389     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.296     ; 2.389     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.589     ; 2.682     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.322     ; 2.415     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.322     ; 2.415     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.125     ; 2.218     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.680     ; 2.773     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.125     ; 2.218     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.323     ; 2.416     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.462     ; 2.527     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.322     ; 2.415     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.181     ; 3.274     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.980     ; 3.073     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.422     ; 2.515     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.180     ; 3.273     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.180     ; 3.273     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.796     ; 2.889     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.181     ; 3.274     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.198     ; 3.291     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.322     ; 2.415     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.422     ; 2.515     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.422     ; 2.515     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.422     ; 2.515     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.589     ; 2.682     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.608     ; 2.701     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.589     ; 2.682     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.316     ; 2.409     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 6.351     ; 6.425     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.575     ; 6.649     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.351     ; 6.425     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.351     ; 6.425     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.351     ; 6.425     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.692     ; 6.766     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.551     ; 6.625     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.551     ; 6.625     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.773     ; 6.847     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.712     ; 6.805     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 6.677     ; 6.770     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.924     ; 7.017     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 7.090     ; 7.183     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.637     ; 6.730     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.545     ; 6.619     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.692     ; 6.766     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.545     ; 6.619     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 1.816     ; 1.909     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.546     ; 2.639     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 1.987     ; 2.080     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 1.993     ; 2.086     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.003     ; 2.096     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 1.993     ; 2.086     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 1.979     ; 2.072     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 1.979     ; 2.072     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.260     ; 2.353     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.005     ; 2.098     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.005     ; 2.098     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 1.816     ; 1.909     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.348     ; 2.441     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 1.816     ; 1.909     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.006     ; 2.099     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.136     ; 2.201     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.005     ; 2.098     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.829     ; 2.922     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.636     ; 2.729     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.100     ; 2.193     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.828     ; 2.921     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.828     ; 2.921     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.459     ; 2.552     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.829     ; 2.922     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.845     ; 2.938     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.005     ; 2.098     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.100     ; 2.193     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.100     ; 2.193     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.100     ; 2.193     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.260     ; 2.353     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.279     ; 2.372     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.260     ; 2.353     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 1.999     ; 2.092     ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.377     ; 2.451     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 2.592     ; 2.666     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 2.377     ; 2.451     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 2.377     ; 2.451     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 2.377     ; 2.451     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 2.704     ; 2.778     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 2.569     ; 2.643     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 2.569     ; 2.643     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 2.782     ; 2.856     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 2.732     ; 2.825     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 2.699     ; 2.792     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 2.937     ; 3.030     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.095     ; 3.188     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 2.661     ; 2.754     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 2.563     ; 2.637     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 2.704     ; 2.778     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 2.563     ; 2.637     ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 73
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.273 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+--------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                           ; 1.450  ; 0.070 ; 1.102    ; 1.224   ; 4.077               ;
;  CLOCK2_50                                 ; 14.240 ; 0.181 ; 12.982   ; 1.224   ; 9.271               ;
;  CLOCK3_50                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  D5M_PIXLCLK                               ; 1.516  ; 0.070 ; 1.102    ; 1.336   ; 4.077               ;
;  my_qsys|altpll_0|sd1|pll7|clk[0]          ; 15.903 ; 0.182 ; 35.881   ; 1.432   ; 19.688              ;
;  u6|sdram_pll_altpll_component|pll1|clk[0] ; 1.450  ; 0.137 ; 3.147    ; 2.707   ; 4.685               ;
;  u6|sdram_pll_altpll_component|pll1|clk[3] ; 8.191  ; 0.179 ; 13.161   ; 2.707   ; 19.688              ;
; Design-wide TNS                            ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  D5M_PIXLCLK                               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|sdram_pll_altpll_component|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|sdram_pll_altpll_component|pll1|clk[3] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                         ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; 3.826 ; 4.337 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; 3.826 ; 4.337 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; 3.834 ; 4.311 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; 3.834 ; 4.311 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; 3.015 ; 3.529 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; 2.516 ; 3.008 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; 2.013 ; 2.440 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; 3.015 ; 3.529 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; 2.627 ; 2.989 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; 2.790 ; 3.319 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; 2.649 ; 3.159 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; 2.907 ; 3.395 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; 2.171 ; 2.585 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; 2.414 ; 2.875 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; 1.898 ; 2.307 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; 2.069 ; 2.460 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; 2.560 ; 3.050 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; 2.555 ; 3.004 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; 2.066 ; 2.472 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; 3.611 ; 3.977 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; 3.429 ; 3.977 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; 2.637 ; 3.158 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; 3.611 ; 3.972 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; 5.488 ; 5.951 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; 4.982 ; 5.427 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; 4.411 ; 4.797 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; 4.959 ; 5.403 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; 4.533 ; 4.946 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; 4.777 ; 5.206 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; 4.901 ; 5.293 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; 4.863 ; 5.302 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; 5.037 ; 5.490 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; 4.124 ; 4.518 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; 5.015 ; 5.466 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; 4.036 ; 4.436 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; 5.077 ; 5.526 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; 5.111 ; 5.519 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; 5.205 ; 5.678 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; 5.386 ; 5.868 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; 5.251 ; 5.725 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; 5.488 ; 5.951 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; 5.191 ; 5.667 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; 5.222 ; 5.701 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; 4.895 ; 5.341 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; 5.197 ; 5.632 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; 5.076 ; 5.505 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; 5.343 ; 5.785 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; 5.140 ; 5.570 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; 4.828 ; 5.272 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; 5.308 ; 5.769 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 8.580 ; 9.210 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; 8.580 ; 9.210 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; 7.126 ; 7.823 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; 7.126 ; 7.823 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[3]      ; CLOCK2_50   ; 6.549 ; 7.165 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; 5.172 ; 5.702 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; 5.105 ; 5.573 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; 5.172 ; 5.702 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; 4.694 ; 5.186 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; 4.756 ; 5.267 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; 4.738 ; 5.228 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; 4.832 ; 5.314 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; 4.778 ; 5.284 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; 4.825 ; 5.313 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; 4.983 ; 5.397 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; 4.928 ; 5.362 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; 4.837 ; 5.276 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; 4.897 ; 5.342 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; 4.938 ; 5.371 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; 4.911 ; 5.380 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; 4.869 ; 5.370 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; 4.998 ; 5.525 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; 9.088 ; 9.663 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; 9.088 ; 9.639 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50   ; 8.906 ; 9.419 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50   ; 9.056 ; 9.663 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+-------+-------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                            ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK2_50   ; -0.871 ; -1.685 ; Rise       ; CLOCK2_50                                 ;
;  KEY[1]      ; CLOCK2_50   ; -0.871 ; -1.685 ; Rise       ; CLOCK2_50                                 ;
; SW[*]        ; CLOCK2_50   ; -0.760 ; -1.574 ; Rise       ; CLOCK2_50                                 ;
;  SW[0]       ; CLOCK2_50   ; -0.760 ; -1.574 ; Rise       ; CLOCK2_50                                 ;
; D5M_D[*]     ; D5M_PIXLCLK ; -0.814 ; -1.482 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[0]    ; D5M_PIXLCLK ; -1.133 ; -1.951 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[1]    ; D5M_PIXLCLK ; -0.857 ; -1.591 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[2]    ; D5M_PIXLCLK ; -1.389 ; -2.218 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[3]    ; D5M_PIXLCLK ; -1.178 ; -1.933 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[4]    ; D5M_PIXLCLK ; -1.264 ; -2.098 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[5]    ; D5M_PIXLCLK ; -1.203 ; -2.045 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[6]    ; D5M_PIXLCLK ; -1.326 ; -2.148 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[7]    ; D5M_PIXLCLK ; -0.975 ; -1.721 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[8]    ; D5M_PIXLCLK ; -1.089 ; -1.867 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[9]    ; D5M_PIXLCLK ; -0.814 ; -1.482 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[10]   ; D5M_PIXLCLK ; -0.898 ; -1.614 ; Rise       ; D5M_PIXLCLK                               ;
;  D5M_D[11]   ; D5M_PIXLCLK ; -1.133 ; -1.957 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_FVAL     ; D5M_PIXLCLK ; -1.179 ; -1.943 ; Rise       ; D5M_PIXLCLK                               ;
; D5M_LVAL     ; D5M_PIXLCLK ; -0.912 ; -1.650 ; Rise       ; D5M_PIXLCLK                               ;
; KEY[*]       ; D5M_PIXLCLK ; -0.541 ; -1.390 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[0]      ; D5M_PIXLCLK ; -0.933 ; -1.858 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[2]      ; D5M_PIXLCLK ; -0.541 ; -1.390 ; Fall       ; D5M_PIXLCLK                               ;
;  KEY[3]      ; D5M_PIXLCLK ; -1.093 ; -1.673 ; Fall       ; D5M_PIXLCLK                               ;
; DRAM_DQ[*]   ; CLOCK2_50   ; -1.727 ; -2.442 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50   ; -2.195 ; -2.971 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50   ; -1.899 ; -2.638 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50   ; -2.178 ; -2.951 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50   ; -1.987 ; -2.738 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50   ; -2.106 ; -2.879 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50   ; -2.128 ; -2.885 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50   ; -2.137 ; -2.925 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50   ; -2.227 ; -3.010 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50   ; -1.770 ; -2.491 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50   ; -2.201 ; -2.980 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50   ; -1.727 ; -2.442 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50   ; -2.268 ; -3.052 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50   ; -2.269 ; -3.053 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50   ; -2.308 ; -3.124 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50   ; -2.392 ; -3.207 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50   ; -2.323 ; -3.144 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50   ; -2.438 ; -3.265 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50   ; -2.305 ; -3.117 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50   ; -2.307 ; -3.124 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50   ; -2.134 ; -2.930 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50   ; -2.279 ; -3.092 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50   ; -2.239 ; -3.026 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50   ; -2.368 ; -3.166 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50   ; -2.258 ; -3.064 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50   ; -2.111 ; -2.897 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50   ; -2.341 ; -3.140 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -2.663 ; -3.562 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50   ; -2.663 ; -3.562 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50   ; -2.655 ; -3.530 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[2]      ; CLOCK2_50   ; -2.910 ; -3.839 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  KEY[3]      ; CLOCK2_50   ; -2.655 ; -3.530 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]   ; CLOCK2_50   ; -2.055 ; -2.834 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]  ; CLOCK2_50   ; -2.232 ; -3.026 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]  ; CLOCK2_50   ; -2.268 ; -3.081 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]  ; CLOCK2_50   ; -2.064 ; -2.839 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]  ; CLOCK2_50   ; -2.098 ; -2.893 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]  ; CLOCK2_50   ; -2.055 ; -2.834 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]  ; CLOCK2_50   ; -2.101 ; -2.881 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]  ; CLOCK2_50   ; -2.092 ; -2.893 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]  ; CLOCK2_50   ; -2.115 ; -2.906 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]  ; CLOCK2_50   ; -2.178 ; -2.948 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]  ; CLOCK2_50   ; -2.130 ; -2.897 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10] ; CLOCK2_50   ; -2.084 ; -2.835 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11] ; CLOCK2_50   ; -2.105 ; -2.868 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12] ; CLOCK2_50   ; -2.145 ; -2.915 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13] ; CLOCK2_50   ; -2.141 ; -2.936 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14] ; CLOCK2_50   ; -2.107 ; -2.894 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15] ; CLOCK2_50   ; -2.191 ; -3.004 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SW[*]        ; CLOCK2_50   ; -2.988 ; -3.901 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[2]       ; CLOCK2_50   ; -2.988 ; -3.910 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[3]       ; CLOCK2_50   ; -3.024 ; -3.901 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SW[4]       ; CLOCK2_50   ; -3.082 ; -4.019 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+--------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 9.237  ; 9.254  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 11.318 ; 11.093 ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 13.527 ; 13.471 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 11.125 ; 11.171 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 9.828  ; 9.872  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 11.938 ; 11.855 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 8.986  ; 9.074  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 13.103 ; 12.986 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 9.050  ; 9.208  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 9.888  ; 9.987  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 10.224 ; 10.383 ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 13.527 ; 13.471 ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 7.202  ; 7.526  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 7.099  ; 7.102  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 6.489  ; 6.428  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 6.695  ; 6.530  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 5.531  ; 5.456  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 6.264  ; 6.289  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 6.311  ; 6.330  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 5.941  ; 5.944  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 7.053  ; 6.856  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 5.855  ; 5.899  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 7.099  ; 7.031  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 6.658  ; 6.680  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 7.087  ; 7.102  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 6.345  ; 6.266  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 6.822  ; 6.804  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 5.995  ; 5.880  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 6.822  ; 6.804  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 6.708  ; 6.719  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 6.876  ; 6.891  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 8.261  ; 8.317  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 14.937 ; 14.756 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 9.972  ; 9.987  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 11.440 ; 11.507 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 9.909  ; 9.799  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 10.837 ; 10.709 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 9.099  ; 9.158  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 11.883 ; 11.899 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 9.073  ; 9.102  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 9.982  ; 10.046 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 10.045 ; 10.120 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 11.949 ; 11.683 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 8.891  ; 8.949  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 9.730  ; 9.583  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 8.847  ; 8.872  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 11.093 ; 11.116 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 8.124  ; 8.158  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 10.469 ; 10.442 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 10.409 ; 10.451 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 13.226 ; 13.317 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 11.938 ; 11.888 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 10.118 ; 10.294 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 13.079 ; 12.939 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 14.937 ; 14.756 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 13.416 ; 13.304 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 12.997 ; 13.026 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 11.208 ; 11.040 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 11.569 ; 11.617 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 11.045 ; 10.977 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 11.583 ; 11.567 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 9.809  ; 9.845  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 11.682 ; 11.571 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 9.307  ; 9.351  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 12.402 ; 12.328 ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 7.100  ; 7.097  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 5.472  ; 5.471  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 5.381  ; 5.401  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 5.785  ; 5.827  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 7.100  ; 7.097  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 7.554  ; 7.641  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 6.159  ; 6.051  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -0.179 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -0.335 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 2.849  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 2.693  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 2.832  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 12.013 ; 12.155 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 11.319 ; 11.204 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 10.874 ; 11.207 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 8.280  ; 8.126  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 10.675 ; 10.655 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 10.140 ; 10.281 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 12.013 ; 12.155 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 11.718 ; 11.504 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 10.164 ; 9.909  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 8.327  ; 8.358  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 8.192  ; 8.188  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 8.209  ; 8.251  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 10.164 ; 9.909  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 8.224  ; 7.862  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 4.250  ; 4.192  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 5.391  ; 5.289  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 4.247  ; 4.171  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 4.998  ; 4.886  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 5.535  ; 5.434  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 5.465  ; 5.347  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 5.220  ; 5.164  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 4.998  ; 4.942  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 5.205  ; 5.100  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 8.224  ; 7.862  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 4.658  ; 4.599  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 5.825  ; 5.698  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 6.623  ; 6.278  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 6.090  ; 5.959  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 5.543  ; 5.442  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 7.370  ; 6.994  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 6.606  ; 6.640  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 5.068  ; 4.953  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 5.061  ; 4.930  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 7.241  ; 6.874  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 12.746 ; 12.524 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 11.172 ; 11.125 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 12.204 ; 12.008 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 11.080 ; 10.998 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 11.409 ; 11.308 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 11.162 ; 11.034 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 11.345 ; 11.263 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 11.728 ; 11.557 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 9.783  ; 9.767  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 11.679 ; 11.581 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 12.581 ; 12.453 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 11.196 ; 11.031 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 11.620 ; 11.566 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 12.570 ; 12.280 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 12.555 ; 12.473 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 11.159 ; 10.984 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 12.746 ; 12.524 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 12.791 ; 12.862 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 8.451  ; 8.470  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 7.554  ; 7.421  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 5.504  ; 5.511  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 5.887  ; 5.886  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 5.777  ; 5.758  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 7.275  ; 7.171  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 5.937  ; 5.942  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 8.451  ; 8.470  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 8.449  ; 8.365  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 5.952  ; 5.961  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 2.675  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 8.505  ; 8.340  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 8.189  ; 8.092  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 6.590  ; 6.652  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 8.505  ; 8.340  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 5.700  ; 5.755  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 7.028  ; 7.069  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 7.910  ; 7.814  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 7.554  ; 7.476  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 6.611  ; 6.608  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 5.424  ; 5.471  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 7.414  ; 7.324  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 5.582  ; 5.555  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 6.788  ; 6.825  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 7.414  ; 7.301  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 6.517  ; 6.582  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 7.261  ; 7.324  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 5.087  ; 5.107  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 6.517  ; 6.598  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 6.524  ; 6.496  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 6.337  ; 6.338  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50   ; 4.662  ; 4.840  ; Rise       ; CLOCK2_50                                 ;
; D5M_SCLK       ; CLOCK2_50   ; 5.760  ; 5.702  ; Rise       ; CLOCK2_50                                 ;
; LEDG[*]        ; D5M_PIXLCLK ; 4.939  ; 5.164  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[0]       ; D5M_PIXLCLK ; 5.891  ; 6.235  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[1]       ; D5M_PIXLCLK ; 5.283  ; 5.536  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[2]       ; D5M_PIXLCLK ; 6.345  ; 6.713  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[3]       ; D5M_PIXLCLK ; 4.939  ; 5.164  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[4]       ; D5M_PIXLCLK ; 6.865  ; 7.317  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[5]       ; D5M_PIXLCLK ; 4.977  ; 5.222  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[6]       ; D5M_PIXLCLK ; 5.341  ; 5.637  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[7]       ; D5M_PIXLCLK ; 5.520  ; 5.840  ; Fall       ; D5M_PIXLCLK                               ;
;  LEDG[8]       ; D5M_PIXLCLK ; 7.070  ; 7.549  ; Fall       ; D5M_PIXLCLK                               ;
; UART_TXD       ; CLOCK_50    ; 3.878  ; 4.004  ; Rise       ; my_qsys|altpll_0|sd1|pll7|clk[0]          ;
; DRAM_ADDR[*]   ; CLOCK2_50   ; 2.427  ; 2.545  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50   ; 2.928  ; 3.075  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50   ; 2.959  ; 3.091  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50   ; 2.427  ; 2.545  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50   ; 2.837  ; 2.989  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50   ; 2.846  ; 3.009  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50   ; 2.673  ; 2.810  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50   ; 3.111  ; 3.292  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50   ; 2.635  ; 2.816  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50   ; 3.161  ; 3.355  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50   ; 2.987  ; 3.170  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50   ; 3.192  ; 3.438  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50   ; 2.842  ; 2.976  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50   ; 2.640  ; 2.768  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50   ; 2.640  ; 2.768  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50   ; 3.079  ; 3.261  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50   ; 3.034  ; 3.209  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50   ; 3.091  ; 3.299  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50   ; 3.810  ; 4.116  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50   ; 3.125  ; 3.308  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50   ; 4.137  ; 4.428  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50   ; 4.827  ; 5.228  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50   ; 4.028  ; 4.298  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50   ; 4.458  ; 4.761  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50   ; 3.679  ; 3.908  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50   ; 4.893  ; 5.275  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50   ; 3.685  ; 3.903  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50   ; 4.120  ; 4.409  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50   ; 3.987  ; 4.262  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50   ; 4.880  ; 5.194  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50   ; 3.618  ; 3.853  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50   ; 3.843  ; 4.069  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50   ; 3.591  ; 3.809  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50   ; 4.409  ; 4.738  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50   ; 3.125  ; 3.308  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50   ; 4.350  ; 4.664  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50   ; 4.070  ; 4.339  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50   ; 5.893  ; 6.421  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50   ; 4.934  ; 5.314  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50   ; 4.215  ; 4.549  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50   ; 5.244  ; 5.673  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50   ; 6.474  ; 7.049  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50   ; 5.627  ; 6.096  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50   ; 5.571  ; 6.040  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50   ; 4.597  ; 4.881  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50   ; 4.740  ; 5.119  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50   ; 4.621  ; 4.944  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50   ; 4.951  ; 5.327  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50   ; 4.000  ; 4.271  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50   ; 4.845  ; 5.186  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50   ; 3.766  ; 3.998  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50   ; 5.194  ; 5.625  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50   ; 2.403  ; 2.510  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50   ; 2.484  ; 2.587  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50   ; 2.403  ; 2.510  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50   ; 2.618  ; 2.748  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50   ; 3.251  ; 3.483  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50   ; 3.411  ; 3.678  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50   ; 2.731  ; 2.854  ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50   ; -1.780 ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50   ;        ; -1.813 ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50   ; 1.250  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50   ;        ; 1.216  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[2] ;
; VGA_CLK        ; CLOCK2_50   ; 1.229  ;        ; Rise       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX0[*]        ; CLOCK2_50   ; 3.535  ; 3.744  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[0]       ; CLOCK2_50   ; 4.206  ; 4.486  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[1]       ; CLOCK2_50   ; 4.390  ; 4.689  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[2]       ; CLOCK2_50   ; 3.535  ; 3.744  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[3]       ; CLOCK2_50   ; 3.957  ; 4.249  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[4]       ; CLOCK2_50   ; 3.901  ; 4.225  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[5]       ; CLOCK2_50   ; 5.275  ; 5.279  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX0[6]       ; CLOCK2_50   ; 4.887  ; 4.571  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; HEX1[*]        ; CLOCK2_50   ; 3.779  ; 4.061  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[0]       ; CLOCK2_50   ; 3.838  ; 4.158  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[3]       ; CLOCK2_50   ; 3.779  ; 4.061  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[4]       ; CLOCK2_50   ; 3.800  ; 4.087  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  HEX1[5]       ; CLOCK2_50   ; 5.222  ; 5.317  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_ADDR[*]   ; CLOCK2_50   ; 1.886  ; 1.908  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[0]  ; CLOCK2_50   ; 1.886  ; 1.909  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[1]  ; CLOCK2_50   ; 2.433  ; 2.515  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[2]  ; CLOCK2_50   ; 1.897  ; 1.908  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[3]  ; CLOCK2_50   ; 2.222  ; 2.278  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[4]  ; CLOCK2_50   ; 2.494  ; 2.574  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[5]  ; CLOCK2_50   ; 2.472  ; 2.555  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[6]  ; CLOCK2_50   ; 2.339  ; 2.410  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[7]  ; CLOCK2_50   ; 2.256  ; 2.305  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[8]  ; CLOCK2_50   ; 2.351  ; 2.421  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[9]  ; CLOCK2_50   ; 4.261  ; 4.207  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[10] ; CLOCK2_50   ; 2.107  ; 2.138  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[11] ; CLOCK2_50   ; 2.633  ; 2.731  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[12] ; CLOCK2_50   ; 3.525  ; 3.363  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[13] ; CLOCK2_50   ; 2.768  ; 2.878  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[14] ; CLOCK2_50   ; 2.516  ; 2.587  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[15] ; CLOCK2_50   ; 3.897  ; 3.753  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[16] ; CLOCK2_50   ; 3.022  ; 3.216  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[17] ; CLOCK2_50   ; 2.275  ; 2.333  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[18] ; CLOCK2_50   ; 2.257  ; 2.316  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_ADDR[19] ; CLOCK2_50   ; 3.810  ; 3.679  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_DQ[*]     ; CLOCK2_50   ; 2.643  ; 2.721  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[0]    ; CLOCK2_50   ; 2.649  ; 2.743  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[1]    ; CLOCK2_50   ; 3.071  ; 2.994  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[2]    ; CLOCK2_50   ; 2.643  ; 2.721  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[3]    ; CLOCK2_50   ; 2.793  ; 2.897  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[4]    ; CLOCK2_50   ; 3.346  ; 3.564  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[5]    ; CLOCK2_50   ; 2.717  ; 2.796  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[6]    ; CLOCK2_50   ; 3.723  ; 3.939  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[7]    ; CLOCK2_50   ; 2.763  ; 2.902  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[8]    ; CLOCK2_50   ; 3.505  ; 3.361  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[9]    ; CLOCK2_50   ; 3.494  ; 3.442  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[10]   ; CLOCK2_50   ; 3.390  ; 3.306  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[11]   ; CLOCK2_50   ; 3.185  ; 3.193  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[12]   ; CLOCK2_50   ; 4.130  ; 4.382  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[13]   ; CLOCK2_50   ; 3.581  ; 3.835  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[14]   ; CLOCK2_50   ; 3.727  ; 3.981  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  SRAM_DQ[15]   ; CLOCK2_50   ; 4.253  ; 4.546  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; SRAM_WE_N      ; CLOCK2_50   ; 2.776  ; 2.634  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_B[*]       ; CLOCK2_50   ; 2.533  ; 2.654  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[0]      ; CLOCK2_50   ; 3.519  ; 3.730  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[1]      ; CLOCK2_50   ; 2.533  ; 2.654  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[2]      ; CLOCK2_50   ; 2.689  ; 2.834  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[3]      ; CLOCK2_50   ; 2.658  ; 2.791  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[4]      ; CLOCK2_50   ; 3.383  ; 3.587  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[5]      ; CLOCK2_50   ; 2.703  ; 2.855  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[6]      ; CLOCK2_50   ; 3.901  ; 4.230  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_B[7]      ; CLOCK2_50   ; 3.913  ; 4.203  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_BLANK_N    ; CLOCK2_50   ; 2.704  ; 2.856  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_CLK        ; CLOCK2_50   ;        ; 1.195  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_G[*]       ; CLOCK2_50   ; 2.596  ; 2.745  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[0]      ; CLOCK2_50   ; 3.810  ; 4.080  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[1]      ; CLOCK2_50   ; 3.034  ; 3.244  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[2]      ; CLOCK2_50   ; 3.908  ; 4.189  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[3]      ; CLOCK2_50   ; 2.596  ; 2.745  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[4]      ; CLOCK2_50   ; 3.252  ; 3.488  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[5]      ; CLOCK2_50   ; 3.678  ; 3.933  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[6]      ; CLOCK2_50   ; 3.476  ; 3.704  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_G[7]      ; CLOCK2_50   ; 3.043  ; 3.243  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_HS         ; CLOCK2_50   ; 2.470  ; 2.602  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_R[*]       ; CLOCK2_50   ; 2.316  ; 2.416  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[0]      ; CLOCK2_50   ; 2.522  ; 2.643  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[1]      ; CLOCK2_50   ; 3.119  ; 3.341  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[2]      ; CLOCK2_50   ; 3.420  ; 3.629  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[3]      ; CLOCK2_50   ; 3.001  ; 3.211  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[4]      ; CLOCK2_50   ; 3.360  ; 3.623  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[5]      ; CLOCK2_50   ; 2.316  ; 2.416  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[6]      ; CLOCK2_50   ; 3.011  ; 3.221  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
;  VGA_R[7]      ; CLOCK2_50   ; 2.961  ; 3.149  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
; VGA_VS         ; CLOCK2_50   ; 2.930  ; 3.107  ; Fall       ; u6|sdram_pll_altpll_component|pll1|clk[3] ;
+----------------+-------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.644  ;    ;    ; 9.189  ;
; SW[1]      ; LEDR[1]     ; 8.443  ;    ;    ; 8.975  ;
; SW[2]      ; LEDR[2]     ; 8.653  ;    ;    ; 9.121  ;
; SW[3]      ; LEDR[3]     ; 8.578  ;    ;    ; 9.053  ;
; SW[4]      ; LEDR[4]     ; 8.392  ;    ;    ; 8.904  ;
; SW[5]      ; LEDR[5]     ; 8.533  ;    ;    ; 9.090  ;
; SW[6]      ; LEDR[6]     ; 8.915  ;    ;    ; 9.466  ;
; SW[7]      ; LEDR[7]     ; 8.593  ;    ;    ; 9.154  ;
; SW[8]      ; LEDR[8]     ; 8.840  ;    ;    ; 9.403  ;
; SW[9]      ; LEDR[9]     ; 9.789  ;    ;    ; 10.420 ;
; SW[10]     ; LEDR[10]    ; 9.230  ;    ;    ; 9.826  ;
; SW[11]     ; LEDR[11]    ; 9.190  ;    ;    ; 9.761  ;
; SW[12]     ; LEDR[12]    ; 9.121  ;    ;    ; 9.647  ;
; SW[13]     ; LEDR[13]    ; 8.848  ;    ;    ; 9.429  ;
; SW[14]     ; LEDR[14]    ; 8.844  ;    ;    ; 9.424  ;
; SW[15]     ; LEDR[15]    ; 10.487 ;    ;    ; 11.138 ;
; SW[16]     ; LEDR[16]    ; 8.884  ;    ;    ; 9.470  ;
; SW[17]     ; LEDR[17]    ; 8.834  ;    ;    ; 9.406  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.383 ;    ;    ; 5.278 ;
; SW[1]      ; LEDR[1]     ; 4.234 ;    ;    ; 5.118 ;
; SW[2]      ; LEDR[2]     ; 4.322 ;    ;    ; 5.204 ;
; SW[3]      ; LEDR[3]     ; 4.278 ;    ;    ; 5.157 ;
; SW[4]      ; LEDR[4]     ; 4.204 ;    ;    ; 5.077 ;
; SW[5]      ; LEDR[5]     ; 4.293 ;    ;    ; 5.192 ;
; SW[6]      ; LEDR[6]     ; 4.493 ;    ;    ; 5.415 ;
; SW[7]      ; LEDR[7]     ; 4.331 ;    ;    ; 5.233 ;
; SW[8]      ; LEDR[8]     ; 4.424 ;    ;    ; 5.340 ;
; SW[9]      ; LEDR[9]     ; 5.153 ;    ;    ; 6.094 ;
; SW[10]     ; LEDR[10]    ; 4.622 ;    ;    ; 5.573 ;
; SW[11]     ; LEDR[11]    ; 4.599 ;    ;    ; 5.546 ;
; SW[12]     ; LEDR[12]    ; 4.549 ;    ;    ; 5.480 ;
; SW[13]     ; LEDR[13]    ; 4.431 ;    ;    ; 5.360 ;
; SW[14]     ; LEDR[14]    ; 4.428 ;    ;    ; 5.356 ;
; SW[15]     ; LEDR[15]    ; 5.477 ;    ;    ; 6.474 ;
; SW[16]     ; LEDR[16]    ; 4.440 ;    ;    ; 5.372 ;
; SW[17]     ; LEDR[17]    ; 4.414 ;    ;    ; 5.339 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+-----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths  ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+-----------+
; CLOCK2_50                                 ; CLOCK2_50                                 ; 3356     ; 0        ; 0        ; 0         ;
; CLOCK2_50                                 ; D5M_PIXLCLK                               ; 0        ; 0        ; 2        ; 0         ;
; D5M_PIXLCLK                               ; D5M_PIXLCLK                               ; 2244     ; 518      ; 27       ; 660       ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; D5M_PIXLCLK                               ; 18       ; 0        ; 0        ; 0         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 1406     ; 0        ; 0        ; 0         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0        ; 18       ; 0        ; 0         ;
; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 26       ; 0        ; 0        ; 0         ;
; D5M_PIXLCLK                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 18       ; 0        ; 0        ; 0         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 22154    ; 0        ; 0        ; 0         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 18       ; 0        ; 0        ; 0         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0        ; 0        ; 2105     ; 0         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 18       ; 0        ; 0        ; 0         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 1534     ; 72       ; 102338   ; 140771041 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+-----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                     ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+-----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths  ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+-----------+
; CLOCK2_50                                 ; CLOCK2_50                                 ; 3356     ; 0        ; 0        ; 0         ;
; CLOCK2_50                                 ; D5M_PIXLCLK                               ; 0        ; 0        ; 2        ; 0         ;
; D5M_PIXLCLK                               ; D5M_PIXLCLK                               ; 2244     ; 518      ; 27       ; 660       ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; D5M_PIXLCLK                               ; 18       ; 0        ; 0        ; 0         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 1406     ; 0        ; 0        ; 0         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 0        ; 18       ; 0        ; 0         ;
; CLOCK2_50                                 ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 26       ; 0        ; 0        ; 0         ;
; D5M_PIXLCLK                               ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 18       ; 0        ; 0        ; 0         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 22154    ; 0        ; 0        ; 0         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 18       ; 0        ; 0        ; 0         ;
; my_qsys|altpll_0|sd1|pll7|clk[0]          ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 0        ; 0        ; 2105     ; 0         ;
; u6|sdram_pll_altpll_component|pll1|clk[0] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 18       ; 0        ; 0        ; 0         ;
; u6|sdram_pll_altpll_component|pll1|clk[3] ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 1534     ; 72       ; 102338   ; 140771041 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+-----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                       ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                        ; CLOCK2_50                                 ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; D5M_PIXLCLK                               ; 157      ; 0        ; 41       ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 143      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 108      ; 0        ; 1049     ; 0        ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                        ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                        ; CLOCK2_50                                 ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; D5M_PIXLCLK                               ; 157      ; 0        ; 41       ; 0        ;
; my_qsys|altpll_0|sd1|pll7|clk[0] ; my_qsys|altpll_0|sd1|pll7|clk[0]          ; 143      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; u6|sdram_pll_altpll_component|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                        ; u6|sdram_pll_altpll_component|pll1|clk[3] ; 108      ; 0        ; 1049     ; 0        ;
+----------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 79    ; 79   ;
; Unconstrained Input Port Paths  ; 509   ; 509  ;
; Unconstrained Output Ports      ; 164   ; 164  ;
; Unconstrained Output Port Paths ; 798   ; 798  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sun Jun 09 00:15:51 2024
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'image_wrapper_final/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|sdram_pll_altpll_component|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|sdram_pll_altpll_component|pll1|clk[0]} {u6|sdram_pll_altpll_component|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|sdram_pll_altpll_component|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u6|sdram_pll_altpll_component|pll1|clk[1]} {u6|sdram_pll_altpll_component|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|sdram_pll_altpll_component|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|sdram_pll_altpll_component|pll1|clk[2]} {u6|sdram_pll_altpll_component|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|sdram_pll_altpll_component|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|sdram_pll_altpll_component|pll1|clk[3]} {u6|sdram_pll_altpll_component|pll1|clk[3]}
    Info (332110): create_generated_clock -source {my_qsys|altpll_0|sd1|pll7|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {my_qsys|altpll_0|sd1|pll7|clk[0]} {my_qsys|altpll_0|sd1|pll7|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.450
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.450               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     1.516               0.000 D5M_PIXLCLK 
    Info (332119):     8.191               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    14.240               0.000 CLOCK2_50 
    Info (332119):    15.903               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.262               0.000 D5M_PIXLCLK 
    Info (332119):     0.342               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     0.402               0.000 CLOCK2_50 
    Info (332119):     0.402               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.403               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
Info (332146): Worst-case recovery slack is 1.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.102               0.000 D5M_PIXLCLK 
    Info (332119):     3.147               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    12.982               0.000 CLOCK2_50 
    Info (332119):    13.161               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    35.881               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 2.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.307               0.000 D5M_PIXLCLK 
    Info (332119):     2.563               0.000 CLOCK2_50 
    Info (332119):     2.706               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     5.056               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     5.056               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.535
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.535               0.000 D5M_PIXLCLK 
    Info (332119):     4.694               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     9.686               0.000 CLOCK2_50 
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.699               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    19.706               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332114): Report Metastability: Found 73 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 73
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.473 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.984
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.984               0.000 D5M_PIXLCLK 
    Info (332119):     2.287               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     9.179               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    14.751               0.000 CLOCK2_50 
    Info (332119):    16.250               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.284
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.284               0.000 D5M_PIXLCLK 
    Info (332119):     0.341               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     0.353               0.000 CLOCK2_50 
    Info (332119):     0.354               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.355               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
Info (332146): Worst-case recovery slack is 1.537
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.537               0.000 D5M_PIXLCLK 
    Info (332119):     3.928               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    13.647               0.000 CLOCK2_50 
    Info (332119):    13.939               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    36.277               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 1.967
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.967               0.000 D5M_PIXLCLK 
    Info (332119):     2.350               0.000 CLOCK2_50 
    Info (332119):     2.395               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     4.442               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     4.443               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.608
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.608               0.000 D5M_PIXLCLK 
    Info (332119):     4.685               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     9.654               0.000 CLOCK2_50 
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.688               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    19.688               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
Info (332114): Report Metastability: Found 73 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 73
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.015 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.658
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.658               0.000 D5M_PIXLCLK 
    Info (332119):     5.377               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    14.085               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    17.221               0.000 CLOCK2_50 
    Info (332119):    17.720               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case hold slack is 0.070
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.070               0.000 D5M_PIXLCLK 
    Info (332119):     0.137               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     0.179               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):     0.181               0.000 CLOCK2_50 
    Info (332119):     0.182               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 3.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.298               0.000 D5M_PIXLCLK 
    Info (332119):     6.290               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):    16.285               0.000 CLOCK2_50 
    Info (332119):    16.299               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    37.794               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case removal slack is 1.224
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.224               0.000 CLOCK2_50 
    Info (332119):     1.336               0.000 D5M_PIXLCLK 
    Info (332119):     1.432               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     2.707               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     2.707               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is 4.077
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.077               0.000 D5M_PIXLCLK 
    Info (332119):     4.758               0.000 u6|sdram_pll_altpll_component|pll1|clk[0] 
    Info (332119):     9.271               0.000 CLOCK2_50 
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.760               0.000 u6|sdram_pll_altpll_component|pll1|clk[3] 
    Info (332119):    19.779               0.000 my_qsys|altpll_0|sd1|pll7|clk[0] 
Info (332114): Report Metastability: Found 73 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 73
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.273 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5015 megabytes
    Info: Processing ended: Sun Jun 09 00:16:00 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:03


