/*
 * QTest testcase for CXL
 *
 * This work is licensed under the terms of the GNU GPL, version 2 or later.
 * See the COPYING file in the top-level directory.
 */

#include "qemu/osdep.h"
#include "libqtest-single.h"
#include "hw/cxl/cxl.h"
#include "hw/cxl/cxl_component.h"
#include "hw/cxl/cxl_device.h"
#include "hw/cxl/cxl_memsim_v2.h"
#include "hw/cxl/cxl_pci.h"
#include "hw/cxl/cxl_type2_gpu_cmd.h"
#include "hw/pci/pci_regs.h"
#include "qemu/bswap.h"
#include "qemu/crc32c.h"
#include "qemu/cutils.h"
#include "qemu/units.h"
#include "qobject/qjson.h"
#include "qobject/qnum.h"

#include <poll.h>

#define QEMU_PXB_CMD \
    "-machine q35,cxl=on " \
    "-device pxb-cxl,id=cxl.0,bus=pcie.0,bus_nr=52 " \
    "-M cxl-fmw.0.targets.0=cxl.0,cxl-fmw.0.size=4G "

#define QEMU_2PXB_CMD \
    "-machine q35,cxl=on " \
    "-device pxb-cxl,id=cxl.0,bus=pcie.0,bus_nr=52 " \
    "-device pxb-cxl,id=cxl.1,bus=pcie.0,bus_nr=53 " \
    "-M cxl-fmw.0.targets.0=cxl.0,cxl-fmw.0.targets.1=cxl.1,cxl-fmw.0.size=4G "

#define QEMU_VIRT_2PXB_CMD \
    "-machine virt,cxl=on -cpu max " \
    "-device pxb-cxl,id=cxl.0,bus=pcie.0,bus_nr=52 " \
    "-device pxb-cxl,id=cxl.1,bus=pcie.0,bus_nr=53 " \
    "-M cxl-fmw.0.targets.0=cxl.0,cxl-fmw.0.targets.1=cxl.1,cxl-fmw.0.size=4G "

#define QEMU_RP \
    "-device cxl-rp,id=rp0,bus=cxl.0,chassis=0,slot=0 "

#define QEMU_T2_SYNC_BASE \
    "-machine q35,cxl=on " \
    "-device pxb-cxl,id=cxl.0,bus=pcie.0,bus_nr=52 " \
    "-M cxl-fmw.0.targets.0=cxl.0,cxl-fmw.0.size=256M " \
    "-device cxl-rp,id=rp0,bus=cxl.0,chassis=0,slot=0 "

#define QEMU_T2_CFMWS_BASE \
    "-machine q35,cxl=on -m 128M " \
    "-device pxb-cxl,id=cxl.0,bus=pcie.0,bus_nr=52," \
    "hdm_for_passthrough=on " \
    "-M cxl-fmw.0.targets.0=cxl.0,cxl-fmw.0.size=256M " \
    "-device cxl-rp,id=rp0,bus=cxl.0,chassis=0,slot=0 "

#define QEMU_T2_V2_CFMWS_BASE \
    "-machine q35,cxl=on -m 128M " \
    "-device pxb-cxl,id=cxl.0,bus=pcie.0,bus_nr=52," \
    "hdm_for_passthrough=on " \
    "-M cxl-fmw.0.targets.0=cxl.0,cxl-fmw.0.size=256M " \
    "-device cxl-rp,id=rp0,bus=cxl.0,addr=0.0,chassis=0,slot=0 "

#define QEMU_T2_CFMWS_TWO_TARGETS \
    "-machine q35,cxl=on -m 128M " \
    "-device pxb-cxl,id=cxl.0,bus=pcie.0,bus_nr=52 " \
    "-device pxb-cxl,id=cxl.1,bus=pcie.0,bus_nr=53 " \
    "-M cxl-fmw.0.targets.0=cxl.0,cxl-fmw.0.targets.1=cxl.1," \
    "cxl-fmw.0.size=256M " \
    "-device cxl-rp,id=rp0,bus=cxl.0,chassis=0,slot=0 "

#define QEMU_T2_CFMWS_512M \
    "-machine q35,cxl=on -m 128M " \
    "-device pxb-cxl,id=cxl.0,bus=pcie.0,bus_nr=52 " \
    "-M cxl-fmw.0.targets.0=cxl.0,cxl-fmw.0.size=512M " \
    "-device cxl-rp,id=rp0,bus=cxl.0,chassis=0,slot=0 "

#define QEMU_T2_CFMWS_SWITCH \
    "-machine q35,cxl=on -m 128M " \
    "-device pxb-cxl,id=cxl.0,bus=pcie.0,bus_nr=52 " \
    "-M cxl-fmw.0.targets.0=cxl.0,cxl-fmw.0.size=256M " \
    "-device cxl-rp,id=rp0,bus=cxl.0,addr=0.0,chassis=0,slot=0 " \
    "-device cxl-upstream,id=us0,bus=rp0,addr=0.0 " \
    "-device cxl-downstream,id=swport0,bus=us0,addr=0.0,port=0," \
    "chassis=0,slot=4,power_controller_present=off "

#define Q35_PCIE_MCFG_BASE UINT64_C(0xb0000000)
#define Q35_CXL_HOST_REG_BASE UINT64_C(0x100000000)
#define Q35_CXL_HB_CACHE_MEM_BASE (Q35_CXL_HOST_REG_BASE + 0x1000)
#define Q35_CFMWS_BASE UINT64_C(0x110000000)
#define T2_DVSEC_DEVFN (4U << 3)
#define T2_DVSEC_BAR0_BASE UINT64_C(0xd2000000)
#define T2_DEVICE_REG_OFFSET UINT64_C(0x10000)
#define T2_SENTINEL_DPA (80 * MiB)
#define T2_SERVER_READ_VALUE UINT64_C(0x1122334455667788)
#define T2_CLIENT_WRITE_VALUE UINT64_C(0x8877665544332211)
#define T2_CFMWS_DEFAULT_LATENCY_NS UINT64_C(400)
#define T2_CFMWS_MAX_LATENCY_NS UINT64_C(1000000)
#define T2_SWITCH_COMPONENT_BAR UINT64_C(0xd0000000)
#define T2_JEXT_BAR2_BASE UINT64_C(0x80000000)
#define T2_V2_BAR2_BASE UINT64_C(0xd0000000)
#define T2_V2_HOST_SESSION UINT64_C(0x1001)
#define T2_V2_DEVICE_SESSION UINT64_C(0x2001)
#define T2_FAKE_POLICY_DIGEST \
    "a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5" \
    "a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5"

/* Dual ports on first pxb */
#define QEMU_2RP \
    "-device cxl-rp,id=rp0,bus=cxl.0,chassis=0,slot=0 " \
    "-device cxl-rp,id=rp1,bus=cxl.0,chassis=0,slot=1 "

/* Dual ports on each of the pxb instances */
#define QEMU_4RP \
    "-device cxl-rp,id=rp0,bus=cxl.0,chassis=0,slot=0 " \
    "-device cxl-rp,id=rp1,bus=cxl.0,chassis=0,slot=1 " \
    "-device cxl-rp,id=rp2,bus=cxl.1,chassis=0,slot=2 " \
    "-device cxl-rp,id=rp3,bus=cxl.1,chassis=0,slot=3 "

#define QEMU_T3D_DEPRECATED \
    "-object memory-backend-file,id=cxl-mem0,mem-path=%s,size=256M " \
    "-object memory-backend-file,id=lsa0,mem-path=%s,size=256M " \
    "-device cxl-type3,bus=rp0,memdev=cxl-mem0,lsa=lsa0,id=cxl-pmem0 "

#define QEMU_T3D_PMEM \
    "-object memory-backend-file,id=cxl-mem0,mem-path=%s,size=256M " \
    "-object memory-backend-file,id=lsa0,mem-path=%s,size=256M " \
    "-device cxl-type3,bus=rp0,persistent-memdev=cxl-mem0,lsa=lsa0,id=pmem0 "

#define QEMU_T3D_VMEM \
    "-object memory-backend-ram,id=cxl-mem0,size=256M " \
    "-device cxl-type3,bus=rp0,volatile-memdev=cxl-mem0,id=mem0 "

#define QEMU_T3D_VMEM_LSA \
    "-object memory-backend-ram,id=cxl-mem0,size=256M " \
    "-object memory-backend-file,id=lsa0,mem-path=%s,size=256M " \
    "-device cxl-type3,bus=rp0,volatile-memdev=cxl-mem0,lsa=lsa0,id=mem0 "

#define QEMU_2T3D \
    "-object memory-backend-file,id=cxl-mem0,mem-path=%s,size=256M " \
    "-object memory-backend-file,id=lsa0,mem-path=%s,size=256M " \
    "-device cxl-type3,bus=rp0,persistent-memdev=cxl-mem0,lsa=lsa0,id=pmem0 " \
    "-object memory-backend-file,id=cxl-mem1,mem-path=%s,size=256M " \
    "-object memory-backend-file,id=lsa1,mem-path=%s,size=256M " \
    "-device cxl-type3,bus=rp1,persistent-memdev=cxl-mem1,lsa=lsa1,id=pmem1 "

#define QEMU_4T3D \
    "-object memory-backend-file,id=cxl-mem0,mem-path=%s,size=256M " \
    "-object memory-backend-file,id=lsa0,mem-path=%s,size=256M " \
    "-device cxl-type3,bus=rp0,persistent-memdev=cxl-mem0,lsa=lsa0,id=pmem0 " \
    "-object memory-backend-file,id=cxl-mem1,mem-path=%s,size=256M " \
    "-object memory-backend-file,id=lsa1,mem-path=%s,size=256M " \
    "-device cxl-type3,bus=rp1,persistent-memdev=cxl-mem1,lsa=lsa1,id=pmem1 " \
    "-object memory-backend-file,id=cxl-mem2,mem-path=%s,size=256M " \
    "-object memory-backend-file,id=lsa2,mem-path=%s,size=256M " \
    "-device cxl-type3,bus=rp2,persistent-memdev=cxl-mem2,lsa=lsa2,id=pmem2 " \
    "-object memory-backend-file,id=cxl-mem3,mem-path=%s,size=256M " \
    "-object memory-backend-file,id=lsa3,mem-path=%s,size=256M " \
    "-device cxl-type3,bus=rp3,persistent-memdev=cxl-mem3,lsa=lsa3,id=pmem3 "

#ifdef CONFIG_POSIX
static const uint8_t t2_hello_golden[] = {
    0x53, 0x4c, 0x54, 0x32, 0x01, 0x00, 0x01, 0x00,
    0x48, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0xcf, 0x70, 0x20, 0xd2, 0x00, 0x00, 0x00, 0x00,
    0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
    0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07,
    0x08, 0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f,
    0x80, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
};

typedef struct T2FakeServer {
    int listen_fd;
    uint16_t port;
    GThread *thread;
    gint stop;
    bool accepted;
    bool hello_valid;
    bool ack_sent;
    uint64_t ack_capacity;
    uint64_t ack_latency;
    uint64_t ack_request_id;
    bool bad_crc;
    bool memory_protocol_valid;
    bool write_committed;
    bool write_response_sent;
    unsigned memory_requests;
    unsigned read_requests;
    unsigned write_requests;
    uint64_t last_read_dpa;
    uint64_t last_write_dpa;
    uint64_t last_write_value;
    uint64_t read_value;
    uint64_t server_sequence;
} T2FakeServer;

static bool t2_read_exact(int fd, uint8_t *bytes, size_t length)
{
    size_t offset = 0;

    while (offset < length) {
        ssize_t received = recv(fd, bytes + offset, length - offset, 0);

        if (received > 0) {
            offset += received;
            continue;
        }
        if (received < 0 && errno == EINTR) {
            continue;
        }
        return false;
    }
    return true;
}

static bool t2_write_exact(int fd, const uint8_t *bytes, size_t length)
{
    size_t offset = 0;

    while (offset < length) {
        ssize_t sent = send(fd, bytes + offset, length - offset,
                            MSG_NOSIGNAL);

        if (sent > 0) {
            offset += sent;
            continue;
        }
        if (sent < 0 && errno == EINTR) {
            continue;
        }
        return false;
    }
    return true;
}

static void t2_encode_ack(const T2FakeServer *server, uint8_t ack[88])
{
    uint32_t checksum;
    size_t i;

    memset(ack, 0, 88);
    memcpy(ack, "SLT2", 4);
    stw_le_p(ack + 4, 1);
    stw_le_p(ack + 6, 2);
    stl_le_p(ack + 8, 88);
    stq_le_p(ack + 16, server->ack_request_id);
    stq_le_p(ack + 24, 1);
    stl_le_p(ack + 40, 0);
    stl_le_p(ack + 44, 128);
    for (i = 0; i < 16; i++) {
        ack[48 + i] = 0xa0 + i;
    }
    stq_le_p(ack + 64, server->ack_capacity);
    stq_le_p(ack + 72, server->ack_latency);
    checksum = crc32c(0xffffffffU, ack, 88);
    stl_le_p(ack + 32, checksum);
    if (server->bad_crc) {
        ack[32] ^= 1;
    }
}

static bool t2_frame_crc_valid(const uint8_t *frame, size_t length)
{
    uint8_t copy[128];
    uint32_t received;

    if (length > sizeof(copy)) {
        return false;
    }
    memcpy(copy, frame, length);
    received = ldl_le_p(copy + 32);
    stl_le_p(copy + 32, 0);
    return received == crc32c(0xffffffffU, copy, length);
}

static bool t2_decode_memory_request(T2FakeServer *server,
                                     const uint8_t frame[128],
                                     uint16_t *type,
                                     uint64_t *request_id,
                                     uint64_t *client_id,
                                     uint32_t *length,
                                     uint64_t *dpa,
                                     uint64_t *value)
{
    *type = lduw_le_p(frame + 6);
    *request_id = ldq_le_p(frame + 16);
    *client_id = ldq_le_p(frame + 24);
    *length = ldl_le_p(frame + 40);
    *dpa = ldq_le_p(frame + 48);
    *value = ldq_le_p(frame + 64);

    return memcmp(frame, "SLT2", 4) == 0 &&
           lduw_le_p(frame + 4) == 1 &&
           (*type == 3 || *type == 4) &&
           ldl_le_p(frame + 8) == 128 &&
           ldl_le_p(frame + 12) == 0 &&
           *request_id >= 2 &&
           *client_id == 1 &&
           ldl_le_p(frame + 36) == 0 &&
           *length == 8 &&
           ldl_le_p(frame + 44) == 0 &&
           *dpa == T2_SENTINEL_DPA &&
           t2_frame_crc_valid(frame, 128) &&
           server->ack_sent;
}

static void t2_encode_memory_response(T2FakeServer *server,
                                      uint8_t response[128],
                                      uint16_t request_type,
                                      uint64_t request_id,
                                      uint64_t client_id)
{
    uint32_t checksum;

    memset(response, 0, 128);
    memcpy(response, "SLT2", 4);
    stw_le_p(response + 4, 1);
    stw_le_p(response + 6, 5);
    stl_le_p(response + 8, 128);
    stq_le_p(response + 16, request_id);
    stq_le_p(response + 24, client_id);
    stl_le_p(response + 40, 0);
    stl_le_p(response + 44, request_type == 3 ? 8 : 0);
    stq_le_p(response + 48, ++server->server_sequence);
    stq_le_p(response + 56, server->ack_latency);
    if (request_type == 3) {
        stq_le_p(response + 64, server->read_value);
    }
    checksum = crc32c(0xffffffffU, response, 128);
    stl_le_p(response + 32, checksum);
}

static gpointer t2_fake_server_thread(gpointer opaque)
{
    T2FakeServer *server = opaque;
    struct pollfd pollfd = {
        .fd = server->listen_fd,
        .events = POLLIN,
    };
    int client_fd = -1;
    uint8_t hello[sizeof(t2_hello_golden)];
    uint8_t ack[88];

    while (!g_atomic_int_get(&server->stop)) {
        int ready = poll(&pollfd, 1, 50);

        if (ready > 0) {
            client_fd = accept(server->listen_fd, NULL, NULL);
            break;
        }
        if (ready < 0 && errno != EINTR) {
            return NULL;
        }
    }
    if (client_fd < 0) {
        return NULL;
    }

    server->accepted = true;
    server->hello_valid =
        t2_read_exact(client_fd, hello, sizeof(hello)) &&
        memcmp(hello, t2_hello_golden, sizeof(hello)) == 0;
    t2_encode_ack(server, ack);
    server->ack_sent = t2_write_exact(client_fd, ack, sizeof(ack));

    while (!g_atomic_int_get(&server->stop)) {
        struct pollfd client_pollfd = {
            .fd = client_fd,
            .events = POLLIN,
        };
        uint8_t request[128];
        uint8_t response[128];
        uint16_t type;
        uint64_t request_id;
        uint64_t client_id;
        uint64_t dpa;
        uint64_t value;
        uint32_t length;
        int ready = poll(&client_pollfd, 1, 50);

        if (ready > 0) {
            if (!t2_read_exact(client_fd, request, sizeof(request))) {
                break;
            }
            server->memory_protocol_valid =
                t2_decode_memory_request(server, request, &type,
                                         &request_id, &client_id,
                                         &length, &dpa, &value);
            if (!server->memory_protocol_valid) {
                break;
            }
            server->memory_requests++;
            if (type == 3) {
                server->read_requests++;
                server->last_read_dpa = dpa;
            } else {
                server->write_requests++;
                server->last_write_dpa = dpa;
                server->last_write_value = value;
                server->write_committed = true;
            }
            t2_encode_memory_response(server, response, type,
                                      request_id, client_id);
            if (!t2_write_exact(client_fd, response, sizeof(response))) {
                break;
            }
            if (type == 4) {
                server->write_response_sent = true;
            }
        } else if (ready < 0 && errno != EINTR) {
            break;
        }
    }
    close(client_fd);
    return NULL;
}

static T2FakeServer *t2_fake_server_start(uint64_t capacity,
                                          uint64_t latency,
                                          uint64_t request_id,
                                          bool bad_crc)
{
    T2FakeServer *server = g_new0(T2FakeServer, 1);
    struct sockaddr_in address = {
        .sin_family = AF_INET,
        .sin_addr.s_addr = htonl(INADDR_LOOPBACK),
    };
    socklen_t address_length = sizeof(address);
    int reuse = 1;

    server->ack_capacity = capacity;
    server->ack_latency = latency;
    server->ack_request_id = request_id;
    server->bad_crc = bad_crc;
    server->read_value = T2_SERVER_READ_VALUE;
    server->listen_fd = socket(AF_INET, SOCK_STREAM | SOCK_CLOEXEC, 0);
    g_assert_cmpint(server->listen_fd, >=, 0);
    g_assert_cmpint(setsockopt(server->listen_fd, SOL_SOCKET, SO_REUSEADDR,
                              &reuse, sizeof(reuse)), ==, 0);
    g_assert_cmpint(bind(server->listen_fd, (struct sockaddr *)&address,
                         sizeof(address)), ==, 0);
    g_assert_cmpint(getsockname(server->listen_fd,
                               (struct sockaddr *)&address,
                               &address_length), ==, 0);
    server->port = ntohs(address.sin_port);
    g_assert_cmpuint(server->port, >, 0);
    g_assert_cmpint(listen(server->listen_fd, 1), ==, 0);
    server->thread = g_thread_new("cxl-t2-fake-server",
                                  t2_fake_server_thread, server);
    return server;
}

static void t2_fake_server_stop(T2FakeServer *server)
{
    g_atomic_int_set(&server->stop, 1);
    shutdown(server->listen_fd, SHUT_RDWR);
    close(server->listen_fd);
    g_thread_join(server->thread);
}

typedef struct T2V2FakeServer {
    int listen_fd;
    int client_fd[2];
    uint16_t port;
    GThread *thread;
    gint stop;
    int error_code;
    bool registered[2];
    uint64_t sessions[2];
    uint64_t request_sessions[2];
    unsigned requests[2][CXL_MEMSIM_V2_OP_FENCE + 1];
    uint64_t line_address;
    uint64_t epoch;
    uint8_t line[CXL_MEMSIM_V2_LINE_SIZE];
} T2V2FakeServer;

static void t2_v2_frame_init(uint8_t frame[CXL_MEMSIM_V2_FRAME_SIZE],
                             uint16_t opcode)
{
    memset(frame, 0, CXL_MEMSIM_V2_FRAME_SIZE);
    stl_le_p(frame, CXL_MEMSIM_V2_MAGIC);
    stw_le_p(frame + 4, CXL_MEMSIM_V2_VERSION);
    stw_le_p(frame + 6, opcode);
}

static bool t2_v2_register_valid(const uint8_t *request,
                                 uint16_t *endpoint)
{
    *endpoint = lduw_le_p(request + 16);
    return ldl_le_p(request) == CXL_MEMSIM_V2_MAGIC &&
           lduw_le_p(request + 4) == CXL_MEMSIM_V2_VERSION &&
           lduw_le_p(request + 6) == CXL_MEMSIM_V2_OP_REGISTER &&
           ldl_le_p(request + 8) == 0 &&
           lduw_le_p(request + 12) == CXL_MEMSIM_V2_STATUS_OK &&
           request[14] == CXL_MEMSIM_V2_ACK_NONE &&
           request[15] == CXL_MEMSIM_V2_STATE_I &&
           *endpoint <= CXL_MEMSIM_V2_DEVICE_ENDPOINT &&
           lduw_le_p(request + 18) == CXL_MEMSIM_V2_SERVER_ENDPOINT &&
           lduw_le_p(request + 20) == 0 &&
           ldq_le_p(request + 24) == 0 &&
           ldq_le_p(request + 32) == 0 &&
           ldq_le_p(request + 40) == 0 &&
           ldq_le_p(request + 48) == 0 &&
           ldq_le_p(request + 56) == 0 &&
           ldq_le_p(request + 64) == CXL_MEMSIM_V2_CAP_MODEL_SNOOP &&
           ldq_le_p(request + 72) == 4 &&
           ldq_le_p(request + 80) == 256 * KiB &&
           ldq_le_p(request + 88) == 0 &&
           ldl_le_p(request + 96) == CXL_MEMSIM_V2_LINE_SIZE &&
           ldl_le_p(request + 100) == 0;
}

static bool t2_v2_send_register_response(T2V2FakeServer *server,
                                         int fd, uint16_t endpoint,
                                         const uint8_t *request)
{
    uint8_t response[CXL_MEMSIM_V2_FRAME_SIZE];

    t2_v2_frame_init(response, CXL_MEMSIM_V2_OP_RESPONSE);
    response[14] = CXL_MEMSIM_V2_ACK_MODEL;
    stw_le_p(response + 16, CXL_MEMSIM_V2_SERVER_ENDPOINT);
    stw_le_p(response + 18, endpoint);
    stq_le_p(response + 24, ldq_le_p(request + 24));
    stq_le_p(response + 40, server->sessions[endpoint]);
    stq_le_p(response + 64, CXL_MEMSIM_V2_CAP_MODEL_SNOOP);
    stq_le_p(response + 72, ldq_le_p(request + 72));
    stq_le_p(response + 80, ldq_le_p(request + 80));
    stq_le_p(response + 88, 1);
    stl_le_p(response + 96, CXL_MEMSIM_V2_LINE_SIZE);
    return t2_write_exact(fd, response, sizeof(response));
}

static bool t2_v2_request_valid(T2V2FakeServer *server,
                                uint16_t endpoint,
                                const uint8_t *request, uint16_t *opcode)
{
    *opcode = lduw_le_p(request + 6);
    return ldl_le_p(request) == CXL_MEMSIM_V2_MAGIC &&
           lduw_le_p(request + 4) == CXL_MEMSIM_V2_VERSION &&
           *opcode >= CXL_MEMSIM_V2_OP_GETS &&
           *opcode <= CXL_MEMSIM_V2_OP_FENCE &&
           ldl_le_p(request + 8) == 0 &&
           lduw_le_p(request + 12) == CXL_MEMSIM_V2_STATUS_OK &&
           request[14] == CXL_MEMSIM_V2_ACK_NONE &&
           lduw_le_p(request + 16) == endpoint &&
           lduw_le_p(request + 18) == CXL_MEMSIM_V2_SERVER_ENDPOINT &&
           ldq_le_p(request + 24) != 0 &&
           ldq_le_p(request + 32) == 0 &&
           ldq_le_p(request + 40) == server->sessions[endpoint] &&
           ldl_le_p(request + 100) == 0;
}

static bool t2_v2_send_response(T2V2FakeServer *server, uint16_t endpoint,
                                const uint8_t *request, uint8_t state,
                                uint64_t epoch, bool include_line,
                                uint64_t old_value)
{
    uint8_t response[CXL_MEMSIM_V2_FRAME_SIZE];

    t2_v2_frame_init(response, CXL_MEMSIM_V2_OP_RESPONSE);
    response[15] = state;
    stw_le_p(response + 16, CXL_MEMSIM_V2_SERVER_ENDPOINT);
    stw_le_p(response + 18, endpoint);
    stq_le_p(response + 24, ldq_le_p(request + 24));
    stq_le_p(response + 40, server->sessions[endpoint]);
    stq_le_p(response + 48, ldq_le_p(request + 48));
    stq_le_p(response + 56, epoch);
    stq_le_p(response + 88, old_value);
    if (include_line) {
        stw_le_p(response + 20, CXL_MEMSIM_V2_LINE_SIZE);
        memcpy(response + 104, server->line, sizeof(server->line));
    }
    return t2_write_exact(server->client_fd[endpoint], response,
                          sizeof(response));
}

static bool t2_v2_handle_request(T2V2FakeServer *server,
                                 uint16_t endpoint,
                                 const uint8_t *request)
{
    uint64_t address = ldq_le_p(request + 48);
    uint16_t opcode;
    unsigned line_offset;
    uint64_t old_value;

    if (!t2_v2_request_valid(server, endpoint, request, &opcode)) {
        return false;
    }
    server->request_sessions[endpoint] = ldq_le_p(request + 40);
    server->requests[endpoint][opcode]++;

    switch (opcode) {
    case CXL_MEMSIM_V2_OP_GETS:
        return address == server->line_address &&
               t2_v2_send_response(server, endpoint, request,
                                   CXL_MEMSIM_V2_STATE_E,
                                   ++server->epoch, true, 0);
    case CXL_MEMSIM_V2_OP_GETM:
        return address == server->line_address &&
               t2_v2_send_response(server, endpoint, request,
                                   CXL_MEMSIM_V2_STATE_M,
                                   ++server->epoch, true, 0);
    case CXL_MEMSIM_V2_OP_PUTS:
        return address == server->line_address &&
               lduw_le_p(request + 20) == 0 &&
               t2_v2_send_response(server, endpoint, request,
                                   CXL_MEMSIM_V2_STATE_I,
                                   ++server->epoch, false, 0);
    case CXL_MEMSIM_V2_OP_PUTM:
        if (address != server->line_address ||
            lduw_le_p(request + 20) != CXL_MEMSIM_V2_LINE_SIZE) {
            return false;
        }
        memcpy(server->line, request + 104, sizeof(server->line));
        return t2_v2_send_response(server, endpoint, request,
                                   CXL_MEMSIM_V2_STATE_I,
                                   ++server->epoch, false, 0);
    case CXL_MEMSIM_V2_OP_ATOMIC_FAA:
    case CXL_MEMSIM_V2_OP_ATOMIC_CAS:
        if (address < server->line_address ||
            address > server->line_address + CXL_MEMSIM_V2_LINE_SIZE - 8 ||
            address % 8 || ldl_le_p(request + 96) != 8) {
            return false;
        }
        line_offset = address - server->line_address;
        old_value = ldq_le_p(server->line + line_offset);
        if (opcode == CXL_MEMSIM_V2_OP_ATOMIC_FAA) {
            stq_le_p(server->line + line_offset,
                     old_value + ldq_le_p(request + 80));
        } else if (old_value == ldq_le_p(request + 72)) {
            stq_le_p(server->line + line_offset,
                     ldq_le_p(request + 80));
        }
        return t2_v2_send_response(server, endpoint, request,
                                   CXL_MEMSIM_V2_STATE_M,
                                   ++server->epoch, true, old_value);
    case CXL_MEMSIM_V2_OP_FENCE:
        return address == 0 &&
               t2_v2_send_response(server, endpoint, request,
                                   CXL_MEMSIM_V2_STATE_I, 0, false, 0);
    default:
        return false;
    }
}

static bool t2_v2_accept_endpoint(T2V2FakeServer *server)
{
    struct pollfd pollfd = {
        .fd = server->listen_fd,
        .events = POLLIN,
    };
    uint8_t request[CXL_MEMSIM_V2_FRAME_SIZE];
    uint16_t endpoint;
    int fd;

    while (!g_atomic_int_get(&server->stop)) {
        int ready = poll(&pollfd, 1, 50);

        if (ready == 0) {
            continue;
        }
        if (ready < 0) {
            if (errno == EINTR) {
                continue;
            }
            return false;
        }
        fd = accept(server->listen_fd, NULL, NULL);
        if (fd < 0) {
            return false;
        }
        if (!t2_read_exact(fd, request, sizeof(request)) ||
            !t2_v2_register_valid(request, &endpoint) ||
            server->registered[endpoint] ||
            !t2_v2_send_register_response(server, fd, endpoint, request)) {
            close(fd);
            return false;
        }
        server->client_fd[endpoint] = fd;
        server->registered[endpoint] = true;
        return true;
    }
    return false;
}

static gpointer t2_v2_fake_server_thread(gpointer opaque)
{
    T2V2FakeServer *server = opaque;
    struct pollfd clients[2];
    unsigned live = 2;
    size_t i;

    if (!t2_v2_accept_endpoint(server) ||
        !t2_v2_accept_endpoint(server)) {
        if (!g_atomic_int_get(&server->stop)) {
            server->error_code = EPROTO;
        }
        goto out;
    }
    for (i = 0; i < G_N_ELEMENTS(clients); i++) {
        clients[i].fd = server->client_fd[i];
        clients[i].events = POLLIN;
    }

    while (!g_atomic_int_get(&server->stop) && live) {
        int ready = poll(clients, G_N_ELEMENTS(clients), 50);

        if (ready < 0) {
            if (errno == EINTR) {
                continue;
            }
            server->error_code = errno;
            break;
        }
        if (ready == 0) {
            continue;
        }
        for (i = 0; i < G_N_ELEMENTS(clients); i++) {
            uint8_t request[CXL_MEMSIM_V2_FRAME_SIZE];

            if (clients[i].fd < 0 || !clients[i].revents) {
                continue;
            }
            if (!(clients[i].revents & POLLIN) ||
                !t2_read_exact(clients[i].fd, request, sizeof(request))) {
                close(clients[i].fd);
                server->client_fd[i] = -1;
                clients[i].fd = -1;
                live--;
                continue;
            }
            if (!t2_v2_handle_request(server, i, request)) {
                server->error_code = EPROTO;
                goto out;
            }
        }
    }

out:
    for (i = 0; i < G_N_ELEMENTS(server->client_fd); i++) {
        if (server->client_fd[i] >= 0) {
            close(server->client_fd[i]);
            server->client_fd[i] = -1;
        }
    }
    return NULL;
}

static T2V2FakeServer *t2_v2_fake_server_start(void)
{
    T2V2FakeServer *server = g_new0(T2V2FakeServer, 1);
    struct sockaddr_in address = {
        .sin_family = AF_INET,
        .sin_addr.s_addr = htonl(INADDR_LOOPBACK),
    };
    socklen_t address_length = sizeof(address);
    int reuse = 1;
    size_t i;

    for (i = 0; i < G_N_ELEMENTS(server->client_fd); i++) {
        server->client_fd[i] = -1;
    }
    server->sessions[CXL_MEMSIM_V2_HOST_ENDPOINT] = T2_V2_HOST_SESSION;
    server->sessions[CXL_MEMSIM_V2_DEVICE_ENDPOINT] = T2_V2_DEVICE_SESSION;
    server->line_address = T2_SENTINEL_DPA;
    server->listen_fd = socket(AF_INET, SOCK_STREAM | SOCK_CLOEXEC, 0);
    g_assert_cmpint(server->listen_fd, >=, 0);
    g_assert_cmpint(setsockopt(server->listen_fd, SOL_SOCKET, SO_REUSEADDR,
                              &reuse, sizeof(reuse)), ==, 0);
    g_assert_cmpint(bind(server->listen_fd, (struct sockaddr *)&address,
                         sizeof(address)), ==, 0);
    g_assert_cmpint(getsockname(server->listen_fd,
                               (struct sockaddr *)&address,
                               &address_length), ==, 0);
    server->port = ntohs(address.sin_port);
    g_assert_cmpuint(server->port, >, 0);
    g_assert_cmpint(listen(server->listen_fd, 2), ==, 0);
    server->thread = g_thread_new("cxl-t2-v2-fake-server",
                                  t2_v2_fake_server_thread, server);
    return server;
}

static void t2_v2_fake_server_stop(T2V2FakeServer *server)
{
    g_atomic_int_set(&server->stop, 1);
    shutdown(server->listen_fd, SHUT_RDWR);
    close(server->listen_fd);
    g_thread_join(server->thread);
}

static QDict *t2_device_add_with_jit(
    QTestState *qts, const char *bus, uint16_t port,
    const char *event_path, const char *mode,
    const char *library, const char *policy, const char *jit_log)
{
    QDict *arguments = qdict_new();

    qdict_put_str(arguments, "driver", "cxl-type2");
    qdict_put_str(arguments, "id", "t2");
    qdict_put_str(arguments, "bus", bus);
    qdict_put_int(arguments, "gpu-mode", 0);
    qdict_put_bool(arguments, "coherency-enabled", false);
    qdict_put_int(arguments, "cache-size", 128 * MiB);
    qdict_put_int(arguments, "mem-size", 256 * MiB);
    qdict_put_bool(arguments, "sync-type2-wire", true);
    qdict_put_int(arguments, "type2-wire-version", 1);
    qdict_put_str(arguments, "slugarch-event-log", event_path);
    qdict_put_str(arguments, "cxlmemsim-addr", "127.0.0.1");
    qdict_put_int(arguments, "cxlmemsim-port", port);
    if (mode) {
        qdict_put_str(arguments, "slugarch-j-ext", mode);
        qdict_put_str(arguments, "slugarch-jit-lib", library);
        qdict_put_str(arguments, "slugarch-jit-policy", policy);
        qdict_put_str(arguments, "slugarch-jit-log", jit_log);
        qdict_put_bool(arguments, "slugarch-jit-strict", true);
    }
    return qtest_qmp(qts,
                     "{'execute': 'device_add', 'arguments': %p}",
                     arguments);
}

static QDict *t2_device_add(QTestState *qts, const char *bus,
                            uint16_t port, const char *event_path)
{
    return t2_device_add_with_jit(
        qts, bus, port, event_path, NULL, NULL, NULL, NULL);
}

static void t2_assert_observability(QTestState *qts)
{
    static const char *zero_counters[] = {
        "slugarch-completed-reads",
        "slugarch-completed-writes",
        "slugarch-read-bytes",
        "slugarch-written-bytes",
        "slugarch-failed-requests",
        "slugarch-timed-out-requests",
        "slugarch-partial-io-failures",
        "slugarch-mismatched-responses",
        "slugarch-direct-cfmws",
        "slugarch-bar4-overlay",
        "slugarch-bulk-overlay",
        "slugarch-coherent-pool",
        "slugarch-local-shadow",
        "slugarch-local-cache",
        "slugarch-delay-events",
        "slugarch-delay-undershoots",
    };
    QDict *response;
    size_t i;

    response = qtest_qmp(
        qts,
        "{'execute':'qom-set','arguments':{"
        "'path':'/machine/peripheral/t2',"
        "'property':'slugarch-phase-id','value':'phase:test'}}");
    g_assert_false(qdict_haskey(response, "error"));
    qobject_unref(response);

    response = qtest_qmp(
        qts,
        "{'execute':'qom-get','arguments':{"
        "'path':'/machine/peripheral/t2',"
        "'property':'slugarch-phase-id'}}");
    g_assert_cmpstr(qdict_get_str(response, "return"), ==, "phase:test");
    qobject_unref(response);

    response = qtest_qmp(
        qts,
        "{'execute':'qom-set','arguments':{"
        "'path':'/machine/peripheral/t2',"
        "'property':'slugarch-phase-id','value':'bad phase'}}");
    g_assert_true(qdict_haskey(response, "error"));
    qobject_unref(response);

    response = qtest_qmp(
        qts,
        "{'execute':'qom-get','arguments':{"
        "'path':'/machine/peripheral/t2',"
        "'property':'slugarch-client-id'}}");
    g_assert_cmpuint(qdict_get_int(response, "return"), ==, 1);
    qobject_unref(response);

    for (i = 0; i < G_N_ELEMENTS(zero_counters); i++) {
        response = qtest_qmp(
            qts,
            "{'execute':'qom-get','arguments':{"
            "'path':'/machine/peripheral/t2','property':%s}}",
            zero_counters[i]);
        g_assert_cmpuint(qdict_get_int(response, "return"), ==, 0);
        qobject_unref(response);
    }
}

static void t2_sync_handshake_case(uint64_t capacity,
                                   uint64_t latency,
                                   uint64_t request_id,
                                   bool bad_crc,
                                   bool expect_success,
                                   const char *expected_error)
{
    g_autofree char *run_dir = NULL;
    g_autofree char *event_path = NULL;
    g_autofree char *error_description = NULL;
    T2FakeServer *server;
    QTestState *qts;
    QDict *response;
    bool success;

    run_dir = g_dir_make_tmp("cxl-t2-sync-XXXXXX", NULL);
    g_assert_nonnull(run_dir);
    event_path = g_build_filename(run_dir, "qemu-events.jsonl", NULL);
    server = t2_fake_server_start(capacity, latency, request_id, bad_crc);
    qts = qtest_init(QEMU_T2_SYNC_BASE);
    response = t2_device_add(qts, "rp0", server->port, event_path);
    success = !qdict_haskey(response, "error");
    if (!success) {
        error_description = g_strdup(qdict_get_str(
            qdict_get_qdict(response, "error"), "desc"));
    }
    qobject_unref(response);

    if (success) {
        t2_assert_observability(qts);
    }
    t2_fake_server_stop(server);
    qtest_quit(qts);

    g_assert_true(server->accepted);
    g_assert_true(server->hello_valid);
    g_assert_true(server->ack_sent);
    if (expect_success) {
        g_assert_true(success);
        g_assert_true(g_file_test(event_path, G_FILE_TEST_IS_REGULAR));
        {
            g_autofree char *events = NULL;

            g_assert_true(g_file_get_contents(event_path, &events,
                                              NULL, NULL));
            g_assert_nonnull(strstr(events, "\"event\":\"handshake\""));
            g_assert_nonnull(strstr(events,
                                    "\"phase_id\":\"phase:test\""));
        }
    } else {
        g_assert_false(success);
        g_assert_nonnull(error_description);
        g_assert_nonnull(strstr(error_description,
                                "SlugArch Type-2 handshake failed:"));
        g_assert_nonnull(strstr(error_description, expected_error));
    }

    unlink(event_path);
    rmdir(run_dir);
    g_free(server);
}

static void cxl_t2_sync_handshake(void)
{
    t2_sync_handshake_case(256 * MiB, 400, 1, false, true, NULL);
}

static void cxl_t2_sync_bad_capacity(void)
{
    t2_sync_handshake_case(64 * MiB, 400, 1, false, false, "capacity");
}

static void cxl_t2_sync_bad_latency(void)
{
    t2_sync_handshake_case(256 * MiB, 1000001, 1, false, false,
                           "latency");
}

static void cxl_t2_sync_bad_request_id(void)
{
    t2_sync_handshake_case(256 * MiB, 400, 2, false, false,
                           "request ID");
}

static void cxl_t2_sync_bad_crc(void)
{
    t2_sync_handshake_case(256 * MiB, 400, 1, true, false, "CRC32C");
}

static void t2_program_host_decoder(QTestState *qts)
{
    const uint64_t registers = Q35_CXL_HB_CACHE_MEM_BASE;
    uint32_t control;

    qtest_writel(qts, registers + A_CXL_HDM_DECODER0_BASE_LO,
                 Q35_CFMWS_BASE & 0xf0000000U);
    qtest_writel(qts, registers + A_CXL_HDM_DECODER0_BASE_HI,
                 Q35_CFMWS_BASE >> 32);
    qtest_writel(qts, registers + A_CXL_HDM_DECODER0_SIZE_LO,
                 256 * MiB);
    qtest_writel(qts, registers + A_CXL_HDM_DECODER0_SIZE_HI, 0);
    qtest_writel(qts, registers + A_CXL_HDM_DECODER0_TARGET_LIST_LO, 0);
    qtest_writel(qts, registers + A_CXL_HDM_DECODER0_TARGET_LIST_HI, 0);
    qtest_writel(qts, registers + A_CXL_HDM_DECODER_GLOBAL_CONTROL,
                 1U << 1);
    qtest_writel(qts, registers + A_CXL_HDM_DECODER0_CTRL, 1U << 9);
    control = qtest_readl(qts, registers + A_CXL_HDM_DECODER0_CTRL);
    g_assert_cmphex(control & (1U << 10), ==, 1U << 10);
}

static uint32_t t2_pci_config_address(uint8_t bus, uint8_t devfn,
                                      uint8_t offset)
{
    return (1U << 31) | ((uint32_t)bus << 16) |
           ((uint32_t)devfn << 8) | (offset & ~3U);
}

static uint16_t t2_pci_config_readw(QTestState *qts, uint8_t bus,
                                    uint8_t devfn, uint8_t offset)
{
    qtest_outl(qts, 0xcf8, t2_pci_config_address(bus, devfn, offset));
    return qtest_inw(qts, 0xcfc + (offset & 3));
}

static uint32_t t2_pci_config_readl(QTestState *qts, uint8_t bus,
                                    uint8_t devfn, uint8_t offset)
{
    qtest_outl(qts, 0xcf8, t2_pci_config_address(bus, devfn, offset));
    return qtest_inl(qts, 0xcfc);
}

static void t2_pci_config_writew(QTestState *qts, uint8_t bus,
                                 uint8_t devfn, uint8_t offset,
                                 uint16_t value)
{
    qtest_outl(qts, 0xcf8, t2_pci_config_address(bus, devfn, offset));
    qtest_outw(qts, 0xcfc + (offset & 3), value);
}

static void t2_pci_config_writel(QTestState *qts, uint8_t bus,
                                 uint8_t devfn, uint8_t offset,
                                 uint32_t value)
{
    qtest_outl(qts, 0xcf8, t2_pci_config_address(bus, devfn, offset));
    qtest_outl(qts, 0xcfc, value);
}

static void t2_program_endpoint_bar2_on_bus(QTestState *qts, uint8_t bus,
                                            uint8_t devfn, uint64_t base)
{
    uint16_t command;

    g_assert_cmphex(base & ((128 * MiB) - 1), ==, 0);
    t2_pci_config_writel(qts, bus, devfn, PCI_BASE_ADDRESS_3, base >> 32);
    t2_pci_config_writel(qts, bus, devfn, PCI_BASE_ADDRESS_2, base);
    command = t2_pci_config_readw(qts, bus, devfn, PCI_COMMAND);
    t2_pci_config_writew(qts, bus, devfn, PCI_COMMAND,
                         command | PCI_COMMAND_MEMORY);
    g_assert_cmphex(t2_pci_config_readl(
                        qts, bus, devfn, PCI_BASE_ADDRESS_2) &
                    PCI_BASE_ADDRESS_MEM_MASK,
                    ==, base);
}

static void t2_program_endpoint_bar2(QTestState *qts, uint8_t devfn,
                                     uint64_t base)
{
    t2_program_endpoint_bar2_on_bus(qts, 0, devfn, base);
}

static void t2_enable_bridge_window(QTestState *qts, uint8_t bus,
                                    uint8_t devfn)
{
    uint16_t command = t2_pci_config_readw(qts, bus, devfn,
                                           PCI_COMMAND);

    t2_pci_config_writel(qts, bus, devfn, PCI_MEMORY_BASE,
                         0xd000d000U);
    t2_pci_config_writew(qts, bus, devfn, PCI_COMMAND,
                         command | PCI_COMMAND_MEMORY);
}

static void t2_program_direct_endpoint_bar2(QTestState *qts, uint64_t base)
{
    t2_pci_config_writel(qts, 52, 0, PCI_PRIMARY_BUS,
                         52U | (53U << 8) | (53U << 16));
    g_assert_cmphex(t2_pci_config_readw(qts, 53, 0, PCI_VENDOR_ID),
                    ==, 0x8086);
    t2_enable_bridge_window(qts, 52, 0);
    t2_program_endpoint_bar2_on_bus(qts, 53, 0, base);
}

static void t2_v2_execute_bar2_command(QTestState *qts, uint64_t bar2,
                                       uint32_t command, uint64_t param0,
                                       uint64_t param1, uint64_t param2)
{
    qtest_writeq(qts, bar2 + CXL_GPU_REG_PARAM0, param0);
    qtest_writeq(qts, bar2 + CXL_GPU_REG_PARAM1, param1);
    qtest_writeq(qts, bar2 + CXL_GPU_REG_PARAM2, param2);
    qtest_writel(qts, bar2 + CXL_GPU_REG_CMD, command);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_CMD_STATUS),
                     ==, CXL_GPU_CMD_STATUS_COMPLETE);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_CMD_RESULT),
                     ==, CXL_GPU_SUCCESS);
}

static void t2_program_switch_decoder(QTestState *qts)
{
    const uint64_t registers = T2_SWITCH_COMPONENT_BAR + 0x1000;
    uint32_t control;

    t2_pci_config_writel(qts, 52, 0, PCI_PRIMARY_BUS,
                         52U | (53U << 8) | (55U << 16));
    g_assert_cmphex(t2_pci_config_readw(qts, 53, 0, PCI_VENDOR_ID),
                    !=, 0xffff);
    t2_pci_config_writel(qts, 53, 0, PCI_PRIMARY_BUS,
                         53U | (54U << 8) | (55U << 16));
    g_assert_cmphex(t2_pci_config_readw(qts, 54, 0, PCI_VENDOR_ID),
                    !=, 0xffff);
    t2_pci_config_writel(qts, 54, 0, PCI_PRIMARY_BUS,
                         54U | (55U << 8) | (55U << 16));
    g_assert_cmphex(t2_pci_config_readw(qts, 55, 0, PCI_VENDOR_ID),
                    ==, 0x8086);

    t2_enable_bridge_window(qts, 52, 0);
    t2_enable_bridge_window(qts, 53, 0);
    t2_enable_bridge_window(qts, 54, 0);
    t2_pci_config_writel(qts, 53, 0, PCI_BASE_ADDRESS_0,
                         T2_SWITCH_COMPONENT_BAR);
    t2_pci_config_writel(qts, 53, 0, PCI_BASE_ADDRESS_1, 0);
    g_assert_cmphex(
        t2_pci_config_readl(qts, 53, 0, PCI_BASE_ADDRESS_0) &
        PCI_BASE_ADDRESS_MEM_MASK,
        ==, T2_SWITCH_COMPONENT_BAR);

    qtest_writel(qts, registers + A_CXL_HDM_DECODER0_BASE_LO,
                 Q35_CFMWS_BASE & 0xf0000000U);
    qtest_writel(qts, registers + A_CXL_HDM_DECODER0_BASE_HI,
                 Q35_CFMWS_BASE >> 32);
    qtest_writel(qts, registers + A_CXL_HDM_DECODER0_SIZE_LO,
                 256 * MiB);
    qtest_writel(qts, registers + A_CXL_HDM_DECODER0_SIZE_HI, 0);
    qtest_writel(qts, registers + A_CXL_HDM_DECODER0_TARGET_LIST_LO, 0);
    qtest_writel(qts, registers + A_CXL_HDM_DECODER0_TARGET_LIST_HI, 0);
    qtest_writel(qts, registers + A_CXL_HDM_DECODER0_CTRL, 1U << 9);
    control = qtest_readl(qts, registers + A_CXL_HDM_DECODER0_CTRL);
    g_assert_cmphex(control & (1U << 10), ==, 1U << 10);
}

static uint64_t t2_qdict_uint(const QDict *dictionary, const char *key)
{
    uint64_t value;

    g_assert_true(qnum_get_try_uint(
        qobject_to(QNum, qdict_get(dictionary, key)), &value));
    return value;
}

static uint64_t t2_qom_uint_at(QTestState *qts, const char *id,
                               const char *property)
{
    g_autofree char *path = g_strdup_printf("/machine/peripheral/%s", id);
    QDict *response;
    uint64_t value;

    response = qtest_qmp(
        qts,
        "{'execute':'qom-get','arguments':{"
        "'path':%s,'property':%s}}",
        path, property);
    g_assert_false(qdict_haskey(response, "error"));
    value = t2_qdict_uint(response, "return");
    qobject_unref(response);
    return value;
}

static uint64_t t2_qom_counter(QTestState *qts, const char *property)
{
    return t2_qom_uint_at(qts, "t2", property);
}

static bool t2_qom_bool_at(QTestState *qts, const char *id,
                           const char *property)
{
    g_autofree char *path = g_strdup_printf("/machine/peripheral/%s", id);
    QDict *response;
    bool value;

    response = qtest_qmp(
        qts,
        "{'execute':'qom-get','arguments':{"
        "'path':%s,'property':%s}}",
        path, property);
    g_assert_false(qdict_haskey(response, "error"));
    value = qdict_get_bool(response, "return");
    qobject_unref(response);
    return value;
}

static bool t2_qom_bool(QTestState *qts, const char *property)
{
    return t2_qom_bool_at(qts, "t2", property);
}

static char *t2_qom_string_at(QTestState *qts, const char *id,
                              const char *property)
{
    g_autofree char *path = g_strdup_printf("/machine/peripheral/%s", id);
    QDict *response;
    char *value;

    response = qtest_qmp(
        qts,
        "{'execute':'qom-get','arguments':{"
        "'path':%s,'property':%s}}",
        path, property);
    g_assert_false(qdict_haskey(response, "error"));
    value = g_strdup(qdict_get_str(response, "return"));
    qobject_unref(response);
    return value;
}

static char *t2_qom_string(QTestState *qts, const char *property)
{
    return t2_qom_string_at(qts, "t2", property);
}

static char *t2_jit_fake_path(void)
{
    const char *build_dir = g_getenv("G_TEST_BUILDDIR");
    g_autofree char *current_dir = NULL;
    g_autofree char *filename = NULL;
    g_autofree char *relative = NULL;

    filename = g_strdup_printf("slugarch-jit-fake%s",
                               CONFIG_HOST_DSOSUF);
    if (build_dir) {
        relative = g_build_filename(
            build_dir, "..", "unit", filename, NULL);
    } else {
        current_dir = g_get_current_dir();
        relative = g_build_filename(
            current_dir, "tests", "unit", filename, NULL);
    }
    return g_canonicalize_filename(relative, NULL);
}

static QDict *t2_jext_hotplug(QTestState *qts, const char *id,
                              const char *mode, const char *library,
                              const char *policy)
{
    QDict *arguments = qdict_new();

    qdict_put_str(arguments, "driver", "cxl-type2");
    qdict_put_str(arguments, "id", id);
    qdict_put_str(arguments, "bus", "rp0");
    qdict_put_int(arguments, "gpu-mode", 0);
    qdict_put_bool(arguments, "coherency-enabled", false);
    qdict_put_int(arguments, "cache-size", 2 * MiB);
    qdict_put_int(arguments, "mem-size", 16 * MiB);
    qdict_put_int(arguments, "cxlmemsim-port", 1);
    qdict_put_str(arguments, "slugarch-j-ext", mode);
    qdict_put_str(arguments, "slugarch-jit-lib", library);
    qdict_put_str(arguments, "slugarch-jit-policy", policy);
    qdict_put_bool(arguments, "slugarch-jit-strict", true);
    return qtest_qmp(qts,
                     "{'execute':'device_add','arguments':%p}",
                     arguments);
}

static void t2_assert_qmp_error_contains(QDict *response,
                                         const char *expected)
{
    const char *description;

    g_assert_true(qdict_haskey(response, "error"));
    description = qdict_get_str(qdict_get_qdict(response, "error"), "desc");
    g_assert_nonnull(strstr(description, expected));
}

static void cxl_t2_jext_capability(void)
{
    g_autofree char *directory = NULL;
    g_autofree char *library = NULL;
    g_autofree char *policy = NULL;
    g_autofree char *log = NULL;
    g_autofree char *digest = NULL;
    g_autoptr(GString) command = g_string_new(NULL);
    QTestState *qts;
    uint64_t bar2 = T2_JEXT_BAR2_BASE;
    uint32_t caps;
    size_t i;

    qts = qtest_init(
        "-machine q35,cxl=on -m 128M "
        "-device cxl-type2,id=t2,bus=pcie.0,addr=4.0,gpu-mode=0,"
        "coherency-enabled=false,cache-size=128M,mem-size=256M,"
        "cxlmemsim-port=1");
    t2_program_endpoint_bar2(qts, T2_DVSEC_DEVFN, bar2);
    caps = qtest_readl(qts, bar2 + CXL_GPU_REG_CAPS);
    g_assert_cmphex(caps & CXL_GPU_CAP_SLUGARCH_J_EXT, ==, 0);
    g_assert_cmphex(qtest_readl(qts, bar2 + CXL_GPU_REG_J_MAGIC),
                    ==, 0);
    g_assert_cmphex(qtest_readl(qts, bar2 + CXL_GPU_REG_J_STATUS),
                    ==, 0);
    qtest_writel(qts, bar2 + CXL_GPU_REG_CMD, CXL_GPU_CMD_J_QUERY);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_CMD_STATUS),
                     ==, CXL_GPU_CMD_STATUS_ERROR);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_CMD_RESULT),
                     ==, CXL_GPU_J_ERR_UNSUPPORTED);
    qtest_quit(qts);

    directory = g_dir_make_tmp("cxl-t2-jext-XXXXXX", NULL);
    g_assert_nonnull(directory);
    library = t2_jit_fake_path();
    policy = g_build_filename(directory, "policy.json", NULL);
    log = g_build_filename(directory, "jit.jsonl", NULL);
    g_assert_true(g_file_set_contents(policy, "valid", -1, NULL));

    g_string_printf(
        command,
        "-machine q35,cxl=on -m 128M "
        "-device cxl-type2,id=t2,bus=pcie.0,addr=4.0,gpu-mode=0,"
        "coherency-enabled=false,cache-size=128M,mem-size=256M,"
        "cxlmemsim-port=1,slugarch-j-ext=rust,"
        "slugarch-jit-lib=%s,slugarch-jit-policy=%s,"
        "slugarch-jit-log=%s,slugarch-jit-strict=on",
        library, policy, log);
    qts = qtest_init(command->str);
    t2_program_endpoint_bar2(qts, T2_DVSEC_DEVFN, bar2);

    caps = qtest_readl(qts, bar2 + CXL_GPU_REG_CAPS);
    g_assert_cmphex(caps & CXL_GPU_CAP_SLUGARCH_J_EXT,
                    ==, CXL_GPU_CAP_SLUGARCH_J_EXT);
    g_assert_cmphex(qtest_readl(qts, bar2 + CXL_GPU_REG_J_MAGIC),
                    ==, CXL_GPU_J_MAGIC);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_J_ABI_VERSION),
                     ==, CXL_GPU_J_ABI_VERSION);
    g_assert_cmphex(qtest_readl(qts, bar2 + CXL_GPU_REG_J_CAPS) & 3,
                    ==, 3);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_J_STATUS),
                     ==, CXL_GPU_J_STATUS_READY);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_J_BACKEND),
                     ==, CXL_GPU_J_BACKEND_RUST);
    g_assert_cmpuint(qtest_readl(
                         qts, bar2 + CXL_GPU_REG_J_POLICY_BYTES),
                     ==, 5);
    g_assert_cmpuint(qtest_readl(
                         qts, bar2 + CXL_GPU_REG_J_LAST_ERROR),
                     ==, 0);
    for (i = 0; i < 4; i++) {
        g_assert_cmphex(qtest_readq(
                            qts, bar2 + CXL_GPU_REG_J_POLICY_DIGEST + i * 8),
                        ==, UINT64_C(0xa5a5a5a5a5a5a5a5));
    }

    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-jit-status"),
                     ==, CXL_GPU_J_STATUS_READY);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-jit-backend"),
                     ==, CXL_GPU_J_BACKEND_RUST);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-jit-event-count"),
                     ==, 0);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-jit-record-count"),
                     ==, 0);
    digest = t2_qom_string(qts, "slugarch-jit-policy-digest");
    g_assert_cmpstr(
        digest, ==,
        "a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5"
        "a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5a5");
    qtest_quit(qts);

    g_assert_true(g_file_test(log, G_FILE_TEST_IS_REGULAR));
    unlink(log);
    unlink(policy);
    rmdir(directory);
}

static void cxl_t2_jext_commands(void)
{
    const char replacement[] = "valid-b";
    const char invalid[] = "invalid";
    uint8_t cleared[sizeof(replacement) - 1];
    uint8_t diagnostic[128] = { 0 };
    g_autofree char *directory = NULL;
    g_autofree char *library = NULL;
    g_autofree char *policy = NULL;
    g_autofree char *log = NULL;
    g_autoptr(GString) command = g_string_new(NULL);
    QTestState *qts;
    uint64_t bar2 = T2_JEXT_BAR2_BASE;
    uint64_t required;
    uint64_t written;

    directory = g_dir_make_tmp("cxl-t2-jext-cmd-XXXXXX", NULL);
    g_assert_nonnull(directory);
    library = t2_jit_fake_path();
    policy = g_build_filename(directory, "policy.json", NULL);
    log = g_build_filename(directory, "jit.jsonl", NULL);
    g_assert_true(g_file_set_contents(policy, "valid", -1, NULL));
    g_string_printf(
        command,
        "-machine q35,cxl=on -m 128M "
        "-device cxl-type2,id=t2,bus=pcie.0,addr=4.0,gpu-mode=0,"
        "coherency-enabled=false,cache-size=128M,mem-size=256M,"
        "cxlmemsim-port=1,slugarch-j-ext=rust,"
        "slugarch-jit-lib=%s,slugarch-jit-policy=%s,"
        "slugarch-jit-log=%s,slugarch-jit-strict=on",
        library, policy, log);
    qts = qtest_init(command->str);
    t2_program_endpoint_bar2(qts, T2_DVSEC_DEVFN, bar2);

    qtest_writel(qts, bar2 + CXL_GPU_REG_CMD, CXL_GPU_CMD_J_QUERY);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_CMD_STATUS),
                     ==, CXL_GPU_CMD_STATUS_COMPLETE);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_CMD_RESULT),
                     ==, CXL_GPU_J_OK);
    g_assert_cmpuint(qtest_readq(qts, bar2 + CXL_GPU_REG_RESULT0),
                     ==, CXL_GPU_J_ABI_VERSION);
    g_assert_cmpuint(qtest_readq(qts, bar2 + CXL_GPU_REG_RESULT2),
                     ==, CXL_GPU_J_BACKEND_RUST);
    g_assert_cmpuint(qtest_readq(qts, bar2 + CXL_GPU_REG_RESULT3),
                     ==, 5);

    qtest_writeq(qts, bar2 + CXL_GPU_REG_PARAM0, 0);
    qtest_writel(qts, bar2 + CXL_GPU_REG_CMD,
                 CXL_GPU_CMD_J_LOAD_POLICY);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_CMD_STATUS),
                     ==, CXL_GPU_CMD_STATUS_ERROR);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_CMD_RESULT),
                     ==, CXL_GPU_J_ERR_STRUCT_SIZE);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_J_LAST_ERROR),
                     ==, CXL_GPU_J_ERR_STRUCT_SIZE);

    qtest_memwrite(qts, bar2 + CXL_GPU_DATA_OFFSET,
                   replacement, sizeof(replacement) - 1);
    qtest_writeq(qts, bar2 + CXL_GPU_REG_PARAM0,
                 sizeof(replacement) - 1);
    qtest_writel(qts, bar2 + CXL_GPU_REG_CMD,
                 CXL_GPU_CMD_J_LOAD_POLICY);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_CMD_STATUS),
                     ==, CXL_GPU_CMD_STATUS_COMPLETE);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_CMD_RESULT),
                     ==, CXL_GPU_J_OK);
    g_assert_cmphex(qtest_readq(
                        qts, bar2 + CXL_GPU_REG_J_POLICY_DIGEST),
                    ==, UINT64_C(0x5a5a5a5a5a5a5a5a));
    qtest_memread(qts, bar2 + CXL_GPU_DATA_OFFSET,
                  cleared, sizeof(cleared));
    for (size_t i = 0; i < sizeof(cleared); i++) {
        g_assert_cmpuint(cleared[i], ==, 0);
    }

    qtest_memwrite(qts, bar2 + CXL_GPU_DATA_OFFSET,
                   invalid, sizeof(invalid) - 1);
    qtest_writeq(qts, bar2 + CXL_GPU_REG_PARAM0,
                 sizeof(invalid) - 1);
    qtest_writel(qts, bar2 + CXL_GPU_REG_CMD,
                 CXL_GPU_CMD_J_LOAD_POLICY);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_CMD_STATUS),
                     ==, CXL_GPU_CMD_STATUS_ERROR);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_CMD_RESULT),
                     ==, CXL_GPU_J_ERR_PARSE);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_J_STATUS),
                     ==, CXL_GPU_J_STATUS_READY);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_J_LAST_ERROR),
                     ==, CXL_GPU_J_ERR_PARSE);
    g_assert_cmphex(qtest_readq(
                        qts, bar2 + CXL_GPU_REG_J_POLICY_DIGEST),
                    ==, UINT64_C(0x5a5a5a5a5a5a5a5a));

    qtest_writeq(qts, bar2 + CXL_GPU_REG_PARAM0, 4);
    qtest_writel(qts, bar2 + CXL_GPU_REG_CMD,
                 CXL_GPU_CMD_J_GET_DIAGNOSTIC);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_CMD_STATUS),
                     ==, CXL_GPU_CMD_STATUS_COMPLETE);
    required = qtest_readq(qts, bar2 + CXL_GPU_REG_RESULT0);
    written = qtest_readq(qts, bar2 + CXL_GPU_REG_RESULT1);
    g_assert_cmpuint(required, >, written);
    g_assert_cmpuint(written, ==, 4);
    qtest_memread(qts, bar2 + CXL_GPU_DATA_OFFSET,
                  diagnostic, written);
    g_assert_cmpmem(diagnostic, written, "fake", 4);

    qtest_writeq(qts, bar2 + CXL_GPU_REG_PARAM0, sizeof(diagnostic));
    qtest_writel(qts, bar2 + CXL_GPU_REG_CMD,
                 CXL_GPU_CMD_J_GET_DIAGNOSTIC);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_CMD_STATUS),
                     ==, CXL_GPU_CMD_STATUS_COMPLETE);
    required = qtest_readq(qts, bar2 + CXL_GPU_REG_RESULT0);
    written = qtest_readq(qts, bar2 + CXL_GPU_REG_RESULT1);
    g_assert_cmpuint(required, >, 0);
    g_assert_cmpuint(written, ==, required);
    g_assert_cmpuint(written, <=, sizeof(diagnostic));
    qtest_memread(qts, bar2 + CXL_GPU_DATA_OFFSET,
                  diagnostic, written);
    g_assert_nonnull(g_strstr_len((const char *)diagnostic, written,
                                  "parse error"));

    qtest_writel(qts, bar2 + CXL_GPU_REG_CMD,
                 CXL_GPU_CMD_J_GET_STATS);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_CMD_STATUS),
                     ==, CXL_GPU_CMD_STATUS_COMPLETE);
    g_assert_cmpuint(qtest_readq(qts, bar2 + CXL_GPU_REG_RESULT0),
                     ==, 0);
    g_assert_cmpuint(qtest_readq(qts, bar2 + CXL_GPU_REG_RESULT1),
                     ==, 0);

    qtest_writel(qts, bar2 + CXL_GPU_REG_CMD, CXL_GPU_CMD_J_RESET);
    g_assert_cmpuint(qtest_readl(qts, bar2 + CXL_GPU_REG_CMD_STATUS),
                     ==, CXL_GPU_CMD_STATUS_COMPLETE);
    g_assert_cmphex(qtest_readq(
                        qts, bar2 + CXL_GPU_REG_J_POLICY_DIGEST),
                    ==, UINT64_C(0xa5a5a5a5a5a5a5a5));
    qtest_quit(qts);

    unlink(log);
    unlink(policy);
    rmdir(directory);
}

static void cxl_t2_jext_no_fallback(void)
{
    g_autofree char *directory = NULL;
    g_autofree char *library = NULL;
    g_autofree char *policy = NULL;
    QTestState *qts;
    QDict *response;

    directory = g_dir_make_tmp("cxl-t2-jext-fail-XXXXXX", NULL);
    g_assert_nonnull(directory);
    library = t2_jit_fake_path();
    policy = g_build_filename(directory, "policy.json", NULL);
    g_assert_true(g_file_set_contents(policy, "valid", -1, NULL));

    qts = qtest_init(QEMU_T2_SYNC_BASE);
    response = t2_jext_hotplug(qts, "t2-auto", "auto",
                               library, policy);
    t2_assert_qmp_error_contains(response, "no eligible probed backend");
    qobject_unref(response);
    qtest_quit(qts);

    g_setenv("SLUGARCH_JIT_FAKE_NO_FPGA", "1", true);
    qts = qtest_init(QEMU_T2_SYNC_BASE);
    response = t2_jext_hotplug(qts, "t2-fpga", "fpga-verilator",
                               library, policy);
    t2_assert_qmp_error_contains(response,
                                 "lacks required capabilities");
    qobject_unref(response);
    qtest_quit(qts);
    g_unsetenv("SLUGARCH_JIT_FAKE_NO_FPGA");

    g_assert_true(g_file_set_contents(
        policy, "wrong-backend", -1, NULL));
    qts = qtest_init(QEMU_T2_SYNC_BASE);
    response = t2_jext_hotplug(qts, "t2-rust", "rust",
                               library, policy);
    t2_assert_qmp_error_contains(response,
                                 "differs from requested");
    qobject_unref(response);
    qtest_quit(qts);

    unlink(policy);
    rmdir(directory);
}

static void cxl_t2_jext_per_tile_state(void)
{
    const uint64_t bar2_a = T2_JEXT_BAR2_BASE;
    const uint64_t bar2_b = T2_JEXT_BAR2_BASE + 128 * MiB;
    g_autofree char *directory = NULL;
    g_autofree char *library = NULL;
    g_autofree char *policy_a = NULL;
    g_autofree char *policy_b = NULL;
    g_autofree char *log_a = NULL;
    g_autofree char *log_b = NULL;
    g_autofree char *digest_a = NULL;
    g_autofree char *digest_b = NULL;
    g_autoptr(GString) command = g_string_new(NULL);
    QTestState *qts;

    directory = g_dir_make_tmp("cxl-t2-jext-tiles-XXXXXX", NULL);
    g_assert_nonnull(directory);
    library = t2_jit_fake_path();
    policy_a = g_build_filename(directory, "policy-a.json", NULL);
    policy_b = g_build_filename(directory, "policy-b.json", NULL);
    log_a = g_build_filename(directory, "jit-a.jsonl", NULL);
    log_b = g_build_filename(directory, "jit-b.jsonl", NULL);
    g_assert_true(g_file_set_contents(policy_a, "valid", -1, NULL));
    g_assert_true(g_file_set_contents(policy_b, "valid-b", -1, NULL));

    g_string_printf(
        command,
        "-machine q35,cxl=on -m 128M "
        "-device cxl-type2,id=tile0,bus=pcie.0,addr=4.0,gpu-mode=0,"
        "coherency-enabled=false,cache-size=2M,mem-size=16M,"
        "cxlmemsim-port=1,slugarch-j-ext=rust,slugarch-jit-lib=%s,"
        "slugarch-jit-policy=%s,slugarch-jit-log=%s,"
        "slugarch-jit-strict=on "
        "-device cxl-type2,id=tile1,bus=pcie.0,addr=5.0,gpu-mode=0,"
        "coherency-enabled=false,cache-size=2M,mem-size=16M,"
        "cxlmemsim-port=1,slugarch-j-ext=rust,slugarch-jit-lib=%s,"
        "slugarch-jit-policy=%s,slugarch-jit-log=%s,"
        "slugarch-jit-strict=on",
        library, policy_a, log_a, library, policy_b, log_b);
    qts = qtest_init(command->str);
    t2_program_endpoint_bar2(qts, 4U << 3, bar2_a);
    t2_program_endpoint_bar2(qts, 5U << 3, bar2_b);

    g_assert_cmphex(qtest_readl(qts, bar2_a + CXL_GPU_REG_CAPS) &
                    CXL_GPU_CAP_SLUGARCH_J_EXT,
                    ==, CXL_GPU_CAP_SLUGARCH_J_EXT);
    g_assert_cmphex(qtest_readl(qts, bar2_b + CXL_GPU_REG_CAPS) &
                    CXL_GPU_CAP_SLUGARCH_J_EXT,
                    ==, CXL_GPU_CAP_SLUGARCH_J_EXT);
    g_assert_cmphex(qtest_readq(
                        qts, bar2_a + CXL_GPU_REG_J_POLICY_DIGEST),
                    ==, UINT64_C(0xa5a5a5a5a5a5a5a5));
    g_assert_cmphex(qtest_readq(
                        qts, bar2_b + CXL_GPU_REG_J_POLICY_DIGEST),
                    ==, UINT64_C(0x5a5a5a5a5a5a5a5a));
    g_assert_cmpuint(t2_qom_uint_at(
                         qts, "tile0", "slugarch-jit-event-count"),
                     ==, 0);
    g_assert_cmpuint(t2_qom_uint_at(
                         qts, "tile1", "slugarch-jit-event-count"),
                     ==, 0);
    digest_a = t2_qom_string_at(
        qts, "tile0", "slugarch-jit-policy-digest");
    digest_b = t2_qom_string_at(
        qts, "tile1", "slugarch-jit-policy-digest");
    g_assert_cmpstr(digest_a, !=, digest_b);
    qtest_quit(qts);

    g_assert_true(g_file_test(log_a, G_FILE_TEST_IS_REGULAR));
    g_assert_true(g_file_test(log_b, G_FILE_TEST_IS_REGULAR));
    unlink(log_a);
    unlink(log_b);
    unlink(policy_a);
    unlink(policy_b);
    rmdir(directory);
}

typedef struct T2ExpectedJitEvent {
    uint32_t direction;
    uint32_t event_class;
    uint32_t opcode;
    uint64_t tag;
    uint32_t payload_len;
    const char *payload_prefix_hex;
} T2ExpectedJitEvent;

typedef struct T2ExpectedJitJoin {
    uint64_t request_event_id;
    uint64_t completion_event_id;
    uint64_t request_id;
    uint64_t server_sequence;
    bool external_commit;
    uint32_t effective_error;
} T2ExpectedJitJoin;

static void t2_set_phase(QTestState *qts, const char *phase)
{
    QDict *response = qtest_qmp(
        qts,
        "{'execute':'qom-set','arguments':{"
        "'path':'/machine/peripheral/t2',"
        "'property':'slugarch-phase-id','value':%s}}",
        phase);

    g_assert_false(qdict_haskey(response, "error"));
    qobject_unref(response);
}

static void t2_assert_jit_event_log(
    const char *path, const T2ExpectedJitEvent *expected,
    size_t expected_count, const T2ExpectedJitJoin *expected_joins,
    size_t expected_join_count, const char *policy_digest)
{
    g_autofree char *contents = NULL;
    g_auto(GStrv) lines = NULL;
    uint64_t phase_id = 0;
    size_t event_index = 0;
    size_t join_count = 0;

    g_assert_true(g_file_get_contents(path, &contents, NULL, NULL));
    lines = g_strsplit(contents, "\n", -1);
    for (size_t i = 0; lines[i]; i++) {
        QObject *object;
        QDict *entry;
        const char *schema;

        if (!lines[i][0]) {
            continue;
        }
        object = qobject_from_json(lines[i], &error_abort);
        entry = qobject_to(QDict, object);
        g_assert_nonnull(entry);
        schema = qdict_get_str(entry, "schema");
        if (strcmp(schema, "slugarch.qemu-jit-event.v1") == 0) {
            const T2ExpectedJitEvent *want;
            uint64_t event_phase;

            g_assert_cmpuint(event_index, <, expected_count);
            want = &expected[event_index];
            g_assert_cmpuint(t2_qdict_uint(entry, "event_id"),
                             ==, event_index + 1);
            g_assert_cmpuint(t2_qdict_uint(entry, "client_id"), ==, 1);
            g_assert_cmpuint(t2_qdict_uint(entry, "direction"),
                             ==, want->direction);
            g_assert_cmpuint(t2_qdict_uint(entry, "event_class"),
                             ==, want->event_class);
            g_assert_cmpuint(t2_qdict_uint(entry, "opcode"),
                             ==, want->opcode);
            g_assert_cmpuint(t2_qdict_uint(entry, "address"),
                             ==, T2_SENTINEL_DPA);
            g_assert_cmpuint(t2_qdict_uint(entry, "tag"), ==, want->tag);
            g_assert_cmpuint(t2_qdict_uint(entry, "payload_len"),
                             ==, want->payload_len);
            g_assert_cmpstr(qdict_get_str(entry, "payload_prefix_hex"),
                            ==, want->payload_prefix_hex);
            g_assert_cmpstr(
                qdict_get_str(entry, "policy_digest"), ==, policy_digest);
            event_phase = t2_qdict_uint(entry, "phase_id");
            g_assert_cmpuint(event_phase, >, 0);
            if (!event_index) {
                phase_id = event_phase;
            } else {
                g_assert_cmpuint(event_phase, ==, phase_id);
            }
            event_index++;
        } else if (strcmp(
                       schema, "slugarch.qemu-cfmws-join.v1") == 0) {
            const T2ExpectedJitJoin *want;

            g_assert_cmpuint(join_count, <, expected_join_count);
            want = &expected_joins[join_count];
            g_assert_cmpuint(
                t2_qdict_uint(entry, "request_event_id"),
                ==, want->request_event_id);
            g_assert_cmpuint(
                t2_qdict_uint(entry, "completion_event_id"),
                ==, want->completion_event_id);
            g_assert_cmpuint(t2_qdict_uint(entry, "request_id"),
                             ==, want->request_id);
            g_assert_cmpuint(t2_qdict_uint(entry, "server_sequence"),
                             ==, want->server_sequence);
            g_assert_cmpint(qdict_get_bool(entry, "external_commit"),
                            ==, want->external_commit);
            g_assert_cmpuint(t2_qdict_uint(entry, "effective_error"),
                             ==, want->effective_error);
            g_assert_cmpstr(
                qdict_get_str(entry, "policy_digest"), ==, policy_digest);
            join_count++;
        }
        qobject_unref(object);
    }

    g_assert_cmpuint(event_index, ==, expected_count);
    g_assert_cmpuint(join_count, ==, expected_join_count);
}

static char *t2_cfmws_run_directory(const char *mode, const char *scenario,
                                    bool *preserve)
{
    const char *evidence_root =
        g_getenv("SLUGARCH_QTEST_CFMWS_EVIDENCE_DIR");
    const char *iteration = g_getenv("MESON_TEST_ITERATION");
    g_autofree char *name = NULL;
    char *directory;

    *preserve = evidence_root != NULL;
    if (!evidence_root) {
        return g_dir_make_tmp("cxl-t2-jext-cfmws-XXXXXX", NULL);
    }

    g_assert_true(g_path_is_absolute(evidence_root));
    g_assert_nonnull(mode);
    g_assert_nonnull(scenario);
    g_assert_null(strchr(mode, '/'));
    g_assert_null(strchr(scenario, '/'));
    iteration = iteration ?: "1";
    for (const char *character = iteration; *character; character++) {
        g_assert_true(g_ascii_isdigit(*character));
    }
    g_assert_cmpint(g_mkdir_with_parents(evidence_root, 0700), ==, 0);
    name = g_strdup_printf("%s-run-%s", mode, iteration);
    directory = g_build_filename(evidence_root, name, NULL);
    if (g_mkdir(directory, 0700) < 0) {
        g_assert_cmpint(errno, ==, EEXIST);
        g_clear_pointer(&directory, g_free);
        g_clear_pointer(&name, g_free);
        name = g_strdup_printf("%s-%s-run-%s", mode, scenario, iteration);
        directory = g_build_filename(evidence_root, name, NULL);
        g_assert_cmpint(g_mkdir(directory, 0700), ==, 0);
    }
    return directory;
}

static uint64_t t2_cfmws_configured_latency_ns(void)
{
    const char *text = g_getenv("SLUGARCH_QTEST_CFMWS_LATENCY_NS");
    uint64_t latency = T2_CFMWS_DEFAULT_LATENCY_NS;

    if (!text) {
        return latency;
    }
    g_assert_cmpint(parse_uint_full(text, 10, &latency), ==, 0);
    g_assert_cmpuint(latency, >, 0);
    g_assert_cmpuint(latency, <=, T2_CFMWS_MAX_LATENCY_NS);
    return latency;
}

static void cxl_t2_jext_cfmws_records(void)
{
    static const T2ExpectedJitEvent expected[] = {
        { 0, 1, 3, 2, 0, "" },
        { 1, 3, 5, 2, 8, "8877665544332211" },
        { 0, 2, 4, 3, 8, "1122334455667788" },
        { 1, 4, 5, 3, 0, "" },
    };
    static const T2ExpectedJitJoin expected_joins[] = {
        { 1, 2, 2, 1, false, CXL_GPU_J_OK },
        { 3, 4, 3, 2, false, CXL_GPU_J_OK },
    };
    g_autofree char *run_dir = NULL;
    g_autofree char *event_path = NULL;
    g_autofree char *jit_path = NULL;
    g_autofree char *library = NULL;
    g_autofree char *policy = NULL;
    g_autofree char *digest = NULL;
    const char *configured_library =
        g_getenv("SLUGARCH_QTEST_CFMWS_JIT_LIBRARY");
    const char *configured_policy =
        g_getenv("SLUGARCH_QTEST_CFMWS_JIT_POLICY");
    const char *mode = g_getenv("SLUGARCH_QTEST_CFMWS_JIT_MODE");
    bool external_policy;
    bool preserve;
    T2FakeServer *server;
    QTestState *qts;
    QDict *response;
    uint64_t configured_latency_ns;
    uint64_t read_value;

    g_assert_true((configured_library == NULL) ==
                  (configured_policy == NULL));
    external_policy = configured_library != NULL;
    mode = mode ?: "rust";
    g_assert_true(strcmp(mode, "rust") == 0 ||
                  strcmp(mode, "fpga-verilator") == 0);
    run_dir = t2_cfmws_run_directory(mode, "records", &preserve);
    g_assert_nonnull(run_dir);
    event_path = g_build_filename(run_dir, "qemu-events.jsonl", NULL);
    jit_path = g_build_filename(run_dir, "jit-events.jsonl", NULL);
    if (external_policy) {
        library = g_canonicalize_filename(configured_library, NULL);
        policy = g_canonicalize_filename(configured_policy, NULL);
    } else {
        policy = g_build_filename(run_dir, "policy.json", NULL);
        library = t2_jit_fake_path();
        g_assert_true(g_file_set_contents(policy, "valid", -1, NULL));
    }

    configured_latency_ns = t2_cfmws_configured_latency_ns();
    server = t2_fake_server_start(
        256 * MiB, configured_latency_ns, 1, false);
    qts = qtest_init(QEMU_T2_CFMWS_BASE);
    response = t2_device_add_with_jit(
        qts, "rp0", server->port, event_path, mode,
        library, policy, jit_path);
    g_assert_false(qdict_haskey(response, "error"));
    qobject_unref(response);
    t2_set_phase(qts, "phase:cfmws");

    t2_program_host_decoder(qts);

    read_value = qtest_readq(qts, Q35_CFMWS_BASE + T2_SENTINEL_DPA);
    g_assert_cmphex(read_value, ==, T2_SERVER_READ_VALUE);
    qtest_writeq(qts, Q35_CFMWS_BASE + T2_SENTINEL_DPA,
                 T2_CLIENT_WRITE_VALUE);

    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-jit-status"),
                     ==, CXL_GPU_J_STATUS_READY);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-jit-event-count"),
                     ==, 4);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-jit-record-count"),
                     ==, 4);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-jit-metadata-bytes"),
                     ==, 32);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-jit-reject-count"),
                     ==, 0);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-jit-drop-count"),
                     ==, 0);
    g_assert_true(t2_qom_bool(qts, "slugarch-jit-advertised"));
    digest = t2_qom_string(qts, "slugarch-jit-policy-digest");

    t2_fake_server_stop(server);
    qtest_quit(qts);
    g_assert_cmpuint(server->memory_requests, ==, 2);
    g_assert_cmpuint(server->read_requests, ==, 1);
    g_assert_cmpuint(server->write_requests, ==, 1);
    t2_assert_jit_event_log(
        jit_path, expected, G_N_ELEMENTS(expected),
        expected_joins, G_N_ELEMENTS(expected_joins), digest);

    if (!preserve) {
        unlink(jit_path);
        unlink(event_path);
        if (!external_policy) {
            unlink(policy);
        }
        rmdir(run_dir);
    }
    g_free(server);
}

static void cxl_t2_jext_cfmws_external_reject(void)
{
    static const T2ExpectedJitEvent expected[] = {
        { 0, 1, 3, 2, 0, "" },
    };
    static const T2ExpectedJitJoin expected_joins[] = {
        { 1, 0, 2, 0, false, CXL_GPU_J_ERR_REJECTED },
    };
    g_autofree char *run_dir = NULL;
    g_autofree char *event_path = NULL;
    g_autofree char *jit_path = NULL;
    g_autofree char *outcome_path = NULL;
    g_autofree char *outcome = NULL;
    g_autofree char *library = NULL;
    g_autofree char *policy = NULL;
    g_autofree char *digest = NULL;
    const char *configured_library =
        g_getenv("SLUGARCH_QTEST_CFMWS_JIT_LIBRARY");
    const char *configured_policy =
        g_getenv("SLUGARCH_QTEST_CFMWS_JIT_POLICY");
    const char *mode = g_getenv("SLUGARCH_QTEST_CFMWS_JIT_MODE");
    const char *evidence_root =
        g_getenv("SLUGARCH_QTEST_CFMWS_EVIDENCE_DIR");
    uint64_t configured_latency_ns;
    uint64_t expected_backend;
    uint64_t actual_backend;
    uint64_t jit_status;
    uint64_t last_error;
    uint64_t event_count;
    uint64_t record_count;
    uint64_t reject_count;
    uint64_t drop_count;
    uint64_t completed_reads;
    uint64_t completed_writes;
    uint64_t direct_cfmws;
    bool preserve;
    T2FakeServer *server;
    QTestState *qts;
    QDict *response;

    if (!configured_library && !configured_policy && !mode) {
        g_test_skip("external SlugArch JIT backend is not configured");
        return;
    }
    g_assert_nonnull(configured_library);
    g_assert_nonnull(configured_policy);
    g_assert_nonnull(mode);
    g_assert_nonnull(evidence_root);
    g_assert_true(strcmp(mode, "rust") == 0 ||
                  strcmp(mode, "fpga-verilator") == 0);
    expected_backend = strcmp(mode, "rust") == 0 ?
        CXL_GPU_J_BACKEND_RUST : CXL_GPU_J_BACKEND_FPGA_VERILATOR;

    run_dir = t2_cfmws_run_directory(mode, "external-reject", &preserve);
    g_assert_nonnull(run_dir);
    g_assert_true(preserve);
    event_path = g_build_filename(run_dir, "qemu-events.jsonl", NULL);
    jit_path = g_build_filename(run_dir, "jit-events.jsonl", NULL);
    outcome_path = g_build_filename(run_dir, "failstop-outcome.json", NULL);
    library = g_canonicalize_filename(configured_library, NULL);
    policy = g_canonicalize_filename(configured_policy, NULL);

    configured_latency_ns = t2_cfmws_configured_latency_ns();
    server = t2_fake_server_start(
        256 * MiB, configured_latency_ns, 1, false);
    qts = qtest_init(QEMU_T2_CFMWS_BASE);
    response = t2_device_add_with_jit(
        qts, "rp0", server->port, event_path, mode,
        library, policy, jit_path);
    g_assert_false(qdict_haskey(response, "error"));
    qobject_unref(response);
    t2_set_phase(qts, "phase:reject");
    t2_program_host_decoder(qts);

    g_assert_cmphex(
        qtest_readq(qts, Q35_CFMWS_BASE + T2_SENTINEL_DPA),
        ==, 0);
    jit_status = t2_qom_counter(qts, "slugarch-jit-status");
    actual_backend = t2_qom_counter(qts, "slugarch-jit-backend");
    last_error = t2_qom_counter(qts, "slugarch-jit-last-error");
    event_count = t2_qom_counter(qts, "slugarch-jit-event-count");
    record_count = t2_qom_counter(qts, "slugarch-jit-record-count");
    reject_count = t2_qom_counter(qts, "slugarch-jit-reject-count");
    drop_count = t2_qom_counter(qts, "slugarch-jit-drop-count");
    completed_reads = t2_qom_counter(qts, "slugarch-completed-reads");
    completed_writes = t2_qom_counter(qts, "slugarch-completed-writes");
    direct_cfmws = t2_qom_counter(qts, "slugarch-direct-cfmws");
    g_assert_cmpuint(jit_status, ==, CXL_GPU_J_STATUS_ERROR);
    g_assert_cmpuint(actual_backend, ==, expected_backend);
    g_assert_cmpuint(last_error, ==, CXL_GPU_J_ERR_REJECTED);
    g_assert_cmpuint(event_count, ==, 1);
    g_assert_cmpuint(record_count, ==, 0);
    g_assert_cmpuint(reject_count, ==, 1);
    g_assert_cmpuint(drop_count, ==, 0);
    g_assert_cmpuint(completed_reads, ==, 0);
    g_assert_cmpuint(completed_writes, ==, 0);
    g_assert_cmpuint(direct_cfmws, ==, 0);
    digest = t2_qom_string(qts, "slugarch-jit-policy-digest");

    t2_fake_server_stop(server);
    qtest_quit(qts);
    g_assert_cmpuint(server->memory_requests, ==, 0);
    g_assert_cmpuint(server->read_requests, ==, 0);
    g_assert_cmpuint(server->write_requests, ==, 0);
    g_assert_cmpuint(server->server_sequence, ==, 0);
    g_assert_false(server->write_committed);
    t2_assert_jit_event_log(
        jit_path, expected, G_N_ELEMENTS(expected),
        expected_joins, G_N_ELEMENTS(expected_joins), digest);
    outcome = g_strdup_printf(
        "{\"schema\":\"slugarch.qemu-cfmws-failstop.v1\","
        "\"backend\":\"%s\",\"configured_latency_ns\":%" PRIu64 ","
        "\"jit_status\":%" PRIu64 ",\"jit_backend\":%" PRIu64 ","
        "\"last_error\":%" PRIu64 ",\"event_count\":%" PRIu64 ","
        "\"record_count\":%" PRIu64 ",\"reject_count\":%" PRIu64 ","
        "\"drop_count\":%" PRIu64 ",\"completed_reads\":%" PRIu64 ","
        "\"completed_writes\":%" PRIu64 ","
        "\"direct_cfmws_completions\":%" PRIu64 ","
        "\"server_memory_requests\":%u,"
        "\"server_read_requests\":%u,"
        "\"server_write_requests\":%u,"
        "\"server_sequence\":%" PRIu64 ","
        "\"external_commit\":%s}\n",
        mode, configured_latency_ns, jit_status, actual_backend,
        last_error, event_count, record_count, reject_count, drop_count,
        completed_reads, completed_writes, direct_cfmws,
        server->memory_requests, server->read_requests,
        server->write_requests, server->server_sequence,
        server->write_committed ? "true" : "false");
    g_assert_true(g_file_set_contents(outcome_path, outcome, -1, NULL));

    if (!preserve) {
        unlink(jit_path);
        unlink(event_path);
        unlink(outcome_path);
        rmdir(run_dir);
    }
    g_free(server);
}

static void t2_jext_cfmws_failure_case(
    const char *policy_text, uint32_t expected_error,
    uint64_t expected_events, uint64_t expected_records,
    uint64_t expected_rejects, uint64_t expected_drops,
    unsigned expected_server_requests, bool post_commit)
{
    static const T2ExpectedJitEvent request_failure[] = {
        { 0, 1, 3, 2, 0, "" },
    };
    static const T2ExpectedJitEvent completion_failure[] = {
        { 0, 2, 4, 2, 8, "1122334455667788" },
        { 1, 4, 5, 2, 0, "" },
    };
    T2ExpectedJitJoin expected_join = {
        .request_event_id = 1,
        .completion_event_id = post_commit ? 2 : 0,
        .request_id = 2,
        .server_sequence = post_commit ? 1 : 0,
        .external_commit = post_commit,
        .effective_error = expected_error,
    };
    g_autofree char *run_dir = NULL;
    g_autofree char *event_path = NULL;
    g_autofree char *jit_path = NULL;
    g_autofree char *library = NULL;
    g_autofree char *policy = NULL;
    T2FakeServer *server;
    QTestState *qts;
    QDict *response;

    run_dir = g_dir_make_tmp("cxl-t2-jext-failure-XXXXXX", NULL);
    g_assert_nonnull(run_dir);
    event_path = g_build_filename(run_dir, "qemu-events.jsonl", NULL);
    jit_path = g_build_filename(run_dir, "jit-events.jsonl", NULL);
    policy = g_build_filename(run_dir, "policy.json", NULL);
    library = t2_jit_fake_path();
    g_assert_true(g_file_set_contents(policy, policy_text, -1, NULL));

    server = t2_fake_server_start(256 * MiB, 400, 1, false);
    qts = qtest_init(QEMU_T2_CFMWS_BASE);
    response = t2_device_add_with_jit(
        qts, "rp0", server->port, event_path, "rust",
        library, policy, jit_path);
    g_assert_false(qdict_haskey(response, "error"));
    qobject_unref(response);
    t2_set_phase(qts, "phase:failure");
    t2_program_host_decoder(qts);

    if (post_commit) {
        qtest_writeq(qts, Q35_CFMWS_BASE + T2_SENTINEL_DPA,
                     T2_CLIENT_WRITE_VALUE);
        g_assert_cmphex(
            qtest_readq(qts, Q35_CFMWS_BASE + T2_SENTINEL_DPA),
            ==, 0);
    } else {
        g_assert_cmphex(
            qtest_readq(qts, Q35_CFMWS_BASE + T2_SENTINEL_DPA),
            ==, 0);
        qtest_writeq(qts, Q35_CFMWS_BASE + T2_SENTINEL_DPA,
                     T2_CLIENT_WRITE_VALUE);
    }

    g_assert_true(t2_qom_bool(qts, "slugarch-jit-advertised"));
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-jit-status"),
                     ==, CXL_GPU_J_STATUS_ERROR);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-jit-last-error"),
                     ==, expected_error);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-jit-event-count"),
                     ==, expected_events);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-jit-record-count"),
                     ==, expected_records);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-jit-reject-count"),
                     ==, expected_rejects);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-jit-drop-count"),
                     ==, expected_drops);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-completed-reads"),
                     ==, 0);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-completed-writes"),
                     ==, 0);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-direct-cfmws"),
                     ==, 0);

    t2_fake_server_stop(server);
    qtest_quit(qts);
    g_assert_cmpuint(server->memory_requests,
                     ==, expected_server_requests);
    if (post_commit) {
        g_assert_true(server->write_committed);
        t2_assert_jit_event_log(
            jit_path, completion_failure,
            G_N_ELEMENTS(completion_failure), &expected_join, 1,
            T2_FAKE_POLICY_DIGEST);
    } else {
        t2_assert_jit_event_log(
            jit_path, request_failure,
            G_N_ELEMENTS(request_failure), &expected_join, 1,
            T2_FAKE_POLICY_DIGEST);
    }

    unlink(jit_path);
    unlink(event_path);
    unlink(policy);
    rmdir(run_dir);
    g_free(server);
}

static void cxl_t2_jext_cfmws_reject(void)
{
    t2_jext_cfmws_failure_case(
        "reject", CXL_GPU_J_ERR_REJECTED, 1, 0, 1, 0, 0, false);
}

static void cxl_t2_jext_cfmws_drop(void)
{
    t2_jext_cfmws_failure_case(
        "drop", CXL_GPU_J_ERR_DROP, 0, 0, 0, 1, 0, false);
}

static void cxl_t2_jext_cfmws_post_commit_drop(void)
{
    t2_jext_cfmws_failure_case(
        "drop-completion", CXL_GPU_J_ERR_DROP,
        1, 1, 0, 1, 1, true);
}

static void cxl_t2_direct_cfmws(void)
{
    g_autofree char *run_dir = NULL;
    g_autofree char *event_path = NULL;
    T2FakeServer *server;
    QTestState *qts;
    QDict *response;
    uint64_t read_value;

    run_dir = g_dir_make_tmp("cxl-t2-cfmws-XXXXXX", NULL);
    g_assert_nonnull(run_dir);
    event_path = g_build_filename(run_dir, "qemu-events.jsonl", NULL);
    server = t2_fake_server_start(256 * MiB, 400, 1, false);
    qts = qtest_init(QEMU_T2_CFMWS_BASE);
    response = t2_device_add(qts, "rp0", server->port, event_path);
    g_assert_false(qdict_haskey(response, "error"));
    qobject_unref(response);

    t2_program_host_decoder(qts);
    read_value = qtest_readq(qts, Q35_CFMWS_BASE + T2_SENTINEL_DPA);
    g_assert_cmphex(read_value, ==, T2_SERVER_READ_VALUE);
    qtest_writeq(qts, Q35_CFMWS_BASE + T2_SENTINEL_DPA,
                 T2_CLIENT_WRITE_VALUE);

    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-completed-reads"),
                     ==, 1);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-completed-writes"),
                     ==, 1);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-read-bytes"),
                     ==, 8);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-written-bytes"),
                     ==, 8);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-direct-cfmws"),
                     ==, 2);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-bar4-overlay"),
                     ==, 0);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-local-shadow"),
                     ==, 0);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-local-cache"),
                     ==, 0);

    t2_fake_server_stop(server);
    qtest_quit(qts);
    g_assert_true(server->memory_protocol_valid);
    g_assert_cmpuint(server->memory_requests, ==, 2);
    g_assert_cmpuint(server->read_requests, ==, 1);
    g_assert_cmpuint(server->write_requests, ==, 1);
    g_assert_cmphex(server->last_read_dpa, ==, T2_SENTINEL_DPA);
    g_assert_cmphex(server->last_write_dpa, ==, T2_SENTINEL_DPA);
    g_assert_cmphex(server->last_read_dpa, !=,
                    Q35_CFMWS_BASE + T2_SENTINEL_DPA);
    g_assert_cmphex(server->last_write_dpa, !=,
                    Q35_CFMWS_BASE + T2_SENTINEL_DPA);
    g_assert_cmphex(server->last_write_value, ==,
                    T2_CLIENT_WRITE_VALUE);
    g_assert_true(server->write_committed);
    g_assert_true(server->write_response_sent);

    unlink(event_path);
    rmdir(run_dir);
    g_free(server);
}

static void cxl_t2_v2_coherent_domain(void)
{
    const uint64_t host_value = UINT64_C(0x10);
    const uint64_t device_value = UINT64_C(0x20);
    const uint64_t faa_value = UINT64_C(0x15);
    const uint64_t cas_value = UINT64_C(0x42);
    g_autoptr(GString) command = g_string_new(NULL);
    T2V2FakeServer *server = t2_v2_fake_server_start();
    QTestState *qts;

    g_string_printf(
        command,
        QEMU_T2_V2_CFMWS_BASE
        "-device cxl-type2,id=t2,bus=rp0,addr=0.0,sn=2,gpu-mode=0,"
        "coherency-enabled=true,cache-size=128M,mem-size=256M,"
        "cxlmemsim-addr=127.0.0.1,cxlmemsim-port=%u,coherence-v2=on,"
        "coherence-v2-host-endpoint=0,coherence-v2-device-endpoint=1,"
        "coherence-v2-cache-capacity=262144,coherence-v2-cache-ways=4,"
        "coherence-v2-timeout-ms=2000,coherence-v2-write-through=on",
        server->port);
    qts = qtest_init(command->str);
    t2_program_host_decoder(qts);
    t2_program_direct_endpoint_bar2(qts, T2_V2_BAR2_BASE);

    qtest_writeq(qts, Q35_CFMWS_BASE + T2_SENTINEL_DPA, host_value);
    t2_v2_execute_bar2_command(qts, T2_V2_BAR2_BASE,
                               CXL_GPU_CMD_COHERENT_LOAD,
                               T2_SENTINEL_DPA, sizeof(uint64_t), 0);
    g_assert_cmphex(qtest_readq(qts, T2_V2_BAR2_BASE +
                                    CXL_GPU_REG_RESULT0),
                    ==, host_value);
    g_assert_cmpuint(qtest_readq(qts, T2_V2_BAR2_BASE +
                                     CXL_GPU_REG_RESULT1),
                     ==, CXL_MEMSIM_V2_DEVICE_ENDPOINT);
    g_assert_cmphex(qtest_readq(qts, T2_V2_BAR2_BASE +
                                    CXL_GPU_REG_RESULT2),
                    ==, T2_V2_DEVICE_SESSION);

    t2_v2_execute_bar2_command(qts, T2_V2_BAR2_BASE,
                               CXL_GPU_CMD_COHERENT_FAA,
                               T2_SENTINEL_DPA, 5, 0);
    g_assert_cmphex(qtest_readq(qts, T2_V2_BAR2_BASE +
                                    CXL_GPU_REG_RESULT0),
                    ==, host_value);
    g_assert_cmphex(qtest_readq(qts, T2_V2_BAR2_BASE +
                                    CXL_GPU_REG_RESULT1),
                    ==, faa_value);
    g_assert_cmphex(qtest_readq(qts, T2_V2_BAR2_BASE +
                                    CXL_GPU_REG_RESULT2),
                    ==, T2_V2_DEVICE_SESSION);

    t2_v2_execute_bar2_command(qts, T2_V2_BAR2_BASE,
                               CXL_GPU_CMD_COHERENT_STORE,
                               T2_SENTINEL_DPA, sizeof(uint64_t),
                               device_value);
    g_assert_cmpuint(qtest_readq(qts, T2_V2_BAR2_BASE +
                                     CXL_GPU_REG_RESULT1),
                     ==, CXL_MEMSIM_V2_DEVICE_ENDPOINT);
    g_assert_cmphex(qtest_readq(qts, T2_V2_BAR2_BASE +
                                    CXL_GPU_REG_RESULT2),
                    ==, T2_V2_DEVICE_SESSION);

    t2_v2_execute_bar2_command(qts, T2_V2_BAR2_BASE,
                               CXL_GPU_CMD_COHERENT_CAS,
                               T2_SENTINEL_DPA, device_value,
                               cas_value);
    g_assert_cmphex(qtest_readq(qts, T2_V2_BAR2_BASE +
                                    CXL_GPU_REG_RESULT0),
                    ==, device_value);
    g_assert_cmphex(qtest_readq(qts, T2_V2_BAR2_BASE +
                                    CXL_GPU_REG_RESULT1),
                    ==, cas_value);
    g_assert_cmphex(qtest_readq(qts, T2_V2_BAR2_BASE +
                                    CXL_GPU_REG_RESULT2),
                    ==, T2_V2_DEVICE_SESSION);

    t2_v2_execute_bar2_command(qts, T2_V2_BAR2_BASE,
                               CXL_GPU_CMD_COHERENT_FENCE, 0, 0, 0);
    g_assert_cmpuint(qtest_readq(qts, T2_V2_BAR2_BASE +
                                     CXL_GPU_REG_RESULT1),
                     ==, CXL_MEMSIM_V2_DEVICE_ENDPOINT);
    g_assert_cmphex(qtest_readq(qts, T2_V2_BAR2_BASE +
                                    CXL_GPU_REG_RESULT2),
                    ==, T2_V2_DEVICE_SESSION);

    g_assert_cmphex(qtest_readq(qts,
                                Q35_CFMWS_BASE + T2_SENTINEL_DPA),
                    ==, cas_value);

    qtest_quit(qts);
    t2_v2_fake_server_stop(server);
    g_assert_cmpint(server->error_code, ==, 0);
    g_assert_true(server->registered[CXL_MEMSIM_V2_HOST_ENDPOINT]);
    g_assert_true(server->registered[CXL_MEMSIM_V2_DEVICE_ENDPOINT]);
    g_assert_cmphex(server->request_sessions[CXL_MEMSIM_V2_HOST_ENDPOINT],
                    ==, T2_V2_HOST_SESSION);
    g_assert_cmphex(server->request_sessions[CXL_MEMSIM_V2_DEVICE_ENDPOINT],
                    ==, T2_V2_DEVICE_SESSION);
    g_assert_cmpuint(server->requests[CXL_MEMSIM_V2_HOST_ENDPOINT]
                                    [CXL_MEMSIM_V2_OP_GETM],
                     ==, 1);
    g_assert_cmpuint(server->requests[CXL_MEMSIM_V2_HOST_ENDPOINT]
                                    [CXL_MEMSIM_V2_OP_GETS],
                     ==, 1);
    g_assert_cmpuint(server->requests[CXL_MEMSIM_V2_DEVICE_ENDPOINT]
                                    [CXL_MEMSIM_V2_OP_GETS],
                     ==, 1);
    g_assert_cmpuint(server->requests[CXL_MEMSIM_V2_DEVICE_ENDPOINT]
                                    [CXL_MEMSIM_V2_OP_GETM],
                     ==, 1);
    g_assert_cmpuint(server->requests[CXL_MEMSIM_V2_DEVICE_ENDPOINT]
                                    [CXL_MEMSIM_V2_OP_ATOMIC_FAA],
                     ==, 1);
    g_assert_cmpuint(server->requests[CXL_MEMSIM_V2_DEVICE_ENDPOINT]
                                    [CXL_MEMSIM_V2_OP_ATOMIC_CAS],
                     ==, 1);
    g_assert_cmpuint(server->requests[CXL_MEMSIM_V2_DEVICE_ENDPOINT]
                                    [CXL_MEMSIM_V2_OP_FENCE],
                     ==, 1);
    g_free(server);
}

static void t2_rejected_cfmws_case(const char *command_line,
                                   const char *endpoint_bus,
                                   void (*topology_setup)(QTestState *))
{
    g_autofree char *run_dir = NULL;
    g_autofree char *event_path = NULL;
    T2FakeServer *server;
    QTestState *qts;
    QDict *response;

    run_dir = g_dir_make_tmp("cxl-t2-rejected-XXXXXX", NULL);
    g_assert_nonnull(run_dir);
    event_path = g_build_filename(run_dir, "qemu-events.jsonl", NULL);
    server = t2_fake_server_start(256 * MiB, 400, 1, false);
    qts = qtest_init(command_line);
    response = t2_device_add(qts, endpoint_bus, server->port, event_path);
    g_assert_false(qdict_haskey(response, "error"));
    qobject_unref(response);
    if (topology_setup) {
        topology_setup(qts);
    }

    g_assert_cmphex(qtest_readq(qts,
                                Q35_CFMWS_BASE + T2_SENTINEL_DPA),
                    ==, 0);
    qtest_writeq(qts, Q35_CFMWS_BASE + T2_SENTINEL_DPA,
                 T2_CLIENT_WRITE_VALUE);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-direct-cfmws"),
                     ==, 0);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-completed-reads"),
                     ==, 0);
    g_assert_cmpuint(t2_qom_counter(qts, "slugarch-completed-writes"),
                     ==, 0);

    t2_fake_server_stop(server);
    qtest_quit(qts);
    g_assert_cmpuint(server->memory_requests, ==, 0);

    unlink(event_path);
    rmdir(run_dir);
    g_free(server);
}

static void cxl_t2_cfmws_reject_two_targets(void)
{
    t2_rejected_cfmws_case(QEMU_T2_CFMWS_TWO_TARGETS, "rp0", NULL);
}

static void cxl_t2_cfmws_reject_512m(void)
{
    t2_rejected_cfmws_case(QEMU_T2_CFMWS_512M, "rp0", NULL);
}

static void cxl_t2_cfmws_reject_switch(void)
{
    t2_rejected_cfmws_case(QEMU_T2_CFMWS_SWITCH, "swport0",
                           t2_program_switch_decoder);
}

static uint16_t t2_find_dvsec(QTestState *qts, uint64_t config_base,
                              uint16_t dvsec_id)
{
    uint16_t offset = 0x100;
    unsigned hops;

    for (hops = 0; hops < 256 && offset; hops++) {
        uint32_t header = qtest_readl(qts, config_base + offset);

        if (header == 0 || header == UINT32_MAX) {
            break;
        }
        if (PCI_EXT_CAP_ID(header) == PCI_EXT_CAP_ID_DVSEC &&
            qtest_readw(qts, config_base + offset + PCI_DVSEC_HEADER2) ==
            dvsec_id) {
            return offset;
        }
        offset = PCI_EXT_CAP_NEXT(header);
    }

    g_assert_not_reached();
}

static void t2_program_endpoint_bar0(QTestState *qts, uint8_t devfn,
                                     uint64_t base)
{
    uint16_t command;

    g_assert_cmphex(base & ((128 * KiB) - 1), ==, 0);
    t2_pci_config_writel(qts, 0, devfn, PCI_BASE_ADDRESS_1, base >> 32);
    t2_pci_config_writel(qts, 0, devfn, PCI_BASE_ADDRESS_0, base);
    command = t2_pci_config_readw(qts, 0, devfn, PCI_COMMAND);
    t2_pci_config_writew(qts, 0, devfn, PCI_COMMAND,
                         command | PCI_COMMAND_MEMORY);
}

static void cxl_t2_dvsec(void)
{
    g_autofree char *run_dir = NULL;
    g_autofree char *event_path = NULL;
    g_autoptr(GString) cmdline = g_string_new(NULL);
    T2FakeServer *server;
    QTestState *qts;
    uint64_t config_base =
        Q35_PCIE_MCFG_BASE + ((uint64_t)T2_DVSEC_DEVFN << 12);
    uint16_t dvsec;
    uint16_t regloc;
    uint16_t cap;
    uint16_t cap2;
    uint32_t reg1_base_lo;
    uint32_t range1_size_hi;
    uint32_t range1_size_lo;
    uint64_t device_regs;
    uint64_t mailbox;
    uint64_t command;
    uint64_t status;
    uint64_t memdev_status;

    run_dir = g_dir_make_tmp("cxl-t2-dvsec-XXXXXX", NULL);
    g_assert_nonnull(run_dir);
    event_path = g_build_filename(run_dir, "qemu-events.jsonl", NULL);
    server = t2_fake_server_start(256 * MiB, 400, 1, false);
    g_string_printf(
        cmdline,
        "-machine q35,cxl=on "
        "-device cxl-type2,id=t2,bus=pcie.0,addr=4.0,gpu-mode=0,"
        "coherency-enabled=false,cache-size=128M,mem-size=256M,"
        "sync-type2-wire=on,type2-wire-version=1,"
        "slugarch-event-log=%s,cxlmemsim-addr=127.0.0.1,"
        "cxlmemsim-port=%u",
        event_path, server->port);
    qts = qtest_init(cmdline->str);

    qtest_outl(qts, 0xcf8, (1U << 31) | 0x64);
    qtest_outl(qts, 0xcfc, 0);
    qtest_outl(qts, 0xcf8, (1U << 31) | 0x60);
    qtest_outl(qts, 0xcfc, Q35_PCIE_MCFG_BASE | 1);
    g_assert_cmphex(qtest_readw(qts, config_base), ==, 0x8086);

    dvsec = t2_find_dvsec(qts, config_base, PCIE_CXL_DEVICE_DVSEC);
    cap = qtest_readw(qts, config_base + dvsec + 0x0a);
    cap2 = qtest_readw(qts, config_base + dvsec + 0x16);
    range1_size_hi = qtest_readl(qts, config_base + dvsec + 0x18);
    range1_size_lo = qtest_readl(qts, config_base + dvsec + 0x1c);

    g_assert_cmphex(cap & 0xf, ==, 0xf);
    g_assert_cmpuint((cap >> 4) & 0x3, ==, 1);
    g_assert_cmpuint(cap2 & 0xf, ==, 2);
    g_assert_cmpuint((cap2 >> 8) & 0xff, ==, 128);
    g_assert_cmpuint(range1_size_lo & 0x3, ==, 0x3);
    g_assert_cmpuint(((uint64_t)range1_size_hi << 32) |
                     (range1_size_lo & 0xf0000000U), ==, 256 * MiB);
    g_assert_cmphex(qtest_readl(qts, config_base + dvsec + 0x20),
                    ==, 0);
    g_assert_cmphex(qtest_readl(qts, config_base + dvsec + 0x24),
                    ==, 0);
    g_assert_cmphex(qtest_readl(qts, config_base + dvsec + 0x28),
                    ==, 0);
    g_assert_cmphex(qtest_readl(qts, config_base + dvsec + 0x2c),
                    ==, 0);
    g_assert_cmphex(qtest_readl(qts, config_base + dvsec + 0x30),
                    ==, 0);
    g_assert_cmphex(qtest_readl(qts, config_base + dvsec + 0x34),
                    ==, 0);

    regloc = t2_find_dvsec(qts, config_base, REG_LOC_DVSEC);
    reg1_base_lo = qtest_readl(qts, config_base + regloc + 0x14);
    g_assert_cmphex(reg1_base_lo & 0x700, ==, RBI_CXL_DEVICE_REG);
    g_assert_cmphex(reg1_base_lo & 0x7, ==, CXL_COMPONENT_REG_BAR_IDX);
    g_assert_cmphex(reg1_base_lo & 0xffff0000U,
                    ==, T2_DEVICE_REG_OFFSET);

    t2_program_endpoint_bar0(qts, T2_DVSEC_DEVFN, T2_DVSEC_BAR0_BASE);
    device_regs = T2_DVSEC_BAR0_BASE + T2_DEVICE_REG_OFFSET;
    g_assert_cmpuint((qtest_readq(qts, device_regs) >> 32) & 0xffff,
                     ==, 3);

    mailbox = device_regs + CXL_MAILBOX_REGISTERS_OFFSET;
    g_assert_cmpuint(qtest_readl(qts, mailbox) & 0x1f,
                     ==, CXL_MAILBOX_PAYLOAD_SHIFT);
    memdev_status = qtest_readq(
        qts, device_regs + CXL_MEMORY_DEVICE_REGISTERS_OFFSET);
    g_assert_cmpuint((memdev_status >> 2) & 0x3, ==, 1);
    g_assert_cmpuint((memdev_status >> 4) & 0x1, ==, 1);

    command = UINT64_C(0x40) << 8;
    qtest_writeq(qts, mailbox + A_CXL_DEV_MAILBOX_CMD, command);
    qtest_writel(qts, mailbox + A_CXL_DEV_MAILBOX_CTRL, 1);
    g_assert_cmpuint(qtest_readl(qts, mailbox + A_CXL_DEV_MAILBOX_CTRL) & 1,
                     ==, 0);
    status = qtest_readq(qts, mailbox + A_CXL_DEV_MAILBOX_STS);
    g_assert_cmpuint(status & 1, ==, 0);
    g_assert_cmpuint((status >> 32) & 0xffff, ==, CXL_MBOX_SUCCESS);
    command = qtest_readq(qts, mailbox + A_CXL_DEV_MAILBOX_CMD);
    g_assert_cmpuint((command >> 16) & 0xfffff, ==, 0x45);
    g_assert_cmpuint(qtest_readq(qts, mailbox + A_CXL_DEV_CMD_PAYLOAD + 0x10),
                     ==, 1);
    g_assert_cmpuint(qtest_readq(qts, mailbox + A_CXL_DEV_CMD_PAYLOAD + 0x18),
                     ==, 1);
    g_assert_cmpuint(qtest_readq(qts, mailbox + A_CXL_DEV_CMD_PAYLOAD + 0x20),
                     ==, 0);

    t2_fake_server_stop(server);
    qtest_quit(qts);
    unlink(event_path);
    rmdir(run_dir);
    g_free(server);
}

static void t2_bad_cache_size_case(uint64_t cache_size)
{
    QTestState *qts = qtest_init(QEMU_T2_SYNC_BASE);
    QDict *arguments = qdict_new();
    QDict *response;
    const char *description;

    qdict_put_str(arguments, "driver", "cxl-type2");
    qdict_put_str(arguments, "id", "t2-bad-cache");
    qdict_put_str(arguments, "bus", "rp0");
    qdict_put_int(arguments, "gpu-mode", 0);
    qdict_put_bool(arguments, "coherency-enabled", false);
    qdict_put_int(arguments, "cache-size", cache_size);
    qdict_put_int(arguments, "mem-size", 256 * MiB);
    qdict_put_str(arguments, "cxlmemsim-addr", "127.0.0.1");
    qdict_put_int(arguments, "cxlmemsim-port", 1);
    response = qtest_qmp(
        qts, "{'execute':'device_add','arguments':%p}", arguments);

    g_assert_true(qdict_haskey(response, "error"));
    description = qdict_get_str(qdict_get_qdict(response, "error"),
                                "desc");
    g_assert_nonnull(strstr(
        description,
        "cache-size must be an integral value from 1 MiB through 255 MiB"));
    qobject_unref(response);
    qtest_quit(qts);
}

static void cxl_t2_dvsec_bad_fractional_cache(void)
{
    t2_bad_cache_size_case(128 * MiB + 1);
}

static void cxl_t2_dvsec_bad_oversized_cache(void)
{
    t2_bad_cache_size_case(256 * MiB);
}
#endif /* CONFIG_POSIX */

static void cxl_basic_hb(void)
{
    qtest_start("-machine q35,cxl=on");
    qtest_end();
}

static void cxl_basic_pxb(void)
{
    qtest_start("-machine q35,cxl=on -device pxb-cxl,bus=pcie.0");
    qtest_end();
}

static void cxl_pxb_with_window(void)
{
    qtest_start(QEMU_PXB_CMD);
    qtest_end();
}

static void cxl_2pxb_with_window(void)
{
    qtest_start(QEMU_2PXB_CMD);
    qtest_end();
}

static void cxl_root_port(void)
{
    qtest_start(QEMU_PXB_CMD QEMU_RP);
    qtest_end();
}

static void cxl_2root_port(void)
{
    qtest_start(QEMU_PXB_CMD QEMU_2RP);
    qtest_end();
}

#ifdef CONFIG_POSIX
static void cxl_t3d_deprecated(void)
{
    g_autoptr(GString) cmdline = g_string_new(NULL);
    g_autofree const char *tmpfs = NULL;

    tmpfs = g_dir_make_tmp("cxl-test-XXXXXX", NULL);

    g_string_printf(cmdline, QEMU_PXB_CMD QEMU_RP QEMU_T3D_DEPRECATED,
                    tmpfs, tmpfs);

    qtest_start(cmdline->str);
    qtest_end();
    rmdir(tmpfs);
}

static void cxl_t3d_persistent(void)
{
    g_autoptr(GString) cmdline = g_string_new(NULL);
    g_autofree const char *tmpfs = NULL;

    tmpfs = g_dir_make_tmp("cxl-test-XXXXXX", NULL);

    g_string_printf(cmdline, QEMU_PXB_CMD QEMU_RP QEMU_T3D_PMEM,
                    tmpfs, tmpfs);

    qtest_start(cmdline->str);
    qtest_end();
    rmdir(tmpfs);
}

/*
 * Regression for KVM-direct CXL system RAM.  The production change that this
 * catches is accidentally leaving the CFMWS as callback-backed MMIO instead
 * of installing the Type-3 pmem backend as a RAM alias.
 */
static void cxl_t3d_persistent_kvm_direct(void)
{
    g_autoptr(GString) cmdline = g_string_new(NULL);
    g_autofree const char *tmpfs = NULL;
    g_autofree char *mtree = NULL;

    tmpfs = g_dir_make_tmp("cxl-test-XXXXXX", NULL);
    g_assert_nonnull(tmpfs);

    g_string_printf(cmdline, QEMU_PXB_CMD QEMU_RP QEMU_T3D_PMEM,
                    tmpfs, tmpfs);
    g_string_prepend(cmdline, "-L ../pc-bios ");

    g_setenv("CXL_EXECUTION_MODE", "kvm-direct", true);
    qtest_start(cmdline->str);
    mtree = qtest_hmp(global_qtest, "info mtree");
    g_assert_nonnull(strstr(mtree, "cxl-kvm-direct-pmem"));
    qtest_end();
    g_unsetenv("CXL_EXECUTION_MODE");
    rmdir(tmpfs);
}

static void cxl_t3d_volatile(void)
{
    g_autoptr(GString) cmdline = g_string_new(NULL);

    g_string_printf(cmdline, QEMU_PXB_CMD QEMU_RP QEMU_T3D_VMEM);

    qtest_start(cmdline->str);
    qtest_end();
}

static void cxl_t3d_volatile_lsa(void)
{
    g_autoptr(GString) cmdline = g_string_new(NULL);
    g_autofree const char *tmpfs = NULL;

    tmpfs = g_dir_make_tmp("cxl-test-XXXXXX", NULL);

    g_string_printf(cmdline, QEMU_PXB_CMD QEMU_RP QEMU_T3D_VMEM_LSA,
                    tmpfs);

    qtest_start(cmdline->str);
    qtest_end();
    rmdir(tmpfs);
}

static void cxl_1pxb_2rp_2t3d(void)
{
    g_autoptr(GString) cmdline = g_string_new(NULL);
    g_autofree const char *tmpfs = NULL;

    tmpfs = g_dir_make_tmp("cxl-test-XXXXXX", NULL);

    g_string_printf(cmdline, QEMU_PXB_CMD QEMU_2RP QEMU_2T3D,
                    tmpfs, tmpfs, tmpfs, tmpfs);

    qtest_start(cmdline->str);
    qtest_end();
    rmdir(tmpfs);
}

static void cxl_2pxb_4rp_4t3d(void)
{
    g_autoptr(GString) cmdline = g_string_new(NULL);
    g_autofree const char *tmpfs = NULL;

    tmpfs = g_dir_make_tmp("cxl-test-XXXXXX", NULL);

    g_string_printf(cmdline, QEMU_2PXB_CMD QEMU_4RP QEMU_4T3D,
                    tmpfs, tmpfs, tmpfs, tmpfs, tmpfs, tmpfs,
                    tmpfs, tmpfs);

    qtest_start(cmdline->str);
    qtest_end();
    rmdir(tmpfs);
}

static void cxl_virt_2pxb_4rp_4t3d(void)
{
    g_autoptr(GString) cmdline = g_string_new(NULL);
    g_autofree const char *tmpfs = NULL;

    tmpfs = g_dir_make_tmp("cxl-test-XXXXXX", NULL);

    g_string_printf(cmdline, QEMU_VIRT_2PXB_CMD QEMU_4RP QEMU_4T3D,
                    tmpfs, tmpfs, tmpfs, tmpfs, tmpfs, tmpfs,
                    tmpfs, tmpfs);

    qtest_start(cmdline->str);
    qtest_end();
    rmdir(tmpfs);
}
#endif /* CONFIG_POSIX */

int main(int argc, char **argv)
{
    const char *arch = qtest_get_arch();

    g_test_init(&argc, &argv, NULL);
    if (strcmp(arch, "i386") == 0 || strcmp(arch, "x86_64") == 0) {
        qtest_add_func("/pci/cxl/basic_hostbridge", cxl_basic_hb);
        qtest_add_func("/pci/cxl/basic_pxb", cxl_basic_pxb);
        qtest_add_func("/pci/cxl/pxb_with_window", cxl_pxb_with_window);
        qtest_add_func("/pci/cxl/pxb_x2_with_window", cxl_2pxb_with_window);
        qtest_add_func("/pci/cxl/rp", cxl_root_port);
        qtest_add_func("/pci/cxl/rp_x2", cxl_2root_port);
#ifdef CONFIG_POSIX
        qtest_add_func("/pci/cxl/type2_sync_handshake",
                       cxl_t2_sync_handshake);
        qtest_add_func("/pci/cxl/type2_sync_bad_capacity",
                       cxl_t2_sync_bad_capacity);
        qtest_add_func("/pci/cxl/type2_sync_bad_latency",
                       cxl_t2_sync_bad_latency);
        qtest_add_func("/pci/cxl/type2_sync_bad_request_id",
                       cxl_t2_sync_bad_request_id);
        qtest_add_func("/pci/cxl/type2_sync_bad_crc",
                       cxl_t2_sync_bad_crc);
        qtest_add_func("/pci/cxl/type2_direct_cfmws",
                       cxl_t2_direct_cfmws);
        qtest_add_func("/pci/cxl/type2_v2_coherent_domain",
                       cxl_t2_v2_coherent_domain);
        qtest_add_func("/pci/cxl/type2_cfmws_reject_two_targets",
                       cxl_t2_cfmws_reject_two_targets);
        qtest_add_func("/pci/cxl/type2_cfmws_reject_512m",
                       cxl_t2_cfmws_reject_512m);
        qtest_add_func("/pci/cxl/type2_cfmws_reject_switch",
                       cxl_t2_cfmws_reject_switch);
        qtest_add_func("/pci/cxl/type2_dvsec", cxl_t2_dvsec);
        qtest_add_func("/pci/cxl/type2_dvsec_bad_fractional_cache",
                       cxl_t2_dvsec_bad_fractional_cache);
        qtest_add_func("/pci/cxl/type2_dvsec_bad_oversized_cache",
                       cxl_t2_dvsec_bad_oversized_cache);
        qtest_add_func("/pci/cxl/type2_jext_capability",
                       cxl_t2_jext_capability);
        qtest_add_func("/pci/cxl/type2_jext_commands",
                       cxl_t2_jext_commands);
        qtest_add_func("/pci/cxl/type2_jext_no_fallback",
                       cxl_t2_jext_no_fallback);
        qtest_add_func("/pci/cxl/type2_jext_per_tile_state",
                       cxl_t2_jext_per_tile_state);
        qtest_add_func("/pci/cxl/type2_jext_cfmws_records",
                       cxl_t2_jext_cfmws_records);
        qtest_add_func("/pci/cxl/type2_jext_cfmws_external_reject",
                       cxl_t2_jext_cfmws_external_reject);
        qtest_add_func("/pci/cxl/type2_jext_cfmws_reject",
                       cxl_t2_jext_cfmws_reject);
        qtest_add_func("/pci/cxl/type2_jext_cfmws_drop",
                       cxl_t2_jext_cfmws_drop);
        qtest_add_func("/pci/cxl/type2_jext_cfmws_post_commit_drop",
                       cxl_t2_jext_cfmws_post_commit_drop);
        qtest_add_func("/pci/cxl/type3_device", cxl_t3d_deprecated);
        qtest_add_func("/pci/cxl/type3_device_pmem", cxl_t3d_persistent);
        qtest_add_func("/pci/cxl/type3_device_pmem_kvm_direct",
                       cxl_t3d_persistent_kvm_direct);
        qtest_add_func("/pci/cxl/type3_device_vmem", cxl_t3d_volatile);
        qtest_add_func("/pci/cxl/type3_device_vmem_lsa", cxl_t3d_volatile_lsa);
        qtest_add_func("/pci/cxl/rp_x2_type3_x2", cxl_1pxb_2rp_2t3d);
        qtest_add_func("/pci/cxl/pxb_x2_root_port_x4_type3_x4",
                       cxl_2pxb_4rp_4t3d);
#endif
    } else if (strcmp(arch, "aarch64") == 0) {
#ifdef CONFIG_POSIX
        qtest_add_func("/pci/cxl/virt/pxb_x2_root_port_x4_type3_x4",
                       cxl_virt_2pxb_4rp_4t3d);
#endif
    }

    return g_test_run();
}
