#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Feb 08 13:49:52 2017
# Process ID: 15264
# Current directory: C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.runs/synth_1/top.vds
# Journal file: C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13928 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 324.492 ; gain = 114.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/demo_kc705_basex/top_kc705_basex.vhd:21]
INFO: [Synth 8-638] synthesizing module 'clocks_7s_serdes' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/clocks_7s_serdes.vhd:34]
INFO: [Synth 8-113] binding component instance 'bufgipb' to cell 'BUFG' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/clocks_7s_serdes.vhd:46]
INFO: [Synth 8-113] binding component instance 'bufgp40' to cell 'BUFG' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/clocks_7s_serdes.vhd:53]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm' to cell 'MMCME2_BASE' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/clocks_7s_serdes.vhd:60]
INFO: [Synth 8-638] synthesizing module 'clock_div' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/clock_div.vhd:25]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'reset_gen' to cell 'SRL16' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/clock_div.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/clock_div.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'clocks_7s_serdes' (2#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/clocks_7s_serdes.vhd:34]
INFO: [Synth 8-638] synthesizing module 'eth_7s_1000basex' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd:41]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'ibuf0' to cell 'IBUFDS_GTE2' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd:91]
INFO: [Synth 8-113] binding component instance 'bufg_fr' to cell 'BUFG' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd:98]
INFO: [Synth 8-113] binding component instance 'bufg_tx' to cell 'BUFG' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd:105]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mcmm' to cell 'MMCME2_BASE' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd:110]
INFO: [Synth 8-113] binding component instance 'bufg_125' to cell 'BUFG' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd:126]
INFO: [Synth 8-113] binding component instance 'bufg_62_5' to cell 'BUFG' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd:132]
INFO: [Synth 8-3491] module 'tri_mode_eth_mac_v5_5' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.srcs/sources_1/ip/tri_mode_eth_mac_v5_5/tri_mode_eth_mac_v5_5.v:36' bound to instance 'mac' of component 'tri_mode_eth_mac_v5_5' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd:146]
INFO: [Synth 8-638] synthesizing module 'tri_mode_eth_mac_v5_5' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.srcs/sources_1/ip/tri_mode_eth_mac_v5_5/tri_mode_eth_mac_v5_5.v:36]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_v11_5_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_block.vhd:149]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_v11_5' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.srcs/sources_1/ip/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5.v:36' bound to instance 'gig_eth_pcs_pma_core' of component 'gig_eth_pcs_pma_v11_5' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_block.vhd:300]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_v11_5' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.srcs/sources_1/ip/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5.v:36]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_v11_5_transceiver' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd:69' bound to instance 'transceiver_inst' of component 'gig_eth_pcs_pma_v11_5_transceiver' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_block.vhd:342]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_v11_5_transceiver' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd:119]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_v11_5_reset_sync' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_reset_sync.vhd:66' bound to instance 'reclock_encommaalign' of component 'gig_eth_pcs_pma_v11_5_reset_sync' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd:362]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_v11_5_reset_sync' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_reset_sync.vhd:79]
	Parameter INITIALISE bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_reset_sync.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_reset_sync.vhd:72]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_reset_sync.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_reset_sync.vhd:80]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDP' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_reset_sync.vhd:96]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDP' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_reset_sync.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_v11_5_reset_sync' (3#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_reset_sync.vhd:79]
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_v11_5_reset_sync' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_reset_sync.vhd:66' bound to instance 'reclock_txreset' of component 'gig_eth_pcs_pma_v11_5_reset_sync' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd:371]
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_v11_5_reset_sync' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_reset_sync.vhd:66' bound to instance 'reclock_rxreset' of component 'gig_eth_pcs_pma_v11_5_reset_sync' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd:380]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_init' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd:75' bound to instance 'gtwizard_inst' of component 'gtwizard_v2_5_gbe_gtx_init' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd:564]
INFO: [Synth 8-638] synthesizing module 'gtwizard_v2_5_gbe_gtx_init' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd:196]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx.vhd:73' bound to instance 'gtwizard_v2_5_gbe_gtx_i' of component 'gtwizard_v2_5_gbe_gtx' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd:493]
INFO: [Synth 8-638] synthesizing module 'gtwizard_v2_5_gbe_gtx' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx.vhd:199]
	Parameter QPLL_FBDIV_TOP bound to: 16 - type: integer 
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 32'b00110000000100001101100100001100 
	Parameter PMA_RSV_IN bound to: 32'b00000000000000011000010010000000 
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806410508 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_GT' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd:72' bound to instance 'gt0_gtwizard_v2_5_gbe_gtx_i' of component 'gtwizard_v2_5_gbe_gtx_GT' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx.vhd:409]
INFO: [Synth 8-638] synthesizing module 'gtwizard_v2_5_gbe_gtx_GT' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd:185]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806410508 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0001111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 36 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 33 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0001010000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0110111100 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0010110101 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 2 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 32'b00000000000000000000000000000000 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000000100000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 12'b000000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 24'b000000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806410508 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100100000100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 32'b00000000000000000000000000000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 12'b000000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 16'b0001100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'gtxe2_i' to cell 'GTXE2_CHANNEL' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_v2_5_gbe_gtx_GT' (4#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd:185]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 32'b00000000000000000000000000000000 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 28'b0000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-113] binding component instance 'gtxe2_common_0_i' to cell 'GTXE2_COMMON' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx.vhd:522]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_v2_5_gbe_gtx' (5#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx.vhd:199]
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd:74' bound to instance 'gt0_txresetfsm_i' of component 'gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd:646]
INFO: [Synth 8-638] synthesizing module 'gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd:119]
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_sync_block' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:81' bound to instance 'sync_run_phase_alignment_int' of component 'gtwizard_v2_5_gbe_gtx_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd:256]
INFO: [Synth 8-638] synthesizing module 'gtwizard_v2_5_gbe_gtx_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:94]
	Parameter INITIALISE bound to: 2'b00 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync' to cell 'FD' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:120]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg' to cell 'FD' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_v2_5_gbe_gtx_sync_block' (6#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:94]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_sync_block' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:81' bound to instance 'sync_tx_fsm_reset_done_int' of component 'gtwizard_v2_5_gbe_gtx_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd:264]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_sync_block' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:81' bound to instance 'sync_TXRESETDONE' of component 'gtwizard_v2_5_gbe_gtx_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd:281]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_sync_block' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:81' bound to instance 'sync_time_out_wait_bypass' of component 'gtwizard_v2_5_gbe_gtx_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd:289]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_sync_block' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:81' bound to instance 'sync_mmcm_lock_reclocked' of component 'gtwizard_v2_5_gbe_gtx_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd:297]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_sync_block' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:81' bound to instance 'sync_CPLLLOCK' of component 'gtwizard_v2_5_gbe_gtx_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd:314]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_sync_block' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:81' bound to instance 'sync_QPLLLOCK' of component 'gtwizard_v2_5_gbe_gtx_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd:322]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM' (7#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd:119]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter EQ_MODE bound to: LPM - type: string 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd:74' bound to instance 'gt0_rxresetfsm_i' of component 'gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd:685]
INFO: [Synth 8-638] synthesizing module 'gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd:129]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter EQ_MODE bound to: LPM - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 20 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: 0 - type: bool 
	Parameter RX_QPLL_USED bound to: 0 - type: bool 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: 0 - type: bool 
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_sync_block' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:81' bound to instance 'sync_run_phase_alignment_int' of component 'gtwizard_v2_5_gbe_gtx_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd:335]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_sync_block' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:81' bound to instance 'sync_rx_fsm_reset_done_int' of component 'gtwizard_v2_5_gbe_gtx_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd:343]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_sync_block' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:81' bound to instance 'sync_RXRESETDONE' of component 'gtwizard_v2_5_gbe_gtx_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd:360]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_sync_block' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:81' bound to instance 'sync_time_out_wait_bypass' of component 'gtwizard_v2_5_gbe_gtx_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd:368]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_sync_block' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:81' bound to instance 'sync_mmcm_lock_reclocked' of component 'gtwizard_v2_5_gbe_gtx_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd:376]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_sync_block' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:81' bound to instance 'sync_data_valid' of component 'gtwizard_v2_5_gbe_gtx_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd:384]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_sync_block' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:81' bound to instance 'sync_CPLLLOCK' of component 'gtwizard_v2_5_gbe_gtx_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd:402]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gtwizard_v2_5_gbe_gtx_sync_block' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd:81' bound to instance 'sync_QPLLLOCK' of component 'gtwizard_v2_5_gbe_gtx_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd:410]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM' (8#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd:129]
WARNING: [Synth 8-3848] Net gt0_qpllreset_t in module/entity gtwizard_v2_5_gbe_gtx_init does not have driver. [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd:455]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_v2_5_gbe_gtx_init' (9#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd:196]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-3491] module 'gig_eth_pcs_pma_v11_5_sync_block' declared at 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_sync_block.vhd:67' bound to instance 'sync_block_data_valid' of component 'gig_eth_pcs_pma_v11_5_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd:713]
INFO: [Synth 8-638] synthesizing module 'gig_eth_pcs_pma_v11_5_sync_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_sync_block.vhd:80]
	Parameter INITIALISE bound to: 2'b00 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync' to cell 'FD' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_sync_block.vhd:103]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg' to cell 'FD' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_sync_block.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_v11_5_sync_block' (10#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_sync_block.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_v11_5_transceiver' (11#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'gig_eth_pcs_pma_v11_5_block' (12#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_block.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'eth_7s_1000basex' (13#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd:41]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrl' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd:66]
	Parameter MAC_CFG bound to: 1'b0 
	Parameter IP_CFG bound to: 1'b0 
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
	Parameter N_OOB bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'oob_in' ignored [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd:60]
WARNING: [Synth 8-506] null port 'oob_out' ignored [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd:61]
INFO: [Synth 8-638] synthesizing module 'UDP_if' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd:65]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'udp_ipaddr_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd:28]
INFO: [Synth 8-4471] merging register 'IP_addr_rx_reg[31:0]' into 'IP_addr_rx_int_reg[31:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'udp_ipaddr_block' (14#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_rarp_block' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_rarp_block.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'udp_rarp_block' (15#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_rarp_block.vhd:24]
INFO: [Synth 8-638] synthesizing module 'udp_build_arp' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd:28]
INFO: [Synth 8-4471] merging register 'arp_we_sig_reg' into 'arp_we_i_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd:37]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd:176]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[47:0]' into 'buf_to_load_int_reg[47:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd:181]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd:186]
INFO: [Synth 8-4471] merging register 'address_reg[5:0]' into 'addr_int_reg[5:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'udp_build_arp' (16#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_build_payload' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:33]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:84]
INFO: [Synth 8-4471] merging register 'payload_we_sig_reg' into 'payload_we_i_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:43]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:266]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:271]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:276]
INFO: [Synth 8-4471] merging register 'do_sum_payload_reg' into 'do_sum_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:360]
INFO: [Synth 8-4471] merging register 'clr_sum_payload_reg' into 'clr_sum_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:365]
INFO: [Synth 8-4471] merging register 'int_data_payload_reg[7:0]' into 'int_data_int_reg[7:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:370]
INFO: [Synth 8-4471] merging register 'int_valid_payload_reg' into 'int_valid_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:375]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:380]
INFO: [Synth 8-4471] merging register 'next_addr_reg[12:0]' into 'next_addr_int_reg[12:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:406]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:124]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:121]
INFO: [Synth 8-4471] merging register 'byteswap_reg' into 'byteswap_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:471]
INFO: [Synth 8-4471] merging register 'ipbus_in_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:513]
INFO: [Synth 8-256] done synthesizing module 'udp_build_payload' (17#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd:33]
INFO: [Synth 8-638] synthesizing module 'udp_build_ping' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:31]
INFO: [Synth 8-4471] merging register 'ping_end_addr_reg[12:0]' into 'end_addr_i_reg[12:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:75]
INFO: [Synth 8-4471] merging register 'ping_send_reg' into 'send_i_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:80]
INFO: [Synth 8-4471] merging register 'send_pending_reg' into 'send_pending_i_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:85]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:224]
INFO: [Synth 8-4471] merging register 'buf_to_load_reg[15:0]' into 'buf_to_load_int_reg[15:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:229]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:234]
INFO: [Synth 8-4471] merging register 'do_sum_ping_reg' into 'do_sum_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:283]
INFO: [Synth 8-4471] merging register 'address_reg[12:0]' into 'addr_int_reg[12:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:41]
INFO: [Synth 8-4471] merging register 'low_addr_reg' into 'low_addr_i_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'udp_build_ping' (18#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd:31]
INFO: [Synth 8-638] synthesizing module 'udp_build_resend' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd:23]
INFO: [Synth 8-4471] merging register 'resend_pkt_id_reg[15:0]' into 'resend_pkt_id_int_reg[15:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'udp_build_resend' (19#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd:23]
INFO: [Synth 8-638] synthesizing module 'udp_build_status' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd:28]
INFO: [Synth 8-4471] merging register 'address_reg[6:0]' into 'addr_int_reg[6:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd:36]
INFO: [Synth 8-4471] merging register 'load_buf_reg' into 'load_buf_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd:219]
INFO: [Synth 8-4471] merging register 'send_buf_reg' into 'send_buf_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'udp_build_status' (20#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd:28]
INFO: [Synth 8-638] synthesizing module 'udp_status_buffer' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd:49]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-4471] merging register 'next_pkt_id_reg[15:0]' into 'next_pkt_id_int_reg[15:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'udp_status_buffer' (21#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_byte_sum' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd:25]
INFO: [Synth 8-4471] merging register 'carry_bit_reg' into 'carry_bit_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd:88]
INFO: [Synth 8-4471] merging register 'hi_byte_reg[8:0]' into 'hi_byte_int_reg[8:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'udp_byte_sum' (22#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd:25]
INFO: [Synth 8-638] synthesizing module 'udp_do_rx_reset' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd:19]
INFO: [Synth 8-4471] merging register 'rx_reset_sig_reg' into 'reset_latch_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'udp_do_rx_reset' (23#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd:19]
INFO: [Synth 8-638] synthesizing module 'udp_packet_parser' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:35]
	Parameter IPBUSPORT bound to: 16'b1100001101010001 
	Parameter SECONDARYPORT bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'pkt_drop_arp_sig_reg' into 'pkt_drop_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:45]
INFO: [Synth 8-4471] merging register 'pkt_drop_rarp_sig_reg' into 'pkt_drop_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:46]
INFO: [Synth 8-4471] merging register 'pkt_drop_ip_sig_reg' into 'pkt_drop_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:172]
INFO: [Synth 8-4471] merging register 'pkt_drop_ping_sig_reg' into 'pkt_drop_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:47]
INFO: [Synth 8-4471] merging register 'pkt_drop_ipbus_sig_reg' into 'pkt_drop_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:48]
INFO: [Synth 8-4471] merging register 'ipbus_status_mask_reg' into 'last_mask_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:286]
INFO: [Synth 8-4471] merging register 'pkt_drop_reliable_sig_reg' into 'pkt_drop_reliable_i_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:50]
INFO: [Synth 8-4471] merging register 'pkt_reliable_drop_sig_reg' into 'pkt_drop_reliable_i_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:50]
INFO: [Synth 8-4471] merging register 'pkt_drop_status_reg' into 'pkt_drop_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:405]
INFO: [Synth 8-4471] merging register 'pkt_drop_resend_reg' into 'pkt_drop_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:438]
INFO: [Synth 8-4471] merging register 'pkt_broadcast_reg' into 'broadcast_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:460]
INFO: [Synth 8-256] done synthesizing module 'udp_packet_parser' (24#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd:35]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_mux' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd:54]
INFO: [Synth 8-4471] merging register 'ram_ready_reg' into 'ram_ready_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_mux' (25#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_dualportram.vhd:22]
	Parameter BUFWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM' (26#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_dualportram.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[1:0]' into 'free_i_reg[1:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[1:0]' into 'clean_i_reg[1:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[1:0]' into 'send_pending_i_reg[1:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[0:0]' into 'write_i_reg[0:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[0:0]' into 'send_i_reg[0:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector' (27#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_shim' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_rxram_shim.vhd:30]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_shim' (28#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_rxram_shim.vhd:30]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_rx' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd:22]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_rx' (29#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized0' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[15:0]' into 'free_i_reg[15:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[15:0]' into 'clean_i_reg[15:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[15:0]' into 'send_pending_i_reg[15:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[3:0]' into 'write_i_reg[3:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[3:0]' into 'send_i_reg[3:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized0' (29#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_tx' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd:22]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_tx' (30#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd:22]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized1' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:32]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'free_reg[15:0]' into 'free_i_reg[15:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:62]
INFO: [Synth 8-4471] merging register 'clean_reg[15:0]' into 'clean_i_reg[15:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:43]
INFO: [Synth 8-4471] merging register 'send_pending_reg[15:0]' into 'send_pending_i_reg[15:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:108]
INFO: [Synth 8-4471] merging register 'busy_sig_reg' into 'busy_i_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:42]
INFO: [Synth 8-4471] merging register 'sending_reg' into 'sending_i_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:145]
INFO: [Synth 8-4471] merging register 'write_sig_reg[3:0]' into 'write_i_reg[3:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:40]
INFO: [Synth 8-4471] merging register 'send_sig_reg[3:0]' into 'send_i_reg[3:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized1' (30#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd:32]
INFO: [Synth 8-638] synthesizing module 'udp_rxtransactor_if' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:23]
INFO: [Synth 8-4471] merging register 'ram_ok_reg' into 'ram_ok_i_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'udp_rxtransactor_if' (31#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:23]
INFO: [Synth 8-638] synthesizing module 'udp_tx_mux' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:45]
INFO: [Synth 8-4471] merging register 'rxram_busy_sig_reg' into 'rxram_busy_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:64]
INFO: [Synth 8-4471] merging register 'rxram_end_addr_sig_reg[12:0]' into 'rxram_end_addr_int_reg[12:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:98]
INFO: [Synth 8-4471] merging register 'udpram_busy_sig_reg' into 'udpram_busy_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:65]
INFO: [Synth 8-4471] merging register 'udp_short_sig_reg' into 'short_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:71]
INFO: [Synth 8-4471] merging register 'send_special_reg' into 'send_special_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:207]
INFO: [Synth 8-4471] merging register 'special_reg[7:0]' into 'special_int_reg[7:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:212]
INFO: [Synth 8-4471] merging register 'last_udpram_active_reg' into 'last_udpram_active_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:235]
INFO: [Synth 8-4471] merging register 'udp_counting_reg' into 'counting_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:240]
INFO: [Synth 8-4471] merging register 'udp_counter_reg[4:0]' into 'counter_reg[4:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:245]
INFO: [Synth 8-4471] merging register 'cksum_reg' into 'cksum_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:314]
INFO: [Synth 8-4471] merging register 'clr_sum_reg' into 'clr_sum_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:319]
INFO: [Synth 8-4471] merging register 'do_sum_reg' into 'do_sum_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:324]
INFO: [Synth 8-4471] merging register 'int_valid_reg' into 'int_valid_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:329]
INFO: [Synth 8-4471] merging register 'udpram_end_addr_sig_reg[12:0]' into 'udpram_end_addr_int_reg[12:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:404]
INFO: [Synth 8-4471] merging register 'int_data_reg[7:0]' into 'int_data_int_reg[7:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:409]
INFO: [Synth 8-4471] merging register 'ip_len_reg[15:0]' into 'ip_len_int_reg[15:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:167]
INFO: [Synth 8-4471] merging register 'ip_cksum_reg[15:0]' into 'ip_cksum_int_reg[15:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:172]
INFO: [Synth 8-4471] merging register 'udp_len_reg[15:0]' into 'udp_len_int_reg[15:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:197]
INFO: [Synth 8-4471] merging register 'addr_sig_reg[12:0]' into 'addr_int_reg[12:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:135]
INFO: [Synth 8-4471] merging register 'byteswapping_reg' into 'byteswapping_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:461]
INFO: [Synth 8-4471] merging register 'mac_tx_data_sig_reg[7:0]' into 'mac_tx_data_int_reg[7:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:67]
INFO: [Synth 8-4471] merging register 'ipbus_out_hdr_reg[31:0]' into 'ipbus_hdr_int_reg[31:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:547]
INFO: [Synth 8-4471] merging register 'byteswap_sig_reg' into 'byteswap_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:451]
INFO: [Synth 8-4471] merging register 'next_state_reg[2:0]' into 'state_reg[2:0]' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:581]
INFO: [Synth 8-4471] merging register 'rxram_active_reg' into 'rxram_active_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:88]
INFO: [Synth 8-4471] merging register 'udpram_active_reg' into 'udpram_active_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:114]
INFO: [Synth 8-4471] merging register 'counting_reg' into 'counting_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:440]
INFO: [Synth 8-4471] merging register 'prefetch_reg' into 'prefetch_int_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:494]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'udp_tx_mux' (32#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd:45]
INFO: [Synth 8-638] synthesizing module 'udp_txtransactor_if' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd:35]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_txtransactor_if' (33#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd:35]
INFO: [Synth 8-638] synthesizing module 'udp_clock_crossing_if' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:43]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'udp_clock_crossing_if' (34#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'UDP_if' (35#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd:65]
INFO: [Synth 8-638] synthesizing module 'transactor' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/transactor.vhd:36]
INFO: [Synth 8-638] synthesizing module 'transactor_if' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/transactor_if.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'transactor_if' (36#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/transactor_if.vhd:33]
INFO: [Synth 8-638] synthesizing module 'transactor_sm' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/transactor_sm.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'transactor_sm' (37#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/transactor_sm.vhd:39]
INFO: [Synth 8-638] synthesizing module 'transactor_cfg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/transactor_cfg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'transactor_cfg' (38#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/transactor_cfg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'transactor' (39#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/transactor.vhd:36]
INFO: [Synth 8-638] synthesizing module 'stretcher' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/stretcher.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'stretcher' (40#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/stretcher.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrl' (41#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd:66]
INFO: [Synth 8-638] synthesizing module 'slaves' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/slaves.vhd:26]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/ipbus_fabric.vhd:27]
	Parameter NSLV bound to: 6 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric' (42#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/ipbus_fabric.vhd:27]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd:34]
	Parameter ctrl_addr_width bound to: 0 - type: integer 
	Parameter stat_addr_width bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg' (43#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd:34]
INFO: [Synth 8-638] synthesizing module 'ipbus_reg' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_reg.vhd:27]
	Parameter addr_width bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_reg' (44#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_reg.vhd:27]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg__parameterized0' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd:34]
	Parameter ctrl_addr_width bound to: 1 - type: integer 
	Parameter stat_addr_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg__parameterized0' (44#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd:34]
INFO: [Synth 8-638] synthesizing module 'ipbus_pkt_ctr' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_pkt_ctr.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'ipbus_pkt_ctr' (45#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_pkt_ctr.vhd:24]
INFO: [Synth 8-638] synthesizing module 'ipbus_ram' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_ram.vhd:38]
	Parameter addr_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ram' (46#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_ram.vhd:38]
INFO: [Synth 8-638] synthesizing module 'ipbus_peephole_ram' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_peephole_ram.vhd:39]
	Parameter addr_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_peephole_ram' (47#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/slaves/hdl/ipbus_peephole_ram.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'slaves' (48#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/slaves.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'top' (49#1) [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/example_designs/hdl/demo_kc705_basex/top_kc705_basex.vhd:21]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][23]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][22]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][21]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][20]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][19]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][18]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][17]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][16]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][15]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][14]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][13]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][12]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][11]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][10]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][9]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][8]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][7]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][6]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][5]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][4]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][3]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][2]
WARNING: [Synth 8-3331] design ipbus_peephole_ram has unconnected port ipbus_in[ipb_addr][1]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port reset
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][23]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][22]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][21]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][20]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][19]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][18]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][17]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][16]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][15]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][14]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][13]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][12]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][11]
WARNING: [Synth 8-3331] design ipbus_ram has unconnected port ipbus_in[ipb_addr][10]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][31]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][30]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][29]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][28]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][27]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][26]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][25]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][24]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][23]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][22]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][21]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][20]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][19]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][18]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][17]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][16]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][15]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][14]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][13]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][12]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][11]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][10]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][9]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][8]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][7]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][6]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][5]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][4]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][3]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][2]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_addr][1]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_wdata][31]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_wdata][30]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_wdata][29]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_wdata][28]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_wdata][27]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_wdata][26]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_wdata][25]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_wdata][24]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_wdata][23]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_wdata][22]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_wdata][21]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_wdata][20]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_wdata][19]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_wdata][18]
WARNING: [Synth 8-3331] design ipbus_pkt_ctr has unconnected port ipbus_in[ipb_wdata][17]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 394.387 ; gain = 184.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin gtwizard_v2_5_gbe_gtx_i:GT0_QPLLRESET_IN to constant 0 [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd:493]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 394.387 ; gain = 184.250
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'gig_eth_pcs_pma_v11_5' instantiated as 'eth/phy/gig_eth_pcs_pma_core' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/newtest/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_block.vhd:300]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'tri_mode_eth_mac_v5_5' instantiated as 'eth/mac' [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd:146]
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.srcs/constrs_1/kc705_basex.xdc]
Finished Parsing XDC File [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.srcs/constrs_1/kc705_basex.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.srcs/constrs_1/kc705_basex.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  FD => FDRE: 32 instances
  FDP => FDPE: 6 instances
  MMCME2_BASE => MMCME2_ADV: 2 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 752.363 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 752.363 ; gain = 542.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 752.363 ; gain = 542.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 752.363 ; gain = 542.227
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM'
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "TXUSERRDY" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GTTXRESET" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_fsm_reset_done_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CPLL_RESET" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM'
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "retry_counter_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GTRXRESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MMCM_RESET" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "run_phase_alignment_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rx_cdrlocked" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_cdrlock_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "buf_to_load_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "send_buf_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "do_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "clr_sum_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "int_valid_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "int_data_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "payload_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "buf_to_load_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_pending" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_data_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_to_set_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "request_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "header" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "short_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "send_special_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "flip_cksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counting" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cksum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "do_sum_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "low_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipbus_hdr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ipbus_out_valid_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pkt_id_buf_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'pkt_rdy_buf_reg' and it is trimmed from '3' to '2' bits. [C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/IPBUS/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd:128]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_if'
INFO: [Synth 8-5544] ROM "wctr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trans_out[pkt_done]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_sm'
INFO: [Synth 8-5546] ROM "last_wd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_hdr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rmw_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "err_d" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "reg_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
       assert_all_resets |                              001 |                              001
       release_pll_reset |                              010 |                              010
      release_mmcm_reset |                              011 |                              011
         wait_reset_done |                              100 |                              100
      do_phase_alignment |                              101 |                              101
          reset_fsm_done |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0000 |                             0000
       assert_all_resets |                             0001 |                             0001
       release_pll_reset |                             0010 |                             0010
    verify_recclk_stable |                             0011 |                             0011
      release_mmcm_reset |                             0100 |                             0100
         wait_reset_done |                             0101 |                             0101
      do_phase_alignment |                             0110 |                             0110
      monitor_data_valid |                             0111 |                             0111
                fsm_done |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                          0000001 |                              000
                st_first |                          0000010 |                              001
                  st_hdr |                          0000100 |                              010
              st_prebody |                          0010000 |                              011
                 st_body |                          0100000 |                              100
                 st_done |                          0001000 |                              101
                  st_gap |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                           000001 |                              000
                  st_hdr |                           000010 |                              001
                 st_addr |                           000100 |                              010
            st_bus_cycle |                           001000 |                              011
                st_rmw_1 |                           010000 |                              100
                st_rmw_2 |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_sm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 752.363 ; gain = 542.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	              336 Bit    Registers := 1     
	              128 Bit    Registers := 8     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 3     
	               45 Bit    Registers := 2     
	               42 Bit    Registers := 3     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 25    
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 43    
	               13 Bit    Registers := 24    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 28    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 258   
+---RAMs : 
	             256K Bit         RAMs := 1     
	              64K Bit         RAMs := 4     
	              32K Bit         RAMs := 3     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 9     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 4     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 23    
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 31    
	   5 Input     16 Bit        Muxes := 3     
	  12 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 2     
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 36    
	   4 Input     13 Bit        Muxes := 2     
	   8 Input     13 Bit        Muxes := 2     
	   3 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 47    
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 7     
	   9 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   4 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 15    
	   3 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 3     
	  13 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 217   
	   7 Input      1 Bit        Muxes := 15    
	   9 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 18    
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 6     
	  16 Input      1 Bit        Muxes := 9     
	  18 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module clocks_7s_serdes 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 14    
Module gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   9 Input      1 Bit        Muxes := 18    
Module gtwizard_v2_5_gbe_gtx_init 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gig_eth_pcs_pma_v11_5_transceiver 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module eth_7s_1000basex 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module udp_ipaddr_block 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rarp_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module udp_build_arp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module udp_build_payload 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   5 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	  14 Input     16 Bit        Muxes := 2     
	  11 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 9     
Module udp_build_ping 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module udp_build_resend 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module udp_build_status 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
Module udp_status_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 4     
	   4 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 2     
Module udp_byte_sum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module udp_do_rx_reset 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module udp_packet_parser 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	              112 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               45 Bit    Registers := 1     
	               42 Bit    Registers := 1     
	               38 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 1     
Module udp_rxram_mux 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module udp_DualPortRAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module udp_buffer_selector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rxram_shim 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
Module udp_DualPortRAM_rx 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	              64K Bit         RAMs := 4     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module udp_buffer_selector__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udp_DualPortRAM_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module udp_buffer_selector__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module udp_rxtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module udp_tx_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	  19 Input     16 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 10    
	   8 Input     13 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   9 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	  16 Input      1 Bit        Muxes := 8     
	  18 Input      1 Bit        Muxes := 1     
Module udp_txtransactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 1     
Module udp_clock_crossing_if 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module UDP_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module transactor_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	  11 Input      7 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module transactor_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module transactor_cfg 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module stretcher 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ipbus_fabric 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ipbus_ctrlreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ipbus_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module ipbus_ctrlreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ipbus_pkt_ctr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ipbus_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipbus_peephole_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/rx_cdrlock_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phy/transceiver_inst/gtwizard_inst/rx_cdrlocked" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tick_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cksum_pending" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "addr_to_set_int" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "request_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_buf_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "event_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "low_addr_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flip_cksum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byteswap_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trans/sm/last_wd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "slave3/reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slave3/reg_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM internal_ram/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM ipbus_tx_ram/ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\data_buffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /RARP_block/\we_buffer_reg[0] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[6]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[7]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[1]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[0]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[1]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[2]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[3]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[4]__3' (FDE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[5]__3'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[5]__3 )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[8]' (FDSE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[9]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[10]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[11]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[12]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[4]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[13]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[14]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[6]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[15]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[7]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[16]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[8]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[17]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[9]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[18]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[10]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[19]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[11]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[20]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[21]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[13]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[22]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[14]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status_buffer/header_reg[23]' (FDRE) to 'ipbus/udp_if/status_buffer/next_pkt_id_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[66] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[67] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[68] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[69] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[70] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[72] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[73] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[80] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[0]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[81] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[1]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[82] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[2]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[83] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[3]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[84] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[4]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[85] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[5]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[86] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[6]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[87] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[7]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[1]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[2]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[3]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[88] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[8]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[89] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[9]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[90] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[10]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[91] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[11]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[93] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[13]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[94] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/buf_to_load_int_reg[14]' (FDE) to 'ipbus/udp_if/ARP/buf_to_load_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /ARP/\buf_to_load_int_reg[15] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[9]__5' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[10]__5'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[10]__5' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[11]__5'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[0]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[2]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\pkt_data_reg[3]__4 )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[0]' (FDS) to 'ipbus/udp_if/status/status_end_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[0]' (FDS) to 'ipbus/udp_if/ARP/arp_end_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[0]' (FDS) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[1]' (FDR) to 'ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[1]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[1]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[2]' (FDR) to 'ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[2]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[2]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[6]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[7]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[0]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[1]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[2]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[3]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[4]__0 )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[6]__0' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[7]__0' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[0]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[0]__0' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[1]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[1]__0' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[2]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[2]__0' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[3]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[3]__0' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]__0' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[5]__0' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\unreliable_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[6]' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[7]' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[0]' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[1]' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[2]' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /rx_packet_parser/\reliable_data_reg[3] )
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[4]' (FDE) to 'ipbus/udp_if/rx_packet_parser/reliable_data_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[99] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[100] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[101] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ipbus/udp_if /status_buffer/\header_reg[102] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/y_reg[0]' (FD) to 'ipbus/udp_if/RARP_block/rndm_reg[0]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/y_reg[1]' (FD) to 'ipbus/udp_if/RARP_block/rndm_reg[1]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/y_reg[2]' (FD) to 'ipbus/udp_if/RARP_block/rndm_reg[2]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/y_reg[3]' (FD) to 'ipbus/udp_if/RARP_block/rndm_reg[3]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/y_reg[4]' (FD) to 'ipbus/udp_if/RARP_block/rndm_reg[4]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[17]__4' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[18]__4'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[18]__4' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[19]__4'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[8]__4' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[10]__4'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[10]__4' (FDRE) to 'ipbus/udp_if/rx_packet_parser/pkt_data_reg[11]__4'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[3]' (FDS) to 'ipbus/udp_if/status/status_end_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[3]' (FDS) to 'ipbus/udp_if/ARP/arp_end_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[3]' (FDS) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[4]' (FDR) to 'ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[4]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[4]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[5]' (FDS) to 'ipbus/udp_if/status/status_end_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[6]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[6]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[7]' (FDR) to 'ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[7]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[7]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[8]' (FDR) to 'ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[8]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[8]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[9]' (FDR) to 'ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[9]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[9]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[10]' (FDR) to 'ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[10]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[10]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[11]' (FDR) to 'ipbus/udp_if/status/status_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/ARP/arp_end_addr_reg[11]' (FDR) to 'ipbus/udp_if/ARP/arp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[11]' (FDR) to 'ipbus/udp_if/RARP_block/rarp_end_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/status/status_end_addr_reg[12]' (FDR) to 'ipbus/udp_if/status/addr_to_set_reg[6]'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/payload/payload_len_reg[14]__0' (FDRE) to 'ipbus/udp_if/payload/payload_len_reg[15]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/unreliable_data_reg[14]__0' (FDRE) to 'ipbus/udp_if/rx_packet_parser/unreliable_data_reg[8]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/unreliable_data_reg[15]__0' (FDRE) to 'ipbus/udp_if/rx_packet_parser/unreliable_data_reg[8]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/unreliable_data_reg[8]__0' (FDRE) to 'ipbus/udp_if/rx_packet_parser/unreliable_data_reg[9]__0'
INFO: [Synth 8-3886] merging instance 'ipbus/udp_if/rx_packet_parser/unreliable_data_reg[9]__0' (FDRE) to 'ipbus/udp_if/rx_packet_parser/unreliable_data_reg[10]__0'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/recclk_mon_count_reset_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/recclk_mon_restart_count_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/recclk_mon_restart_count_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/QPLL_RESET_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (eth/phy/transceiver_inst/rxrundisp_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (eth/phy/transceiver_inst/rxrundisp_double_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (eth/phy/transceiver_inst/rxrundisp_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (eth/phy/transceiver_inst/rxbufstatus_reg_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (eth/phy/transceiver_inst/rxbufstatus_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (eth/phy/transceiver_inst/txbufstatus_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (req_end_reg[0]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (we_buffer_reg[0]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[62]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[7]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[6]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[5]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[4]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[3]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[2]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[1]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (data_buffer_reg[0]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (rarp_end_addr_reg[12]) is unused and will be removed from module udp_rarp_block.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[0]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (shift_buf_reg[6]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (shift_buf_reg[5]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (shift_buf_reg[4]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (shift_buf_reg[3]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (shift_buf_reg[2]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (buf_to_load_int_reg[15]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (arp_end_addr_reg[12]) is unused and will be removed from module udp_build_arp.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[12]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[11]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[10]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[9]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[8]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[7]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[6]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[0]) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_buf_reg[12]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_buf_reg[11]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_int_reg[12]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_int_reg[11]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (payload_len_reg[15]__0) is unused and will be removed from module udp_build_payload.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[0]) is unused and will be removed from module udp_build_ping.
WARNING: [Synth 8-3332] Sequential element (int_data_ping_reg[7]) is unused and will be removed from module udp_build_ping.
WARNING: [Synth 8-3332] Sequential element (int_data_ping_reg[2]) is unused and will be removed from module udp_build_ping.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[0]) is unused and will be removed from module udp_build_status.
WARNING: [Synth 8-3332] Sequential element (addr_to_set_reg[6]) is unused and will be removed from module udp_build_status.
WARNING: [Synth 8-3332] Sequential element (header_reg[127]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[126]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[125]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[124]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[123]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[122]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[121]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[120]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[119]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[118]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[117]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[116]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[115]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[114]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[113]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[112]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[111]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[110]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[109]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[108]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[107]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[106]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[105]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[104]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[103]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[102]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[101]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[100]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[99]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[98]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[97]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[96]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[95]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[94]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[93]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[92]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[91]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[90]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[89]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[88]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[87]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[86]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[85]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[84]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[83]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[82]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[81]) is unused and will be removed from module udp_status_buffer.
WARNING: [Synth 8-3332] Sequential element (header_reg[80]) is unused and will be removed from module udp_status_buffer.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 752.363 ; gain = 542.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|udp_DualPortRAM    | ram_reg    | 4 K x 8                | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|udp_DualPortRAM_rx | ram1_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8                | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx | ram2_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8                | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx | ram3_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8                | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_rx | ram4_reg   | 8 K x 8(WRITE_FIRST)   |   | R | 8 K x 8                | W |   | Port A and B     | 0      | 2      | 
|udp_DualPortRAM_tx | ram_reg    | 8 K x 32               | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|ipbus_ram          | reg_reg    | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|ipbus_peephole_ram | reg_reg    | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+-------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 752.363 ; gain = 542.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 767.867 ; gain = 557.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/internal_ram/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram1_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram2_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram2_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram3_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram3_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram4_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram4_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance slaves/slave2/reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance slaves/slave4/reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 807.387 ; gain = 597.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 807.387 ; gain = 597.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 807.387 ; gain = 597.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 807.387 ; gain = 597.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 807.387 ; gain = 597.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 807.387 ; gain = 597.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 807.387 ; gain = 597.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | ipbus/udp_if/IPADDR/pkt_mask_reg[41]               | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]     | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[17]     | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]     | 23     | 2     | YES          | NO                 | YES               | 0      | 2       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[44]     | 37     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[41]__0  | 12     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_mask_reg[15]__4  | 10     | 3     | YES          | NO                 | YES               | 3      | 0       | 
|top         | ipbus/udp_if/resend/pkt_mask_reg[44]               | 31     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|top         | ipbus/udp_if/IPADDR/pkt_mask_reg[11]               | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | ipbus/udp_if/resend/pkt_mask_reg[11]               | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | ipbus/udp_if/IPADDR/pkt_mask_reg[19]               | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | ipbus/udp_if/rx_reset_block/reset_buf_reg[10]      | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | ipbus/udp_if/RARP_block/data_buffer_reg[280]       | 5      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|top         | ipbus/udp_if/RARP_block/rarp_data_reg[7]           | 6      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|top         | ipbus/udp_if/RARP_block/rarp_data_reg[1]           | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | ipbus/udp_if/RARP_block/data_buffer_reg[270]       | 4      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|top         | ipbus/udp_if/RARP_block/data_buffer_reg[267]       | 7      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|top         | ipbus/udp_if/RARP_block/data_buffer_reg[241]       | 6      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|top         | ipbus/udp_if/RARP_block/data_buffer_reg[239]       | 11     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | ipbus/udp_if/RARP_block/data_buffer_reg[228]       | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | ipbus/udp_if/RARP_block/data_buffer_reg[139]       | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[79]     | 6      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[67]     | 5      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[111]__0 | 10     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__0  | 4      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[119]__0 | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|top         | ipbus/udp_if/rx_packet_parser/pkt_data_reg[108]__1 | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |tri_mode_eth_mac_v5_5 |         1|
|2     |gig_eth_pcs_pma_v11_5 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |gig_eth_pcs_pma_v11_5_bbox |     1|
|2     |tri_mode_eth_mac_v5_5_bbox |     1|
|3     |BUFG                       |     6|
|4     |CARRY4                     |   152|
|5     |GTXE2_CHANNEL              |     1|
|6     |GTXE2_COMMON               |     1|
|7     |IBUFDS_GTE2                |     1|
|8     |LUT1                       |   357|
|9     |LUT2                       |   469|
|10    |LUT3                       |   489|
|11    |LUT4                       |   352|
|12    |LUT5                       |   626|
|13    |LUT6                       |  1019|
|14    |MMCME2_BASE                |     2|
|15    |MUXF7                      |     5|
|16    |RAMB36E1                   |     1|
|17    |RAMB36E1_1                 |    16|
|18    |RAMB36E1_2                 |     2|
|19    |SRL16                      |     3|
|20    |SRL16E                     |    60|
|21    |SRLC32E                    |     6|
|22    |FD                         |    28|
|23    |FDCE                       |    78|
|24    |FDP                        |     6|
|25    |FDRE                       |  3292|
|26    |FDSE                       |   369|
|27    |IBUF                       |     3|
|28    |OBUF                       |     4|
+------+---------------------------+------+

Report Instance Areas: 
+------+-----------------------------------------+-------------------------------------+------+
|      |Instance                                 |Module                               |Cells |
+------+-----------------------------------------+-------------------------------------+------+
|1     |top                                      |                                     |  7478|
|2     |  clocks                                 |clocks_7s_serdes                     |    87|
|3     |    clkdiv                               |clock_div_17                         |    71|
|4     |  eth                                    |eth_7s_1000basex                     |   754|
|5     |    phy                                  |gig_eth_pcs_pma_v11_5_block          |   627|
|6     |      transceiver_inst                   |gig_eth_pcs_pma_v11_5_transceiver    |   584|
|7     |        gtwizard_inst                    |gtwizard_v2_5_gbe_gtx_init           |   434|
|8     |          gt0_rxresetfsm_i               |gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM |   209|
|9     |            sync_CPLLLOCK                |gtwizard_v2_5_gbe_gtx_sync_block_10  |     4|
|10    |            sync_RXRESETDONE             |gtwizard_v2_5_gbe_gtx_sync_block_11  |     2|
|11    |            sync_data_valid              |gtwizard_v2_5_gbe_gtx_sync_block_12  |    14|
|12    |            sync_mmcm_lock_reclocked     |gtwizard_v2_5_gbe_gtx_sync_block_13  |     3|
|13    |            sync_run_phase_alignment_int |gtwizard_v2_5_gbe_gtx_sync_block_14  |     2|
|14    |            sync_rx_fsm_reset_done_int   |gtwizard_v2_5_gbe_gtx_sync_block_15  |     2|
|15    |            sync_time_out_wait_bypass    |gtwizard_v2_5_gbe_gtx_sync_block_16  |     2|
|16    |          gt0_txresetfsm_i               |gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM |   190|
|17    |            sync_CPLLLOCK                |gtwizard_v2_5_gbe_gtx_sync_block     |     8|
|18    |            sync_TXRESETDONE             |gtwizard_v2_5_gbe_gtx_sync_block_5   |     2|
|19    |            sync_mmcm_lock_reclocked     |gtwizard_v2_5_gbe_gtx_sync_block_6   |     8|
|20    |            sync_run_phase_alignment_int |gtwizard_v2_5_gbe_gtx_sync_block_7   |     2|
|21    |            sync_time_out_wait_bypass    |gtwizard_v2_5_gbe_gtx_sync_block_8   |     2|
|22    |            sync_tx_fsm_reset_done_int   |gtwizard_v2_5_gbe_gtx_sync_block_9   |     2|
|23    |          gtwizard_v2_5_gbe_gtx_i        |gtwizard_v2_5_gbe_gtx                |     3|
|24    |            gt0_gtwizard_v2_5_gbe_gtx_i  |gtwizard_v2_5_gbe_gtx_GT             |     2|
|25    |        reclock_encommaalign             |gig_eth_pcs_pma_v11_5_reset_sync     |     2|
|26    |        reclock_rxreset                  |gig_eth_pcs_pma_v11_5_reset_sync_3   |     2|
|27    |        reclock_txreset                  |gig_eth_pcs_pma_v11_5_reset_sync_4   |     2|
|28    |        sync_block_data_valid            |gig_eth_pcs_pma_v11_5_sync_block     |     2|
|29    |  ipbus                                  |ipbus_ctrl                           |  6074|
|30    |    stretch_rx                           |stretcher                            |    68|
|31    |      clkdiv                             |clock_div_2                          |    62|
|32    |    stretch_tx                           |stretcher_0                          |    68|
|33    |      clkdiv                             |clock_div                            |    62|
|34    |    trans                                |transactor                           |   794|
|35    |      cfg                                |transactor_cfg                       |     1|
|36    |      iface                              |transactor_if                        |   380|
|37    |      sm                                 |transactor_sm                        |   413|
|38    |    udp_if                               |UDP_if                               |  5137|
|39    |      ipbus_rx_ram                       |udp_DualPortRAM_rx                   |     8|
|40    |      ARP                                |udp_build_arp                        |   242|
|41    |      IPADDR                             |udp_ipaddr_block                     |   229|
|42    |      RARP_block                         |udp_rarp_block                       |   494|
|43    |      clock_crossing_if                  |udp_clock_crossing_if                |    98|
|44    |      internal_ram                       |udp_DualPortRAM                      |     1|
|45    |      internal_ram_selector              |udp_buffer_selector                  |    18|
|46    |      internal_ram_shim                  |udp_rxram_shim                       |    69|
|47    |      ipbus_tx_ram                       |udp_DualPortRAM_tx                   |    18|
|48    |      payload                            |udp_build_payload                    |   420|
|49    |      ping                               |udp_build_ping                       |   244|
|50    |      resend                             |udp_build_resend                     |    45|
|51    |      rx_byte_sum                        |udp_byte_sum                         |    89|
|52    |      rx_packet_parser                   |udp_packet_parser                    |   706|
|53    |      rx_ram_mux                         |udp_rxram_mux                        |    39|
|54    |      rx_ram_selector                    |udp_buffer_selector__parameterized0  |   118|
|55    |      rx_reset_block                     |udp_do_rx_reset                      |    45|
|56    |      rx_transactor                      |udp_rxtransactor_if                  |     3|
|57    |      status                             |udp_build_status                     |   353|
|58    |      status_buffer                      |udp_status_buffer                    |   657|
|59    |      tx_byte_sum                        |udp_byte_sum_1                       |    68|
|60    |      tx_main                            |udp_tx_mux                           |   554|
|61    |      tx_ram_selector                    |udp_buffer_selector__parameterized1  |   197|
|62    |      tx_transactor                      |udp_txtransactor_if                  |   421|
|63    |  slaves                                 |slaves                               |   556|
|64    |    fabric                               |ipbus_fabric                         |     1|
|65    |    slave0                               |ipbus_ctrlreg                        |    65|
|66    |    slave1                               |ipbus_reg                            |    65|
|67    |    slave2                               |ipbus_ram                            |     2|
|68    |    slave3                               |ipbus_ctrlreg__parameterized0        |   205|
|69    |    slave4                               |ipbus_peephole_ram                   |    40|
|70    |    slave5                               |ipbus_pkt_ctr                        |   178|
+------+-----------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 807.387 ; gain = 597.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 474 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 807.387 ; gain = 197.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 807.387 ; gain = 597.250
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20160902 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design tri_mode_eth_mac_v5_5.ngc ...
WARNING:NetListWriters:298 - No output is written to tri_mode_eth_mac_v5_5.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   TXGEN/TX_SM1/GND_52_o_GND_52_o_sub_12_OUT[7 : 2] on block TRIMAC_GEN is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   TXGEN/TX_SM1/DATA_REG[0][7]_GND_52_o_mux_60_OUT[5 : 1] on block TRIMAC_GEN is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus TXGEN/TX_SM1/PREAMBLE_PIPE[13 : 0] on
   block TRIMAC_GEN is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file tri_mode_eth_mac_v5_5.edif ...
ngc2edif: Total memory usage is 90528 kilobytes

Reading core file 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.srcs/sources_1/ip/tri_mode_eth_mac_v5_5/tri_mode_eth_mac_v5_5.ngc' for (cell view 'tri_mode_eth_mac_v5_5', library 'work')
Parsing EDIF File [./.ngc2edfcache/tri_mode_eth_mac_v5_5_ngc_e3220723.edif]
Finished Parsing EDIF File [./.ngc2edfcache/tri_mode_eth_mac_v5_5_ngc_e3220723.edif]
Release 14.7 - ngc2edif P_INT.20160902 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design gig_eth_pcs_pma_v11_5.ngc ...
WARNING:NetListWriters:298 - No output is written to gig_eth_pcs_pma_v11_5.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file gig_eth_pcs_pma_v11_5.edif ...
ngc2edif: Total memory usage is 87392 kilobytes

Reading core file 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.srcs/sources_1/ip/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5.ngc' for (cell view 'gig_eth_pcs_pma_v11_5', library 'work')
Parsing EDIF File [./.ngc2edfcache/gig_eth_pcs_pma_v11_5_ngc_9d6f5e22.edif]
Finished Parsing EDIF File [./.ngc2edfcache/gig_eth_pcs_pma_v11_5_ngc_9d6f5e22.edif]
INFO: [Netlist 29-17] Analyzing 1079 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20160902
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 703 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 37 instances
  AND2 => LUT2: 12 instances
  FD => FDRE: 198 instances
  FDE => FDRE: 206 instances
  FDP => FDPE: 12 instances
  FDR => FDRE: 175 instances
  FDS => FDSE: 14 instances
  INV => LUT1: 15 instances
  MMCME2_BASE => MMCME2_ADV: 2 instances
  MUXF5 => LUT3: 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances
  SRL16 => SRL16E: 5 instances
  SRLC16E => SRL16E: 17 instances
  SRLC32E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
745 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 809.258 ; gain = 572.641
WARNING: [Runs 36-115] Could not delete directory 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.runs/synth_1/.Xil/Vivado-15264-Shinsekai/dcp'.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jason/Dropbox/ULB/MA2/Memoire/Vivado/project_ipbus/project_ipbus.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 809.258 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 08 13:51:21 2017...
