
--- a/arch/mips/cpu/xburst/t20/ddr_set_dll.c	1969-12-31 19:00:00.000000000 -0500
+++ b/arch/mips/cpu/xburst/t20/ddr_set_dll.c	2023-07-26 11:31:37.000000000 -0400
@@ -0,0 +1,62 @@
+/*
+ * DDR driver for Synopsys DWC DDR PHY.
+ * Used by Jz4775, JZ4780...
+ *
+ * Copyright (C) 2013 Ingenic Semiconductor Co.,Ltd
+ * Author: Zoro <ykli@ingenic.cn>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ */
+
+/* #define DEBUG */
+#include <config.h>
+#include <common.h>
+#include <ddr/ddr_common.h>
+#include <asm/io.h>
+#include <asm/ddr_dwc.h>
+#include <asm/arch/cpm.h>
+#ifndef CONFIG_FPGA
+void reset_dllA(int bypass,enum ddr_type type)
+{
+/*
+ * WARNING: 2015-01-08
+ * 	DDR CLK GATE(CPM_DRCG 0xB00000D0), BIT6 must set to 1 (or 0x40).
+ * 	If clear BIT6, chip memory will not stable, gpu hang occur.
+ */
+	cpm_writel(0x73 | (1 << 6) , CPM_DRCG);
+	mdelay(1);
+	cpm_writel(0x71 | (1 << 6), CPM_DRCG);
+	mdelay(1);
+}
+void dynamic_clk_gate_enable(int bypass,enum ddr_type type)
+{
+	unsigned int val;
+	if(bypass) {
+		val = cpm_inl(CPM_DDRCDR);
+		val |= 1 << 26;
+		cpm_outl(val, CPM_DDRCDR);
+	}
+}
+static struct jzsoc_ddr_hook ddr_hook={
+	.prev_ddr_init = reset_dllA,
+	.post_ddr_init = NULL,
+//	.post_ddr_init = dynamic_clk_gate_enable,
+};
+void soc_ddr_init(void)
+{
+	register_ddr_hook(&ddr_hook);
+}
+#endif
