
<html><head><title>Parameters Specified in the ihdl_parameter File</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="smeghna" />
<meta name="CreateDate" content="2023-10-03" />
<meta name="CreateTime" content="1696337841" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use Verilog In to import a design from Verilog Hardware Description Language (HDL) format into the OpenAccess database format" />
<meta name="DocTitle" content="Verilog In User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Parameters Specified in the ihdl_parameter File" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="verinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-10-03" />
<meta name="ModifiedTime" content="1696337841" />
<meta name="NextFile" content="chap2_re_Customization_of_Verilog_In_Defaults_Using_the_cdsenv_File.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap2_re_Components_of_the_ihdl_Command.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Verilog In User Guide -- Parameters Specified in the ihdl_parameter File" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="verinuserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="verinuserTOC.html">Contents</a></li><li><a class="prev" href="chap2_re_Components_of_the_ihdl_Command.html" title="Components of the ihdl Command">Components of the ihdl Command</a></li><li style="float: right;"><a class="viewPrint" href="verinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap2_re_Customization_of_Verilog_In_Defaults_Using_the_cdsenv_File.html" title="Customization of Verilog In Defaults Using the .cdsenv File">Customization of Verilog In De ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Verilog In User Guide<br />Product Version IC23.1, November 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:re_Parameters_Specified_in_the_ihdl_parameter_File" title="Parameters Specified in the ihdl_parameter File"></a><h2>
<a id="pgfId-1023195"></a>Parameters Specified in the ihdl_parameter File</h2>

<p>
<a id="pgfId-1019848"></a>The parameters that you specify in the <code>ihdl_parameter</code><a id="marker-1019847"></a> file correspond to option fields in the Verilog In form as shown in the following table:</p>

<p>
<a id="pgfId-1017237"></a></p>
<table class="webflareTable" id="#id1017048">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1017050">
<a id="pgfId-1017050"></a>Tab </span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1017052">
<a id="pgfId-1017052"></a>Field</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1017054">
<a id="pgfId-1017054"></a>Parameter</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017056"></a>Import Options</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017058"></a><em>Target Library Name</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017061"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#destschlib">dest_sch_lib</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017063"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017065"></a><em>Reference Libraries</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017068"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#refliblist">ref_lib_list</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017070"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017072"></a><em>HDL View Name</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017075"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#hdl_view_name">hdl_view_name</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017077"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017079"></a><em>Ignore Modules File</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017082"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#ignorenodefile">ignore_node_file</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017084"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017086"></a><em>Import Modules File</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017089"></a><h-hot><a href="chap1.html#ignoremodulesfile">import_mod_file</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017091"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017093"></a><em>Import Structural Models As</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017096"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#structuralviews">structural_views</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017098"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017100"></a><em>Structural View Names</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017103"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#cdbaviewname">OA structural view names</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017105"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017107"></a><em>Log File</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017110"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#logfilename">log_file_name</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017112"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017114"></a><em>Work Area</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017117"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#workarea">work_area&#160;&#160;</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017119"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017121"></a><em>Name Map Table</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017124"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#mapfilename">map_file_name</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017126"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017128"></a><em>Overwrite Existing Views</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017131"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#importifexists">import_if_exists</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019244"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019246"></a><em>Overwrite Symbol</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1019463"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#overwritesymb">overwrite_symbol</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017133"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017135"></a><em>Verilog Cell Modules</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017138"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#importcells">import_cells</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017140"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017142"></a><em>Verilog Cell Modules</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017145"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#importlibcells">import_lib_cells</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1029402"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1029404"></a><em></em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1029407"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#enableexplicitportchecking">enable_explicit_port_checking</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1029863"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1029865"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1029867"></a><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#createIfcFunView">create_ifc_func_view </a></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017147"></a>Global Net Options</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017149"></a><em>Power Net Name</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017152"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#powernet">power_net</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017154"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017156"></a><em>Ground Net Name</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017159"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#groundnet">ground_net</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017161"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017163"></a><em>Global Signals</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017166"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#globsignames">glob_sig_names</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017168"></a>Schematic Generation</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017170"></a><em>Sheet Symbol</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017173"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#sheetsym">sheet_symbol</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017175"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017177"></a><em>Maximum Number Of Rows</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017180"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#pagerowlimit">page_row_limit</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017182"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017184"></a><em>Maximum Number Of Columns</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017187"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#pagecollimit">page_col_limit</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017189"></a> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017191"></a><em>Font Height</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017194"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#labelheight">label_height</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017196"></a> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017198"></a><em>Line To Line Spacing</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017201"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#linelinespacing">line_line_spacing</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017203"></a> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017205"></a><em>Line To Component Spacing</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017208"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#linecomponentspacing">line_component_spacing</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017210"></a> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017212"></a><em>Component Density</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017215"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#densitylevel">density_level</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017217"></a> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017219"></a><em>Pin Placement</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017222"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#pinplacement">pin_placement</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017224"></a> </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017226"></a><em>Through CellView For Shorted Ports</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017229"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#cdsthrusymbol">cds_thru_symbol</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017231"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017233"></a><em>Create Snap Space Properties</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1017236"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#createsnap">create_snap_space_prop</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1021253"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1021255"></a><em>Reference Views for Inherited Connections</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1023346"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#ref_sch_list">ref_sch_list</a></h-hot></p>
<p>
<a id="pgfId-1033281"></a>Environment Variable: <code>refSchList</code></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1025750"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1025752"></a><em>Instances Less Than</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1025754"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#pnr_max_inst">pnr_max_inst</a></h-hot></p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1025744"></a></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1025746"></a><em>Ports Less Than</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1025748"></a><h-hot><a href="chap2_re_Verilog_In_Options_and_Parameters_Specified_in_the_ihdl_parameter_File.html#pnr_max_port">pnr_max_port</a></h-hot></p>
</td>
</tr>
</tbody></table>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap2_re_Components_of_the_ihdl_Command.html" id="prev" title="Components of the ihdl Command">Components of the ihdl Command</a></em></b><b><em><a href="chap2_re_Customization_of_Verilog_In_Defaults_Using_the_cdsenv_File.html" id="nex" title="Customization of Verilog In Defaults Using the .cdsenv File">Customization of Verilog In De ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>