{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743545625574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743545625583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  1 17:13:45 2025 " "Processing started: Tue Apr  1 17:13:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743545625583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743545625583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Accelerator -c Accelerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Accelerator -c Accelerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743545625583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743545628075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743545628076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file accelerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerator " "Found entity 1: accelerator" {  } { { "accelerator.sv" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743545633198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743545633198 ""}
{ "Warning" "WSGN_SEARCH_FILE" "accelerator.v 1 1 " "Using design file accelerator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Accelerator " "Found entity 1: Accelerator" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743545633552 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1743545633552 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "Accelerator " "Found the following files while searching for definition of entity \"Accelerator\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "accelerator.sv " "File: accelerator.sv" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1743545633560 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1743545633560 "|Accelerator"}
{ "Info" "ISGN_START_ELABORATION_TOP" "Accelerator " "Elaborating entity \"Accelerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743545633562 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 accelerator.v(15) " "Output port \"HEX0\" at accelerator.v(15) has no driver" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743545633585 "|Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 accelerator.v(16) " "Output port \"HEX1\" at accelerator.v(16) has no driver" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743545633585 "|Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 accelerator.v(17) " "Output port \"HEX2\" at accelerator.v(17) has no driver" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743545633585 "|Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 accelerator.v(18) " "Output port \"HEX3\" at accelerator.v(18) has no driver" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743545633585 "|Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 accelerator.v(19) " "Output port \"HEX4\" at accelerator.v(19) has no driver" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743545633585 "|Accelerator"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 accelerator.v(20) " "Output port \"HEX5\" at accelerator.v(20) has no driver" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1743545633585 "|Accelerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerator accelerator:ACC " "Elaborating entity \"accelerator\" for hierarchy \"accelerator:ACC\"" {  } { { "accelerator.v" "ACC" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743545633610 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valid_temp accelerator.sv(56) " "Verilog HDL Always Construct warning at accelerator.sv(56): inferring latch(es) for variable \"valid_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "accelerator.sv" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.sv" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743545633641 "|Accelerator|accelerator:ACC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_temp\[0\] accelerator.sv(59) " "Inferred latch for \"valid_temp\[0\]\" at accelerator.sv(59)" {  } { { "accelerator.sv" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743545633641 "|Accelerator|accelerator:ACC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_temp\[1\] accelerator.sv(59) " "Inferred latch for \"valid_temp\[1\]\" at accelerator.sv(59)" {  } { { "accelerator.sv" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743545633641 "|Accelerator|accelerator:ACC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_temp\[2\] accelerator.sv(59) " "Inferred latch for \"valid_temp\[2\]\" at accelerator.sv(59)" {  } { { "accelerator.sv" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743545633643 "|Accelerator|accelerator:ACC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_temp\[3\] accelerator.sv(59) " "Inferred latch for \"valid_temp\[3\]\" at accelerator.sv(59)" {  } { { "accelerator.sv" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743545633643 "|Accelerator|accelerator:ACC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid_temp\[4\] accelerator.sv(59) " "Inferred latch for \"valid_temp\[4\]\" at accelerator.sv(59)" {  } { { "accelerator.sv" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743545633643 "|Accelerator|accelerator:ACC"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743545636795 "|Accelerator|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743545636795 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1743545636901 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743545638780 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743545638780 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743545639570 "|Accelerator|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743545639570 "|Accelerator|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "accelerator.v" "" { Text "I:/Documents/ECE554/Battleship/Verilog/accelerator/Accelerator/accelerator.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743545639570 "|Accelerator|CLOCK4_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743545639570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1527 " "Implemented 1527 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743545639574 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743545639574 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1457 " "Implemented 1457 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743545639574 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743545639574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743545639820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  1 17:13:59 2025 " "Processing ended: Tue Apr  1 17:13:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743545639820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743545639820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743545639820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743545639820 ""}
