PPA Report for ParityShift.v (Module: ParityShift)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 29
IO Count: 13
Cell Count: 57

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 907.44 MHz
Reg-to-Reg Critical Path Delay: 0.845 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
