// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtop_soc.h for the primary calling header

#include "Vtop_soc___024root.h"
#include "Vtop_soc__Syms.h"

#include "verilated_dpi.h"

void Vtop_soc___024root___eval_initial(Vtop_soc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop_soc___024root___eval_initial\n"); );
    // Body
    vlSelf->__Vclklast__TOP__clock = vlSelf->clock;
    vlSelf->__Vclklast__TOP____VinpClk__TOP__top_soc__DOT____Vcellinp__top__rst_n 
        = vlSelf->__VinpClk__TOP__top_soc__DOT____Vcellinp__top__rst_n;
}

void Vtop_soc___024root___settle__TOP__4(Vtop_soc___024root* vlSelf) VL_ATTR_COLD;

void Vtop_soc___024root___eval_settle(Vtop_soc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop_soc___024root___eval_settle\n"); );
    // Body
    Vtop_soc___024root___settle__TOP__4(vlSelf);
    vlSelf->__Vm_traceActivity[4U] = 1U;
    vlSelf->__Vm_traceActivity[3U] = 1U;
    vlSelf->__Vm_traceActivity[2U] = 1U;
    vlSelf->__Vm_traceActivity[1U] = 1U;
    vlSelf->__Vm_traceActivity[0U] = 1U;
}

void Vtop_soc___024root___final(Vtop_soc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop_soc___024root___final\n"); );
}

void Vtop_soc___024root___ctor_var_reset(Vtop_soc___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop_soc___024root___ctor_var_reset\n"); );
    // Body
    vlSelf->clock = 0;
    vlSelf->reset = 0;
    vlSelf->ir = 0;
    vlSelf->ira = 0;
    vlSelf->stop_n = 0;
    vlSelf->skip = 0;
    vlSelf->pc_dut = 0;
    vlSelf->top_soc__DOT__S_AXI_0_araddr = 0;
    vlSelf->top_soc__DOT__S_AXI_0_arready = 0;
    vlSelf->top_soc__DOT__S_AXI_0_arvalid = 0;
    vlSelf->top_soc__DOT__S_AXI_0_rdata = 0;
    vlSelf->top_soc__DOT__S_AXI_0_rvalid = 0;
    vlSelf->top_soc__DOT__S_AXI_0_rready = 0;
    vlSelf->top_soc__DOT__S_AXI_0_awaddr = 0;
    vlSelf->top_soc__DOT__S_AXI_0_awready = 0;
    vlSelf->top_soc__DOT__S_AXI_0_awvalid = 0;
    vlSelf->top_soc__DOT__S_AXI_0_wdata = 0;
    vlSelf->top_soc__DOT__S_AXI_0_wvalid = 0;
    vlSelf->top_soc__DOT__S_AXI_0_wready = 0;
    vlSelf->top_soc__DOT____Vcellinp__top__rst_n = 0;
    vlSelf->top_soc__DOT__io_sram0_addr = 0;
    vlSelf->top_soc__DOT__io_sram0_cen = 0;
    vlSelf->top_soc__DOT__io_sram0_wen = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram0_wmask);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram0_wdata);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram0_rdata);
    vlSelf->top_soc__DOT__io_sram1_addr = 0;
    vlSelf->top_soc__DOT__io_sram1_cen = 0;
    vlSelf->top_soc__DOT__io_sram1_wen = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram1_wmask);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram1_wdata);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram1_rdata);
    vlSelf->top_soc__DOT__io_sram2_addr = 0;
    vlSelf->top_soc__DOT__io_sram2_cen = 0;
    vlSelf->top_soc__DOT__io_sram2_wen = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram2_wmask);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram2_wdata);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram2_rdata);
    vlSelf->top_soc__DOT__io_sram3_addr = 0;
    vlSelf->top_soc__DOT__io_sram3_cen = 0;
    vlSelf->top_soc__DOT__io_sram3_wen = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram3_wmask);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram3_wdata);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram3_rdata);
    vlSelf->top_soc__DOT__io_sram4_addr = 0;
    vlSelf->top_soc__DOT__io_sram4_cen = 0;
    vlSelf->top_soc__DOT__io_sram4_wen = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram4_wmask);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram4_wdata);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram4_rdata);
    vlSelf->top_soc__DOT__io_sram5_addr = 0;
    vlSelf->top_soc__DOT__io_sram5_cen = 0;
    vlSelf->top_soc__DOT__io_sram5_wen = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram5_wmask);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram5_wdata);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram5_rdata);
    vlSelf->top_soc__DOT__io_sram6_addr = 0;
    vlSelf->top_soc__DOT__io_sram6_cen = 0;
    vlSelf->top_soc__DOT__io_sram6_wen = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram6_wmask);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram6_wdata);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram6_rdata);
    vlSelf->top_soc__DOT__io_sram7_addr = 0;
    vlSelf->top_soc__DOT__io_sram7_cen = 0;
    vlSelf->top_soc__DOT__io_sram7_wen = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram7_wmask);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram7_wdata);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__io_sram7_rdata);
    vlSelf->top_soc__DOT__io_master_awvalid = 0;
    vlSelf->top_soc__DOT__io_master_awid = 0;
    vlSelf->top_soc__DOT__io_master_awlen = 0;
    vlSelf->top_soc__DOT__io_master_awsize = 0;
    vlSelf->top_soc__DOT__io_master_awburst = 0;
    vlSelf->top_soc__DOT__io_master_wvalid = 0;
    vlSelf->top_soc__DOT__io_master_wstrb = 0;
    vlSelf->top_soc__DOT__io_master_wlast = 0;
    vlSelf->top_soc__DOT__io_master_bready = 0;
    vlSelf->top_soc__DOT__io_master_arid = 0;
    vlSelf->top_soc__DOT__io_master_arlen = 0;
    vlSelf->top_soc__DOT__io_master_arsize = 0;
    vlSelf->top_soc__DOT__io_master_arburst = 0;
    vlSelf->top_soc__DOT__io_master_rlast = 0;
    vlSelf->top_soc__DOT__top__DOT__r = 0;
    vlSelf->top_soc__DOT__top__DOT__re = 0;
    vlSelf->top_soc__DOT__top__DOT__jup = 0;
    vlSelf->top_soc__DOT__top__DOT__jup_addr = 0;
    VL_ZERO_RESET_W(65, vlSelf->top_soc__DOT__top__DOT____Vcellout__ifu__if_dc_reg);
    VL_ZERO_RESET_W(1024, vlSelf->top_soc__DOT__top__DOT__dc_ex);
    vlSelf->top_soc__DOT__top__DOT____Vcellinp__dc__next_stage_ready = 0;
    VL_ZERO_RESET_W(65, vlSelf->top_soc__DOT__top__DOT____Vcellinp__dc__if_dc);
    VL_ZERO_RESET_W(1024, vlSelf->top_soc__DOT__top__DOT____Vcellinp__exu__dc_ex);
    VL_ZERO_RESET_W(181, vlSelf->top_soc__DOT__top__DOT____Vcellout__lsu__sram_busw_out);
    VL_ZERO_RESET_W(130, vlSelf->top_soc__DOT__top__DOT____Vcellinp__lsu__sram_busr_in);
    vlSelf->top_soc__DOT__top__DOT____Vcellout__lsu__sram_busr_out = 0;
    VL_ZERO_RESET_W(66, vlSelf->top_soc__DOT__top__DOT____Vcellinp__lsu__cache_bus_rsp);
    VL_ZERO_RESET_W(100, vlSelf->top_soc__DOT__top__DOT____Vcellout__lsu__cache_bus_req);
    VL_ZERO_RESET_W(1024, vlSelf->top_soc__DOT__top__DOT____Vcellinp__lsu__dc_ls);
    VL_ZERO_RESET_W(71, vlSelf->top_soc__DOT__top__DOT__sideway);
    vlSelf->top_soc__DOT__top__DOT__icache_addr_ok = 0;
    vlSelf->top_soc__DOT__top__DOT__icache_data_out = 0;
    vlSelf->top_soc__DOT__top__DOT__fence_i = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache_data_out = 0;
    vlSelf->top_soc__DOT__top__DOT__fence_d = 0;
    vlSelf->top_soc__DOT__top__DOT__sram1w_rdy = 0;
    vlSelf->top_soc__DOT__top__DOT__ar_id = 0;
    vlSelf->top_soc__DOT__top__DOT__ar_size = 0;
    vlSelf->top_soc__DOT__top__DOT__r_id = 0;
    vlSelf->top_soc__DOT__top__DOT__r_resp = 0;
    vlSelf->top_soc__DOT__top__DOT__r_last = 0;
    VL_ZERO_RESET_W(181, vlSelf->top_soc__DOT__top__DOT____Vcellout__sram_bus_interconnect__w_in_3);
    VL_ZERO_RESET_W(130, vlSelf->top_soc__DOT__top__DOT____Vcellinp__sram_bus_interconnect__r_out_3);
    vlSelf->top_soc__DOT__top__DOT____Vcellout__sram_bus_interconnect__r_in_3 = 0;
    VL_ZERO_RESET_W(130, vlSelf->top_soc__DOT__top__DOT____Vcellout__sram_bus_interconnect__r_out_2);
    VL_ZERO_RESET_W(181, vlSelf->top_soc__DOT__top__DOT____Vcellinp__sram_bus_interconnect__w_in_1);
    VL_ZERO_RESET_W(130, vlSelf->top_soc__DOT__top__DOT____Vcellout__sram_bus_interconnect__r_out_1);
    vlSelf->top_soc__DOT__top__DOT____Vcellinp__sram_bus_interconnect__r_in_1 = 0;
    VL_ZERO_RESET_W(130, vlSelf->top_soc__DOT__top__DOT____Vcellout__sram_bus_interconnect__r_out_0);
    vlSelf->top_soc__DOT__top__DOT____Vcellinp__sram_bus_interconnect__r_in_0 = 0;
    vlSelf->top_soc__DOT__top__DOT__ifu__DOT__pc = 0;
    vlSelf->top_soc__DOT__top__DOT__ifu__DOT__next_pc = 0;
    vlSelf->top_soc__DOT__top__DOT__ifu__DOT__PC_if1 = 0;
    vlSelf->top_soc__DOT__top__DOT__ifu__DOT__PC_if2 = 0;
    vlSelf->top_soc__DOT__top__DOT__ifu__DOT__wait_reg = 0;
    vlSelf->top_soc__DOT__top__DOT__ifu__DOT__fsm = 0;
    vlSelf->top_soc__DOT__top__DOT__ifu__DOT__fsm_next = 0;
    vlSelf->top_soc__DOT__top__DOT__dc__DOT__jup = 0;
    vlSelf->top_soc__DOT__top__DOT__dc__DOT__imm_s = 0;
    vlSelf->top_soc__DOT__top__DOT__dc__DOT__imm_b = 0;
    vlSelf->top_soc__DOT__top__DOT__dc__DOT__imm_j = 0;
    vlSelf->top_soc__DOT__top__DOT__dc__DOT____Vcellinp__imm_decode__sel = 0;
    vlSelf->top_soc__DOT__top__DOT__dc__DOT__csrr = 0;
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        vlSelf->top_soc__DOT__top__DOT__dc__DOT__rv64_reg[__Vi0] = 0;
    }
    vlSelf->top_soc__DOT__top__DOT__dc__DOT__i = 0;
    vlSelf->top_soc__DOT__top__DOT__dc__DOT__alu_op = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__rs1_sw = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__rs2_sw = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__fsm = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__fsm_next = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__exu__DOT__rs1_rs2_reg);
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__alu_in1_1 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__alu_in2_1 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__alu_out = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__alu_sll = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__alu_add = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__alu_mulh = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__alu_mulhsu = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__alu_mulhu = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__alu_divu = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__alu_remu = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__shift_arw = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__shift_srl = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT____Vcellinp__ysyx_050518_shift__sra_left_in = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT____Vcellinp__ysyx_050518_shift__in1 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT____Vcellinp__ysyx_050518_shift__in0 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__slt = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__sltu = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__slt_b = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__eq_b = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT____Vcellinp__mul__mul_signed = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__div_valid = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__csr_out = 0;
    VL_ZERO_RESET_W(103, vlSelf->top_soc__DOT__top__DOT__exu__DOT__wb_reg);
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__g = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__p = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__s = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_1 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_2 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_3 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_4 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_5 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_6 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_7 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_8 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_9 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_10 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_11 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_12 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_13 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_14 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_15 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_16 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_17 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_18 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_19 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_20 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_21 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_22 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_23 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_24 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_25 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_26 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_27 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_28 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_29 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_30 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_31 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_32 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_33 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_34 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_35 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_36 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_37 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_38 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_39 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_40 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_41 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_42 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_43 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_44 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_45 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_46 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_47 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_48 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_49 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_50 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_51 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_52 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_53 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_54 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_55 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_56 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_57 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_58 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_59 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_60 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_61 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_62 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_comp__DOT__add1__DOT__c_63 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__g = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__p = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__s = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_1 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_2 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_3 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_4 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_5 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_6 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_7 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_8 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_9 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_10 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_11 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_12 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_13 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_14 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_15 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_16 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_17 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_18 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_19 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_20 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_21 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_22 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_23 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_24 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_25 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_26 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_27 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_28 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_29 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_30 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_31 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_32 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_33 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_34 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_35 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_36 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_37 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_38 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_39 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_40 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_41 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_42 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_43 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_44 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_45 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_46 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_47 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_48 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_49 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_50 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_51 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_52 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_53 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_54 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_55 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_56 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_57 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_58 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_59 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_60 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_61 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_62 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_63 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__ysyx_050518_b__DOT__add1__DOT__c_64 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__mul__DOT__mulw = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__mul__DOT__fsm = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__mul__DOT__fsm_next = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__exu__DOT__mul__DOT__result_signed);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__exu__DOT__mul__DOT__multiplicand_reg);
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__mul__DOT__multiplier_reg = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__exu__DOT__mul__DOT__result_reg);
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__div__DOT__fsm = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__div__DOT__fsm_next = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__div__DOT__dividend_r = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__div__DOT__divisor_r = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__div__DOT__div_w_r = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__div__DOT__div_signed_r = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__div__DOT__sign_r = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__exu__DOT__div__DOT__add_out);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__exu__DOT__div__DOT__add_in1_r);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__exu__DOT__div__DOT__add_in2_r);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__exu__DOT__div__DOT__add_in2);
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__div__DOT__c_out_add_0 = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__div__DOT__ans = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__div__DOT__q_signed = 0;
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__div__DOT__r_signed = 0;
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        vlSelf->top_soc__DOT__top__DOT__exu__DOT__csr__DOT__csr_group[__Vi0] = 0;
    }
    vlSelf->top_soc__DOT__top__DOT__exu__DOT__csr__DOT__csr_real_addr = 0;
    vlSelf->top_soc__DOT__top__DOT__lsu__DOT__rs2_sw = 0;
    vlSelf->top_soc__DOT__top__DOT__lsu__DOT__fsm = 0;
    vlSelf->top_soc__DOT__top__DOT__lsu__DOT__fsm_next = 0;
    VL_ZERO_RESET_W(96, vlSelf->top_soc__DOT__top__DOT__lsu__DOT__lsu_reg);
    vlSelf->top_soc__DOT__top__DOT__lsu__DOT__ls_addr = 0;
    vlSelf->top_soc__DOT__top__DOT__lsu__DOT__ls_addr_all = 0;
    vlSelf->top_soc__DOT__top__DOT__lsu__DOT__sram_len = 0;
    vlSelf->top_soc__DOT__top__DOT__lsu__DOT__load_ext_in = 0;
    VL_ZERO_RESET_W(104, vlSelf->top_soc__DOT__top__DOT__lsu__DOT__wb_reg);
    vlSelf->top_soc__DOT__top__DOT__lsu__DOT__addr_ok_all = 0;
    vlSelf->top_soc__DOT__top__DOT__lsu__DOT__data_ok_all = 0;
    vlSelf->top_soc__DOT__top__DOT__lsu__DOT__write_mtime = 0;
    vlSelf->top_soc__DOT__top__DOT__lsu__DOT__write_mtimecmp = 0;
    vlSelf->top_soc__DOT__top__DOT__lsu__DOT__mtime = 0;
    vlSelf->top_soc__DOT__top__DOT__lsu__DOT__mtimecmp = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__w_rdy = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__fsm = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__fsm_next = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__abort = 0;
    VL_ZERO_RESET_W(99, vlSelf->top_soc__DOT__top__DOT__icache__DOT__cache_in_reg);
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__write_reg = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__tag_ctl0 = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__tag_ctl1 = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__tag_addr = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__tag_data_in = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__tag0_data_out = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__tag1_data_out = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__tag0_reg = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__tag1_reg = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__hit0 = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__hit1 = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__hit = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__replace_tag = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__hit0_reg = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__hit1_reg = 0;
    VL_ZERO_RESET_W(266, vlSelf->top_soc__DOT__top__DOT__icache__DOT__data_r_r);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__refill_data);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__data_data_write);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__bwen_data_write);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__data_out0_data);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__data_out1_data);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__return_data);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__data0_reg);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__data1_reg);
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__random = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__mr_reg = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__mem_bus_r_r = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__write_write_data);
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__fencei_cnt = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__fenced_cnt = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__fenced_fsm = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__fenced_fsm_next = 0;
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__fenced_cnt_ready_to_go = 0;
    VL_ZERO_RESET_W(151, vlSelf->top_soc__DOT__top__DOT__icache__DOT__fenced_tep);
    for (int __Vi0=0; __Vi0<128; ++__Vi0) {
        vlSelf->top_soc__DOT__top__DOT__icache__DOT__tag0__DOT__mem[__Vi0] = 0;
    }
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__tag0__DOT__i = 0;
    for (int __Vi0=0; __Vi0<128; ++__Vi0) {
        vlSelf->top_soc__DOT__top__DOT__icache__DOT__tag1__DOT__mem[__Vi0] = 0;
    }
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__tag1__DOT__i = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__ram0__DOT__q0);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__ram0__DOT__q1);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__ram0__DOT__q2);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__ram0__DOT__q3);
    vlSelf->top_soc__DOT__top__DOT__icache__DOT__ram0__DOT__block_sel = 0;
    for (int __Vi0=0; __Vi0<64; ++__Vi0) {
        VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__ram0__DOT__r0__DOT__ram[__Vi0]);
    }
    for (int __Vi0=0; __Vi0<64; ++__Vi0) {
        VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__ram0__DOT__r1__DOT__ram[__Vi0]);
    }
    for (int __Vi0=0; __Vi0<64; ++__Vi0) {
        VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__ram0__DOT__r2__DOT__ram[__Vi0]);
    }
    for (int __Vi0=0; __Vi0<64; ++__Vi0) {
        VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__ram0__DOT__r3__DOT__ram[__Vi0]);
    }
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__icache__DOT__re__DOT__mask);
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__read_abort = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__fsm = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__fsm_next = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__abort = 0;
    VL_ZERO_RESET_W(99, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__cache_in_reg);
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__write_reg = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__tag_ctl0 = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__tag_ctl1 = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__tag_addr = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__tag_data_in = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__tag0_data_out = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__tag1_data_out = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__tag0_reg = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__tag1_reg = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__hit0 = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__hit1 = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__hit = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__replace_tag = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__hit0_reg = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__hit1_reg = 0;
    VL_ZERO_RESET_W(266, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__data_r_r);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__refill_data);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__data_data_write);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__bwen_data_write);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__data_out0_data);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__data_out1_data);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__return_data);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__data0_reg);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__data1_reg);
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__random = 0;
    VL_ZERO_RESET_W(181, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__mw_reg);
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__mr_reg = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__mem_bus_r_r = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__write_write_data);
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__fencei_cnt = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__fenced_cnt = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__fenced_fsm = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__fenced_fsm_next = 0;
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__fenced_cnt_ready_to_go = 0;
    VL_ZERO_RESET_W(151, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__fenced_tep);
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__tag_tep = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__data_tep);
    for (int __Vi0=0; __Vi0<128; ++__Vi0) {
        vlSelf->top_soc__DOT__top__DOT__dcache__DOT__tag0__DOT__mem[__Vi0] = 0;
    }
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__tag0__DOT__i = 0;
    for (int __Vi0=0; __Vi0<128; ++__Vi0) {
        vlSelf->top_soc__DOT__top__DOT__dcache__DOT__tag1__DOT__mem[__Vi0] = 0;
    }
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__tag1__DOT__i = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__ram0__DOT__q0);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__ram0__DOT__q1);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__ram0__DOT__q2);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__ram0__DOT__q3);
    vlSelf->top_soc__DOT__top__DOT__dcache__DOT__ram0__DOT__block_sel = 0;
    for (int __Vi0=0; __Vi0<64; ++__Vi0) {
        VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__ram0__DOT__r0__DOT__ram[__Vi0]);
    }
    for (int __Vi0=0; __Vi0<64; ++__Vi0) {
        VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__ram0__DOT__r1__DOT__ram[__Vi0]);
    }
    for (int __Vi0=0; __Vi0<64; ++__Vi0) {
        VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__ram0__DOT__r2__DOT__ram[__Vi0]);
    }
    for (int __Vi0=0; __Vi0<64; ++__Vi0) {
        VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__ram0__DOT__r3__DOT__ram[__Vi0]);
    }
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__dcache__DOT__re__DOT__mask);
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__aw_id = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__aw_len = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__aw_size = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__aw_brust = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__w_id = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__w_last = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__read_fsm = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__read_fsm_next = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__read_fsm_r = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__read_fsm_r_next = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__ar_cnt = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__ar_cnt_i = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__r_cnt = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__r_finished = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__read_reg = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__read_data_ram);
    VL_ZERO_RESET_W(180, vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__w_ram);
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__aw_fsm = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__aw_fsm_next = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__wa_fininshed = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__aw_cnt = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__aw_cnt_i = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__w_fsm = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__w_fsm_next = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__wd_finfished = 0;
    vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__w_cnt = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__dr1__DOT__data);
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__mem2axi__DOT__dr1__DOT__data0);
    vlSelf->top_soc__DOT__top__DOT__sram_bus_interconnect__DOT__r0_rdy = 0;
    VL_ZERO_RESET_W(128, vlSelf->top_soc__DOT__top__DOT__sram_bus_interconnect__DOT__re0_data);
    vlSelf->top_soc__DOT__top__DOT__sram_bus_interconnect__DOT__re0_valid = 0;
    vlSelf->top_soc__DOT__top__DOT__sram_bus_interconnect__DOT__r3_addr = 0;
    vlSelf->top_soc__DOT__top__DOT__sram_bus_interconnect__DOT__r3_type = 0;
    vlSelf->top_soc__DOT__top__DOT__sram_bus_interconnect__DOT__r3_req = 0;
    vlSelf->top_soc__DOT__top__DOT__sram_bus_interconnect__DOT__r_fsm = 0;
    vlSelf->top_soc__DOT__top__DOT__sram_bus_interconnect__DOT__r_fsm_pri = 0;
    vlSelf->top_soc__DOT__top__DOT__sram_bus_interconnect__DOT__r_fsm_next = 0;
    vlSelf->top_soc__DOT__top__DOT__sram_bus_interconnect__DOT__r_sel = 0;
    vlSelf->top_soc__DOT__top__DOT__sram_bus_interconnect__DOT__w_fsm = 0;
    vlSelf->top_soc__DOT__top__DOT__sram_bus_interconnect__DOT__w_fsm_next = 0;
    vlSelf->top_soc__DOT__top__DOT__sram_bus_interconnect__DOT__w_pri = 0;
    vlSelf->top_soc__DOT__top__DOT__sram_bus_interconnect__DOT__w_sel = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__S_AXI_AWPROT = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__S_AXI_ARPROT = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__axi_awaddr = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__axi_awready = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__axi_wready = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__axi_bresp = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__axi_bvalid = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__axi_araddr = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__axi_arready = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__axi_rdata = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__axi_rresp = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__axi_rvalid = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__slv_reg0 = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__slv_reg1 = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__slv_reg2 = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__slv_reg3 = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__slv_reg_rden = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__reg_data_out = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__byte_index = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__aw_en = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__axi_awid = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__axi_arid = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__axi_bid = 0;
    vlSelf->top_soc__DOT__myip_v1_0_S00_AXI_inst__DOT__axi_rid = 0;
    vlSelf->__Vfunc_mem_read__2__Vfuncout = 0;
    vlSelf->__Vdlyvdim0__top_soc__DOT__top__DOT__icache__DOT__tag0__DOT__mem__v0 = 0;
    vlSelf->__Vdlyvlsb__top_soc__DOT__top__DOT__icache__DOT__tag0__DOT__mem__v0 = 0;
    vlSelf->__Vdlyvval__top_soc__DOT__top__DOT__icache__DOT__tag0__DOT__mem__v0 = 0;
    vlSelf->__Vdlyvset__top_soc__DOT__top__DOT__icache__DOT__tag0__DOT__mem__v0 = 0;
    vlSelf->__Vdlyvdim0__top_soc__DOT__top__DOT__icache__DOT__tag0__DOT__mem__v1 = 0;
    vlSelf->__Vdlyvlsb__top_soc__DOT__top__DOT__icache__DOT__tag0__DOT__mem__v1 = 0;
    vlSelf->__Vdlyvval__top_soc__DOT__top__DOT__icache__DOT__tag0__DOT__mem__v1 = 0;
    vlSelf->__Vdlyvset__top_soc__DOT__top__DOT__icache__DOT__tag0__DOT__mem__v1 = 0;
    vlSelf->__Vdlyvdim0__top_soc__DOT__top__DOT__icache__DOT__tag0__DOT__mem__v2 = 0;
    vlSelf->__Vdlyvlsb__top_soc__DOT__top__DOT__icache__DOT__tag0__DOT__mem__v2 = 0;
    vlSelf->__Vdlyvval__top_soc__DOT__top__DOT__icache__DOT__tag0__DOT__mem__v2 = 0;
    vlSelf->__Vdlyvset__top_soc__DOT__top__DOT__icache__DOT__tag0__DOT__mem__v2 = 0;
    vlSelf->__Vdlyvdim0__top_soc__DOT__top__DOT__icache__DOT__tag1__DOT__mem__v0 = 0;
    vlSelf->__Vdlyvlsb__top_soc__DOT__top__DOT__icache__DOT__tag1__DOT__mem__v0 = 0;
    vlSelf->__Vdlyvval__top_soc__DOT__top__DOT__icache__DOT__tag1__DOT__mem__v0 = 0;
    vlSelf->__Vdlyvset__top_soc__DOT__top__DOT__icache__DOT__tag1__DOT__mem__v0 = 0;
    vlSelf->__Vdlyvdim0__top_soc__DOT__top__DOT__icache__DOT__tag1__DOT__mem__v1 = 0;
    vlSelf->__Vdlyvlsb__top_soc__DOT__top__DOT__icache__DOT__tag1__DOT__mem__v1 = 0;
    vlSelf->__Vdlyvval__top_soc__DOT__top__DOT__icache__DOT__tag1__DOT__mem__v1 = 0;
    vlSelf->__Vdlyvset__top_soc__DOT__top__DOT__icache__DOT__tag1__DOT__mem__v1 = 0;
    vlSelf->__Vdlyvdim0__top_soc__DOT__top__DOT__icache__DOT__tag1__DOT__mem__v2 = 0;
    vlSelf->__Vdlyvlsb__top_soc__DOT__top__DOT__icache__DOT__tag1__DOT__mem__v2 = 0;
    vlSelf->__Vdlyvval__top_soc__DOT__top__DOT__icache__DOT__tag1__DOT__mem__v2 = 0;
    vlSelf->__Vdlyvset__top_soc__DOT__top__DOT__icache__DOT__tag1__DOT__mem__v2 = 0;
    vlSelf->__Vdlyvdim0__top_soc__DOT__top__DOT__dcache__DOT__tag0__DOT__mem__v0 = 0;
    vlSelf->__Vdlyvlsb__top_soc__DOT__top__DOT__dcache__DOT__tag0__DOT__mem__v0 = 0;
    vlSelf->__Vdlyvval__top_soc__DOT__top__DOT__dcache__DOT__tag0__DOT__mem__v0 = 0;
    vlSelf->__Vdlyvset__top_soc__DOT__top__DOT__dcache__DOT__tag0__DOT__mem__v0 = 0;
    vlSelf->__Vdlyvdim0__top_soc__DOT__top__DOT__dcache__DOT__tag0__DOT__mem__v1 = 0;
    vlSelf->__Vdlyvlsb__top_soc__DOT__top__DOT__dcache__DOT__tag0__DOT__mem__v1 = 0;
    vlSelf->__Vdlyvval__top_soc__DOT__top__DOT__dcache__DOT__tag0__DOT__mem__v1 = 0;
    vlSelf->__Vdlyvset__top_soc__DOT__top__DOT__dcache__DOT__tag0__DOT__mem__v1 = 0;
    vlSelf->__Vdlyvdim0__top_soc__DOT__top__DOT__dcache__DOT__tag0__DOT__mem__v2 = 0;
    vlSelf->__Vdlyvlsb__top_soc__DOT__top__DOT__dcache__DOT__tag0__DOT__mem__v2 = 0;
    vlSelf->__Vdlyvval__top_soc__DOT__top__DOT__dcache__DOT__tag0__DOT__mem__v2 = 0;
    vlSelf->__Vdlyvset__top_soc__DOT__top__DOT__dcache__DOT__tag0__DOT__mem__v2 = 0;
    vlSelf->__Vdlyvdim0__top_soc__DOT__top__DOT__dcache__DOT__tag1__DOT__mem__v0 = 0;
    vlSelf->__Vdlyvlsb__top_soc__DOT__top__DOT__dcache__DOT__tag1__DOT__mem__v0 = 0;
    vlSelf->__Vdlyvval__top_soc__DOT__top__DOT__dcache__DOT__tag1__DOT__mem__v0 = 0;
    vlSelf->__Vdlyvset__top_soc__DOT__top__DOT__dcache__DOT__tag1__DOT__mem__v0 = 0;
    vlSelf->__Vdlyvdim0__top_soc__DOT__top__DOT__dcache__DOT__tag1__DOT__mem__v1 = 0;
    vlSelf->__Vdlyvlsb__top_soc__DOT__top__DOT__dcache__DOT__tag1__DOT__mem__v1 = 0;
    vlSelf->__Vdlyvval__top_soc__DOT__top__DOT__dcache__DOT__tag1__DOT__mem__v1 = 0;
    vlSelf->__Vdlyvset__top_soc__DOT__top__DOT__dcache__DOT__tag1__DOT__mem__v1 = 0;
    vlSelf->__Vdlyvdim0__top_soc__DOT__top__DOT__dcache__DOT__tag1__DOT__mem__v2 = 0;
    vlSelf->__Vdlyvlsb__top_soc__DOT__top__DOT__dcache__DOT__tag1__DOT__mem__v2 = 0;
    vlSelf->__Vdlyvval__top_soc__DOT__top__DOT__dcache__DOT__tag1__DOT__mem__v2 = 0;
    vlSelf->__Vdlyvset__top_soc__DOT__top__DOT__dcache__DOT__tag1__DOT__mem__v2 = 0;
    vlSelf->__VinpClk__TOP__top_soc__DOT____Vcellinp__top__rst_n = 0;
    vlSelf->__Vchglast__TOP__top_soc__DOT____Vcellinp__top__rst_n = 0;
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        vlSelf->__Vm_traceActivity[__Vi0] = 0;
    }
}
