
---------- Begin Simulation Statistics ----------
final_tick                               174180255000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 312021                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684800                       # Number of bytes of host memory used
host_op_rate                                   312634                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   320.49                       # Real time elapsed on the host
host_tick_rate                              543479016                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.174180                       # Number of seconds simulated
sim_ticks                                174180255000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693942                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095458                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101891                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727830                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             809                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              518                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477952                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65343                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.741803                       # CPI: cycles per instruction
system.cpu.discardedOps                        190883                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610536                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402787                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001551                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        40909857                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.574118                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        174180255                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133270398                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       308430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        625460                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1526                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           90                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1054372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        42347                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2109767                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          42437                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 174180255000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             127876                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       226890                       # Transaction distribution
system.membus.trans_dist::CleanEvict            81423                       # Transaction distribution
system.membus.trans_dist::ReadExReq            189271                       # Transaction distribution
system.membus.trans_dist::ReadExResp           189271                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        127876                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       942607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 942607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34818368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34818368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            317147                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  317147    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              317147                       # Request fanout histogram
system.membus.respLayer1.occupancy         1728401500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1533020000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 174180255000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            671885                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1169755                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          245                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          230655                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           383511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          383511                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           758                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       671127                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3163402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3165163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    127840192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              127904384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          346284                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14520960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1401680                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031429                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.174843                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1357716     96.86%     96.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  43874      3.13%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     90      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1401680                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3995987000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3163916997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2274000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 174180255000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               738154                       # number of demand (read+write) hits
system.l2.demand_hits::total                   738246                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  92                       # number of overall hits
system.l2.overall_hits::.cpu.data              738154                       # number of overall hits
system.l2.overall_hits::total                  738246                       # number of overall hits
system.l2.demand_misses::.cpu.inst                666                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             316484                       # number of demand (read+write) misses
system.l2.demand_misses::total                 317150                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               666                       # number of overall misses
system.l2.overall_misses::.cpu.data            316484                       # number of overall misses
system.l2.overall_misses::total                317150                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66907000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  33872158000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33939065000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66907000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  33872158000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33939065000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1054638                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1055396                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1054638                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1055396                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.878628                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.300088                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.300503                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.878628                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.300088                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.300503                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100460.960961                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107026.446835                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107012.659625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100460.960961                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107026.446835                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107012.659625                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              226890                       # number of writebacks
system.l2.writebacks::total                    226890                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        316481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            317147                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       316481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           317147                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53587000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  27542290000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27595877000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53587000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  27542290000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27595877000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.878628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.300085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.300500                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.878628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.300085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.300500                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80460.960961                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87026.677747                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87012.889922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80460.960961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87026.677747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87012.889922                       # average overall mshr miss latency
system.l2.replacements                         346284                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       942865                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           942865                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       942865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       942865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          234                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              234                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          234                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          234                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4466                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4466                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            194240                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                194240                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          189271                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              189271                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  20562808000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20562808000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        383511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            383511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.493522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.493522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108642.148031                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108642.148031                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       189271                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         189271                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  16777388000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16777388000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.493522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.493522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88642.148031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88642.148031                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66907000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66907000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            758                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.878628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.878628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100460.960961                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100460.960961                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53587000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53587000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.878628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.878628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80460.960961                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80460.960961                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        543914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            543914                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       127213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          127213                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  13309350000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13309350000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       671127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        671127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.189551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.189551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104622.562160                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104622.562160                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       127210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       127210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  10764902000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10764902000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.189547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.189547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84623.079947                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84623.079947                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 174180255000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8089.531317                       # Cycle average of tags in use
system.l2.tags.total_refs                     2103772                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    354476                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.934879                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     223.080230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        10.665437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7855.785651                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.958958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987492                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1950                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4887                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          974                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2462717                       # Number of tag accesses
system.l2.tags.data_accesses                  2462717                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 174180255000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       20254784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           20297408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14520960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14520960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          316481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              317147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       226890                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             226890                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            244712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         116286338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116531050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       244712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           244712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       83367429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83367429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       83367429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           244712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        116286338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            199898479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    226477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    312576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.070561692500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        13210                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        13210                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              882902                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             213632                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      317147                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     226890                       # Number of write requests accepted
system.mem_ctrls.readBursts                    317147                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   226890                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3905                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   413                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             19798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13940                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5436401000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1566210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11309688500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17355.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36105.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   148854                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  110998                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                317147                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               226890                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  258025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       279839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.428686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.099708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.455796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       217479     77.72%     77.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        36383     13.00%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6155      2.20%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2003      0.72%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9355      3.34%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          761      0.27%     97.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          586      0.21%     97.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          713      0.25%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6404      2.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       279839                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        13210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.712339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.050969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     67.226601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         13169     99.69%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           38      0.29%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13210                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        13210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.142998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.107743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.101719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6036     45.69%     45.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              336      2.54%     48.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5830     44.13%     92.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              934      7.07%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               69      0.52%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13210                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20047488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  249920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14493376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                20297408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14520960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       115.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  174180220000                       # Total gap between requests
system.mem_ctrls.avgGap                     320162.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     20004864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     14493376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 244712.008258341317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 114851502.542581528425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 83209064.081344917417                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       316481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       226890                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19395500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11290293000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4165339357500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29122.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35674.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18358408.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            958523580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            509440800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1085908320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          570112740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13749496800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      44019497730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29816167200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        90709147170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        520.777439                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  77058893250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5816200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  91305161750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1039598280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            552548205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1150639560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          612003240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13749496800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      45184475130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28835133600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        91123894815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        523.158580                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  74502912750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5816200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  93861142250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    174180255000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 174180255000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9663249                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9663249                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9663249                       # number of overall hits
system.cpu.icache.overall_hits::total         9663249                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          758                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            758                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          758                       # number of overall misses
system.cpu.icache.overall_misses::total           758                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72666000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72666000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72666000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72666000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9664007                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9664007                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9664007                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9664007                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95865.435356                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95865.435356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95865.435356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95865.435356                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          245                       # number of writebacks
system.cpu.icache.writebacks::total               245                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          758                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          758                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          758                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71150000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71150000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93865.435356                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93865.435356                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93865.435356                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93865.435356                       # average overall mshr miss latency
system.cpu.icache.replacements                    245                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9663249                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9663249                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          758                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           758                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72666000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72666000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9664007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9664007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95865.435356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95865.435356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          758                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71150000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71150000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93865.435356                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93865.435356                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 174180255000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           423.181002                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9664007                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               758                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12749.349604                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.181002                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.413263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.413263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9664765                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9664765                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 174180255000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 174180255000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 174180255000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50975384                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50975384                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50975796                       # number of overall hits
system.cpu.dcache.overall_hits::total        50975796                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1104250                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1104250                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1112251                       # number of overall misses
system.cpu.dcache.overall_misses::total       1112251                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  56071940999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56071940999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  56071940999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56071940999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52079634                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52079634                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52088047                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52088047                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021203                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021203                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021353                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021353                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50778.302920                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50778.302920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50413.028173                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50413.028173                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        97294                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3135                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.034769                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       942865                       # number of writebacks
system.cpu.dcache.writebacks::total            942865                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        57608                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57608                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        57608                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57608                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1046642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1046642                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1054638                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1054638                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  52244825000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52244825000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  53080167992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  53080167992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020097                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020097                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020247                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020247                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49916.614277                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49916.614277                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50330.225150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50330.225150                       # average overall mshr miss latency
system.cpu.dcache.replacements                1054126                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40462972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40462972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       666561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        666561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  27708295000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27708295000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41129533                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41129533                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41569.031191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41569.031191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3312                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3312                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       663249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       663249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  26233038000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26233038000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39552.321979                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39552.321979                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10512412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10512412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       437689                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       437689                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  28363645999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28363645999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64803.195874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64803.195874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54296                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54296                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383393                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383393                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  26011787000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26011787000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035013                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035013                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67846.275232                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67846.275232                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          412                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           412                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8001                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8001                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.951028                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.951028                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7996                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7996                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    835342992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    835342992                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950434                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950434                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104470.109055                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104470.109055                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 174180255000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.704913                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52030510                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1054638                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.334947                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.704913                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991611                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991611                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53142761                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53142761                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 174180255000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 174180255000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
