xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../opt/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,
block_ram_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../CustomCPU_v1_0_project.gen/sources_1/ip/block_ram/block_ram_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
