

================================================================
== Vitis HLS Report for 'ChenIDct_1_Pipeline_VITIS_LOOP_249_2'
================================================================
* Date:           Tue Jun 18 12:24:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.581 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      122|      122|  0.610 us|  0.610 us|  122|  122|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_249_2  |      120|      120|        15|         15|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 15, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_10 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 18 'alloca' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %y"   --->   Operation 19 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln171 = store i4 0, i4 %i_10" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 20 'store' 'store_ln171' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc197"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = load i4 %i_10" [benchmarks/chstone/jpeg/src/jpeg_decode.c:250]   --->   Operation 22 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%icmp_ln249 = icmp_eq  i4 %i, i4 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:249]   --->   Operation 23 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.80ns)   --->   "%add_ln249 = add i4 %i, i4 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:249]   --->   Operation 24 'add' 'add_ln249' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %icmp_ln249, void %for.inc197.split, void %for.body202.preheader.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:249]   --->   Operation 25 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i4 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:250]   --->   Operation 26 'trunc' 'trunc_ln250' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln250, i5 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:250]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node aptr_1)   --->   "%or_ln251 = or i8 %shl_ln, i8 4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:251]   --->   Operation 28 'or' 'or_ln251' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node aptr_1)   --->   "%zext_ln251 = zext i8 %or_ln251" [benchmarks/chstone/jpeg/src/jpeg_decode.c:251]   --->   Operation 29 'zext' 'zext_ln251' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.93ns) (out node of the LUT)   --->   "%aptr_1 = add i10 %zext_ln251, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:251]   --->   Operation 30 'add' 'aptr_1' <Predicate = (!icmp_ln249)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_1, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:252]   --->   Operation 31 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln252_2 = zext i8 %lshr_ln1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:252]   --->   Operation 32 'zext' 'zext_ln252_2' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_3 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln252_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:252]   --->   Operation 33 'getelementptr' 'IDCTBuff_addr_3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.29ns)   --->   "%a0 = load i9 %IDCTBuff_addr_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:252]   --->   Operation 34 'load' 'a0' <Predicate = (!icmp_ln249)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node aptr_3)   --->   "%or_ln253 = or i8 %shl_ln, i8 12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:253]   --->   Operation 35 'or' 'or_ln253' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node aptr_3)   --->   "%zext_ln253 = zext i8 %or_ln253" [benchmarks/chstone/jpeg/src/jpeg_decode.c:253]   --->   Operation 36 'zext' 'zext_ln253' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.93ns) (out node of the LUT)   --->   "%aptr_3 = add i10 %zext_ln253, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:253]   --->   Operation 37 'add' 'aptr_3' <Predicate = (!icmp_ln249)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_3, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:254]   --->   Operation 38 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln254_1 = zext i8 %lshr_ln3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:254]   --->   Operation 39 'zext' 'zext_ln254_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_5 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln254_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:254]   --->   Operation 40 'getelementptr' 'IDCTBuff_addr_5' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.29ns)   --->   "%a1 = load i9 %IDCTBuff_addr_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:254]   --->   Operation 41 'load' 'a1' <Predicate = (!icmp_ln249)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_1 : Operation 42 [1/1] (0.46ns)   --->   "%store_ln171 = store i4 %add_ln249, i4 %i_10" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 42 'store' 'store_ln171' <Predicate = (!icmp_ln249)> <Delay = 0.46>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 187 'ret' 'ret_ln0' <Predicate = (icmp_ln249)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.10>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i8 %shl_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:250]   --->   Operation 43 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.93ns)   --->   "%aptr = add i10 %zext_ln250, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:250]   --->   Operation 44 'add' 'aptr' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:251]   --->   Operation 45 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln252 = or i8 %shl_ln, i8 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:252]   --->   Operation 46 'or' 'or_ln252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i8 %or_ln252" [benchmarks/chstone/jpeg/src/jpeg_decode.c:252]   --->   Operation 47 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln252_1 = zext i8 %or_ln252" [benchmarks/chstone/jpeg/src/jpeg_decode.c:252]   --->   Operation 48 'zext' 'zext_ln252_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.93ns)   --->   "%aptr_2 = add i10 %zext_ln252_1, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:252]   --->   Operation 49 'add' 'aptr_2' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (1.29ns)   --->   "%a0 = load i9 %IDCTBuff_addr_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:252]   --->   Operation 50 'load' 'a0' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_2, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:253]   --->   Operation 51 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.87ns)   --->   "%add_ln254 = add i9 %zext_ln252, i9 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:254]   --->   Operation 52 'add' 'add_ln254' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i9 %add_ln254" [benchmarks/chstone/jpeg/src/jpeg_decode.c:254]   --->   Operation 53 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.93ns)   --->   "%aptr_4 = add i10 %zext_ln254, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:254]   --->   Operation 54 'add' 'aptr_4' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (1.29ns)   --->   "%a1 = load i9 %IDCTBuff_addr_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:254]   --->   Operation 55 'load' 'a1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_2 : Operation 56 [1/1] (0.87ns)   --->   "%add_ln255 = add i9 %zext_ln252, i9 12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:255]   --->   Operation 56 'add' 'add_ln255' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i9 %add_ln255" [benchmarks/chstone/jpeg/src/jpeg_decode.c:255]   --->   Operation 57 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.93ns)   --->   "%aptr_5 = add i10 %zext_ln255, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:255]   --->   Operation 58 'add' 'aptr_5' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_4, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:255]   --->   Operation 59 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node aptr_6)   --->   "%or_ln256 = or i8 %shl_ln, i8 24" [benchmarks/chstone/jpeg/src/jpeg_decode.c:256]   --->   Operation 60 'or' 'or_ln256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node aptr_6)   --->   "%zext_ln256 = zext i8 %or_ln256" [benchmarks/chstone/jpeg/src/jpeg_decode.c:256]   --->   Operation 61 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.93ns) (out node of the LUT)   --->   "%aptr_6 = add i10 %zext_ln256, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:256]   --->   Operation 62 'add' 'aptr_6' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_5, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:256]   --->   Operation 63 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln256_1 = zext i8 %lshr_ln5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:256]   --->   Operation 64 'zext' 'zext_ln256_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_7 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln256_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:256]   --->   Operation 65 'getelementptr' 'IDCTBuff_addr_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.29ns)   --->   "%a2 = load i9 %IDCTBuff_addr_7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:256]   --->   Operation 66 'load' 'a2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node aptr_7)   --->   "%or_ln257 = or i8 %shl_ln, i8 28" [benchmarks/chstone/jpeg/src/jpeg_decode.c:257]   --->   Operation 67 'or' 'or_ln257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node aptr_7)   --->   "%zext_ln257 = zext i8 %or_ln257" [benchmarks/chstone/jpeg/src/jpeg_decode.c:257]   --->   Operation 68 'zext' 'zext_ln257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.93ns) (out node of the LUT)   --->   "%aptr_7 = add i10 %zext_ln257, i10 %y_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:257]   --->   Operation 69 'add' 'aptr_7' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_6, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:257]   --->   Operation 70 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %aptr_7, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:258]   --->   Operation 71 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i8 %lshr_ln7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:258]   --->   Operation 72 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_9 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln258" [benchmarks/chstone/jpeg/src/jpeg_decode.c:258]   --->   Operation 73 'getelementptr' 'IDCTBuff_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (1.29ns)   --->   "%a3 = load i9 %IDCTBuff_addr_9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:258]   --->   Operation 74 'load' 'a3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 3 <SV = 2> <Delay = 2.89>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln253_1 = zext i8 %lshr_ln2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:253]   --->   Operation 75 'zext' 'zext_ln253_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_4 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln253_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:253]   --->   Operation 76 'getelementptr' 'IDCTBuff_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (1.29ns)   --->   "%b2 = load i9 %IDCTBuff_addr_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:253]   --->   Operation 77 'load' 'b2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_3 : Operation 78 [1/2] (1.29ns)   --->   "%a2 = load i9 %IDCTBuff_addr_7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:256]   --->   Operation 78 'load' 'a2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln257_1 = zext i8 %lshr_ln6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:257]   --->   Operation 79 'zext' 'zext_ln257_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_8 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln257_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:257]   --->   Operation 80 'getelementptr' 'IDCTBuff_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (1.29ns)   --->   "%b3 = load i9 %IDCTBuff_addr_8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:257]   --->   Operation 81 'load' 'b3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_3 : Operation 82 [1/2] (1.29ns)   --->   "%a3 = load i9 %IDCTBuff_addr_9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:258]   --->   Operation 82 'load' 'a3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln268 = sext i32 %a0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:268]   --->   Operation 83 'sext' 'sext_ln268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln265 = sext i32 %a0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:265]   --->   Operation 84 'sext' 'sext_ln265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (2.89ns)   --->   "%mul_ln265 = mul i40 %sext_ln265, i40 100" [benchmarks/chstone/jpeg/src/jpeg_decode.c:265]   --->   Operation 85 'mul' 'mul_ln265' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln266_1 = sext i32 %a1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:266]   --->   Operation 86 'sext' 'sext_ln266_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (2.89ns)   --->   "%mul_ln266_1 = mul i41 %sext_ln266_1, i41 2199023255268" [benchmarks/chstone/jpeg/src/jpeg_decode.c:266]   --->   Operation 87 'mul' 'mul_ln266_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [2/2] (2.89ns)   --->   "%mul_ln267 = mul i41 %sext_ln266_1, i41 426" [benchmarks/chstone/jpeg/src/jpeg_decode.c:267]   --->   Operation 88 'mul' 'mul_ln267' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [2/2] (2.89ns)   --->   "%mul_ln268 = mul i41 %sext_ln268, i41 502" [benchmarks/chstone/jpeg/src/jpeg_decode.c:268]   --->   Operation 89 'mul' 'mul_ln268' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln251_1 = zext i8 %lshr_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:251]   --->   Operation 90 'zext' 'zext_ln251_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%IDCTBuff_addr = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln251_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:251]   --->   Operation 91 'getelementptr' 'IDCTBuff_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (1.29ns)   --->   "%b0 = load i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:251]   --->   Operation 92 'load' 'b0' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_4 : Operation 93 [1/2] (1.29ns)   --->   "%b2 = load i9 %IDCTBuff_addr_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:253]   --->   Operation 93 'load' 'b2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i8 %lshr_ln4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:255]   --->   Operation 94 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%IDCTBuff_addr_6 = getelementptr i32 %IDCTBuff, i64 0, i64 %zext_ln255_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:255]   --->   Operation 95 'getelementptr' 'IDCTBuff_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (1.29ns)   --->   "%b1 = load i9 %IDCTBuff_addr_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:255]   --->   Operation 96 'load' 'b1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_4 : Operation 97 [1/2] (1.29ns)   --->   "%b3 = load i9 %IDCTBuff_addr_8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:257]   --->   Operation 97 'load' 'b3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_4 : Operation 98 [1/2] (2.89ns)   --->   "%mul_ln265 = mul i40 %sext_ln265, i40 100" [benchmarks/chstone/jpeg/src/jpeg_decode.c:265]   --->   Operation 98 'mul' 'mul_ln265' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln265_2 = sext i32 %a3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:265]   --->   Operation 99 'sext' 'sext_ln265_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln265_3 = sext i32 %a3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:265]   --->   Operation 100 'sext' 'sext_ln265_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (2.89ns)   --->   "%mul_ln265_1 = mul i41 %sext_ln265_3, i41 2199023255050" [benchmarks/chstone/jpeg/src/jpeg_decode.c:265]   --->   Operation 101 'mul' 'mul_ln265_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln266 = sext i32 %a2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:266]   --->   Operation 102 'sext' 'sext_ln266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (2.89ns)   --->   "%mul_ln266 = mul i41 %sext_ln266, i41 426" [benchmarks/chstone/jpeg/src/jpeg_decode.c:266]   --->   Operation 103 'mul' 'mul_ln266' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/2] (2.89ns)   --->   "%mul_ln266_1 = mul i41 %sext_ln266_1, i41 2199023255268" [benchmarks/chstone/jpeg/src/jpeg_decode.c:266]   --->   Operation 104 'mul' 'mul_ln266_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/2] (2.89ns)   --->   "%mul_ln267 = mul i41 %sext_ln266_1, i41 426" [benchmarks/chstone/jpeg/src/jpeg_decode.c:267]   --->   Operation 105 'mul' 'mul_ln267' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [2/2] (2.89ns)   --->   "%mul_ln267_1 = mul i41 %sext_ln266, i41 284" [benchmarks/chstone/jpeg/src/jpeg_decode.c:267]   --->   Operation 106 'mul' 'mul_ln267_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/2] (2.89ns)   --->   "%mul_ln268 = mul i41 %sext_ln268, i41 502" [benchmarks/chstone/jpeg/src/jpeg_decode.c:268]   --->   Operation 107 'mul' 'mul_ln268' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [2/2] (2.89ns)   --->   "%mul_ln268_1 = mul i40 %sext_ln265_2, i40 100" [benchmarks/chstone/jpeg/src/jpeg_decode.c:268]   --->   Operation 108 'mul' 'mul_ln268_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 109 [1/2] (1.29ns)   --->   "%b0 = load i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:251]   --->   Operation 109 'load' 'b0' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_5 : Operation 110 [1/2] (1.29ns)   --->   "%b1 = load i9 %IDCTBuff_addr_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:255]   --->   Operation 110 'load' 'b1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_5 : Operation 111 [1/2] (2.89ns)   --->   "%mul_ln265_1 = mul i41 %sext_ln265_3, i41 2199023255050" [benchmarks/chstone/jpeg/src/jpeg_decode.c:265]   --->   Operation 111 'mul' 'mul_ln265_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/2] (2.89ns)   --->   "%mul_ln266 = mul i41 %sext_ln266, i41 426" [benchmarks/chstone/jpeg/src/jpeg_decode.c:266]   --->   Operation 112 'mul' 'mul_ln266' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/2] (2.89ns)   --->   "%mul_ln267_1 = mul i41 %sext_ln266, i41 284" [benchmarks/chstone/jpeg/src/jpeg_decode.c:267]   --->   Operation 113 'mul' 'mul_ln267_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/2] (2.89ns)   --->   "%mul_ln268_1 = mul i40 %sext_ln265_2, i40 100" [benchmarks/chstone/jpeg/src/jpeg_decode.c:268]   --->   Operation 114 'mul' 'mul_ln268_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.14ns)   --->   "%add_ln272 = add i32 %b1, i32 %b0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:272]   --->   Operation 115 'add' 'add_ln272' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (1.14ns)   --->   "%sub_ln273 = sub i32 %b0, i32 %b1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:273]   --->   Operation 116 'sub' 'sub_ln273' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln276 = sext i32 %b2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:276]   --->   Operation 117 'sext' 'sext_ln276' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (2.89ns)   --->   "%mul_ln275 = mul i41 %sext_ln276, i41 196" [benchmarks/chstone/jpeg/src/jpeg_decode.c:275]   --->   Operation 118 'mul' 'mul_ln275' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln275 = sext i32 %b3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:275]   --->   Operation 119 'sext' 'sext_ln275' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [2/2] (2.89ns)   --->   "%mul_ln275_1 = mul i41 %sext_ln275, i41 2199023255079" [benchmarks/chstone/jpeg/src/jpeg_decode.c:275]   --->   Operation 120 'mul' 'mul_ln275_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [2/2] (2.89ns)   --->   "%mul_ln276 = mul i41 %sext_ln276, i41 473" [benchmarks/chstone/jpeg/src/jpeg_decode.c:276]   --->   Operation 121 'mul' 'mul_ln276' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [2/2] (2.89ns)   --->   "%mul_ln276_1 = mul i41 %sext_ln275, i41 196" [benchmarks/chstone/jpeg/src/jpeg_decode.c:276]   --->   Operation 122 'mul' 'mul_ln276_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.47>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln265_1 = sext i40 %mul_ln265" [benchmarks/chstone/jpeg/src/jpeg_decode.c:265]   --->   Operation 123 'sext' 'sext_ln265_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.19ns)   --->   "%add_ln265 = add i41 %mul_ln265_1, i41 %sext_ln265_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:265]   --->   Operation 124 'add' 'add_ln265' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%c0 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln265, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:265]   --->   Operation 125 'partselect' 'c0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.19ns)   --->   "%add_ln266 = add i41 %mul_ln266, i41 %mul_ln266_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:266]   --->   Operation 126 'add' 'add_ln266' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%c1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln266, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:266]   --->   Operation 127 'partselect' 'c1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (1.19ns)   --->   "%add_ln267 = add i41 %mul_ln267_1, i41 %mul_ln267" [benchmarks/chstone/jpeg/src/jpeg_decode.c:267]   --->   Operation 128 'add' 'add_ln267' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%c2 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln267, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:267]   --->   Operation 129 'partselect' 'c2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln268_1 = sext i40 %mul_ln268_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:268]   --->   Operation 130 'sext' 'sext_ln268_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.19ns)   --->   "%add_ln268 = add i41 %sext_ln268_1, i41 %mul_ln268" [benchmarks/chstone/jpeg/src/jpeg_decode.c:268]   --->   Operation 131 'add' 'add_ln268' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%c3 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln268, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:268]   --->   Operation 132 'partselect' 'c3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln272 = sext i32 %add_ln272" [benchmarks/chstone/jpeg/src/jpeg_decode.c:272]   --->   Operation 133 'sext' 'sext_ln272' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (2.89ns)   --->   "%mul_ln272 = mul i41 %sext_ln272, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:272]   --->   Operation 134 'mul' 'mul_ln272' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln273 = sext i32 %sub_ln273" [benchmarks/chstone/jpeg/src/jpeg_decode.c:273]   --->   Operation 135 'sext' 'sext_ln273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [2/2] (2.89ns)   --->   "%mul_ln273 = mul i41 %sext_ln273, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:273]   --->   Operation 136 'mul' 'mul_ln273' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/2] (2.89ns)   --->   "%mul_ln275 = mul i41 %sext_ln276, i41 196" [benchmarks/chstone/jpeg/src/jpeg_decode.c:275]   --->   Operation 137 'mul' 'mul_ln275' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/2] (2.89ns)   --->   "%mul_ln275_1 = mul i41 %sext_ln275, i41 2199023255079" [benchmarks/chstone/jpeg/src/jpeg_decode.c:275]   --->   Operation 138 'mul' 'mul_ln275_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/2] (2.89ns)   --->   "%mul_ln276 = mul i41 %sext_ln276, i41 473" [benchmarks/chstone/jpeg/src/jpeg_decode.c:276]   --->   Operation 139 'mul' 'mul_ln276' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/2] (2.89ns)   --->   "%mul_ln276_1 = mul i41 %sext_ln275, i41 196" [benchmarks/chstone/jpeg/src/jpeg_decode.c:276]   --->   Operation 140 'mul' 'mul_ln276_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (1.14ns)   --->   "%a0_3 = add i32 %c0, i32 %c1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:287]   --->   Operation 141 'add' 'a0_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (1.14ns)   --->   "%a1_2 = sub i32 %c0, i32 %c1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:288]   --->   Operation 142 'sub' 'a1_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (1.14ns)   --->   "%a2_2 = sub i32 %c3, i32 %c2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:289]   --->   Operation 143 'sub' 'a2_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (1.14ns)   --->   "%a3_3 = add i32 %c3, i32 %c2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:290]   --->   Operation 144 'add' 'a3_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (1.14ns)   --->   "%sub_ln293 = sub i32 %a2_2, i32 %a1_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:293]   --->   Operation 145 'sub' 'sub_ln293' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (1.14ns)   --->   "%add_ln294 = add i32 %a2_2, i32 %a1_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:294]   --->   Operation 146 'add' 'add_ln294' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.89>
ST_7 : Operation 147 [1/2] (2.89ns)   --->   "%mul_ln272 = mul i41 %sext_ln272, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:272]   --->   Operation 147 'mul' 'mul_ln272' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%a0_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln272, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:272]   --->   Operation 148 'partselect' 'a0_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/2] (2.89ns)   --->   "%mul_ln273 = mul i41 %sext_ln273, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:273]   --->   Operation 149 'mul' 'mul_ln273' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%a1_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln273, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:273]   --->   Operation 150 'partselect' 'a1_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (1.19ns)   --->   "%add_ln275 = add i41 %mul_ln275_1, i41 %mul_ln275" [benchmarks/chstone/jpeg/src/jpeg_decode.c:275]   --->   Operation 151 'add' 'add_ln275' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%a2_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln275, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:275]   --->   Operation 152 'partselect' 'a2_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (1.19ns)   --->   "%add_ln276 = add i41 %mul_ln276_1, i41 %mul_ln276" [benchmarks/chstone/jpeg/src/jpeg_decode.c:276]   --->   Operation 153 'add' 'add_ln276' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%a3_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %add_ln276, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:276]   --->   Operation 154 'partselect' 'a3_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln293 = sext i32 %sub_ln293" [benchmarks/chstone/jpeg/src/jpeg_decode.c:293]   --->   Operation 155 'sext' 'sext_ln293' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [2/2] (2.89ns)   --->   "%mul_ln293 = mul i41 %sext_ln293, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:293]   --->   Operation 156 'mul' 'mul_ln293' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln294 = sext i32 %add_ln294" [benchmarks/chstone/jpeg/src/jpeg_decode.c:294]   --->   Operation 157 'sext' 'sext_ln294' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [2/2] (2.89ns)   --->   "%mul_ln294 = mul i41 %sext_ln294, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:294]   --->   Operation 158 'mul' 'mul_ln294' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.58>
ST_8 : Operation 159 [1/1] (1.14ns)   --->   "%b0_1 = add i32 %a3_1, i32 %a0_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:280]   --->   Operation 159 'add' 'b0_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (1.14ns)   --->   "%b3_1 = sub i32 %a0_1, i32 %a3_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:283]   --->   Operation 160 'sub' 'b3_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/2] (2.89ns)   --->   "%mul_ln293 = mul i41 %sext_ln293, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:293]   --->   Operation 161 'mul' 'mul_ln293' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%c1_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln293, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:293]   --->   Operation 162 'partselect' 'c1_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/2] (2.89ns)   --->   "%mul_ln294 = mul i41 %sext_ln294, i41 362" [benchmarks/chstone/jpeg/src/jpeg_decode.c:294]   --->   Operation 163 'mul' 'mul_ln294' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%c2_1 = partselect i32 @_ssdm_op_PartSelect.i32.i41.i32.i32, i41 %mul_ln294, i32 9, i32 40" [benchmarks/chstone/jpeg/src/jpeg_decode.c:294]   --->   Operation 164 'partselect' 'c2_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (1.14ns)   --->   "%add_ln298 = add i32 %a3_3, i32 %b0_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:298]   --->   Operation 165 'add' 'add_ln298' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (1.29ns)   --->   "%store_ln298 = store i32 %add_ln298, i9 %IDCTBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:298]   --->   Operation 166 'store' 'store_ln298' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_8 : Operation 167 [1/1] (1.14ns)   --->   "%sub_ln305 = sub i32 %b0_1, i32 %a3_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:305]   --->   Operation 167 'sub' 'sub_ln305' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.58>
ST_9 : Operation 168 [1/1] (1.14ns)   --->   "%b1_1 = add i32 %a2_1, i32 %a1_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:281]   --->   Operation 168 'add' 'b1_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (1.14ns)   --->   "%b2_1 = sub i32 %a1_1, i32 %a2_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:282]   --->   Operation 169 'sub' 'b2_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (1.14ns)   --->   "%add_ln299 = add i32 %c2_1, i32 %b1_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:299]   --->   Operation 170 'add' 'add_ln299' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (1.29ns)   --->   "%store_ln299 = store i32 %add_ln299, i9 %IDCTBuff_addr_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:299]   --->   Operation 171 'store' 'store_ln299' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_9 : Operation 172 [1/1] (1.14ns)   --->   "%sub_ln304 = sub i32 %b1_1, i32 %c2_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:304]   --->   Operation 172 'sub' 'sub_ln304' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 173 [1/1] (1.14ns)   --->   "%add_ln300 = add i32 %c1_1, i32 %b2_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:300]   --->   Operation 173 'add' 'add_ln300' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (1.29ns)   --->   "%store_ln300 = store i32 %add_ln300, i9 %IDCTBuff_addr_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:300]   --->   Operation 174 'store' 'store_ln300' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_10 : Operation 175 [1/1] (1.14ns)   --->   "%sub_ln303 = sub i32 %b2_1, i32 %c1_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:303]   --->   Operation 175 'sub' 'sub_ln303' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 176 [1/1] (1.14ns)   --->   "%add_ln301 = add i32 %a0_3, i32 %b3_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:301]   --->   Operation 176 'add' 'add_ln301' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (1.29ns)   --->   "%store_ln301 = store i32 %add_ln301, i9 %IDCTBuff_addr_5" [benchmarks/chstone/jpeg/src/jpeg_decode.c:301]   --->   Operation 177 'store' 'store_ln301' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_11 : Operation 178 [1/1] (1.14ns)   --->   "%sub_ln302 = sub i32 %b3_1, i32 %a0_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:302]   --->   Operation 178 'sub' 'sub_ln302' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.29>
ST_12 : Operation 179 [1/1] (1.29ns)   --->   "%store_ln302 = store i32 %sub_ln302, i9 %IDCTBuff_addr_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:302]   --->   Operation 179 'store' 'store_ln302' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 180 [1/1] (1.29ns)   --->   "%store_ln303 = store i32 %sub_ln303, i9 %IDCTBuff_addr_7" [benchmarks/chstone/jpeg/src/jpeg_decode.c:303]   --->   Operation 180 'store' 'store_ln303' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 14 <SV = 13> <Delay = 1.29>
ST_14 : Operation 181 [1/1] (1.29ns)   --->   "%store_ln304 = store i32 %sub_ln304, i9 %IDCTBuff_addr_8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:304]   --->   Operation 181 'store' 'store_ln304' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 15 <SV = 14> <Delay = 1.29>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln171 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 182 'specpipeline' 'specpipeline_ln171' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%speclooptripcount_ln171 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:171]   --->   Operation 183 'speclooptripcount' 'speclooptripcount_ln171' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln249 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [benchmarks/chstone/jpeg/src/jpeg_decode.c:249]   --->   Operation 184 'specloopname' 'specloopname_ln249' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (1.29ns)   --->   "%store_ln305 = store i32 %sub_ln305, i9 %IDCTBuff_addr_9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:305]   --->   Operation 185 'store' 'store_ln305' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.inc197" [benchmarks/chstone/jpeg/src/jpeg_decode.c:249]   --->   Operation 186 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.691ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln171', benchmarks/chstone/jpeg/src/jpeg_decode.c:171) of constant 0 on local variable 'i', benchmarks/chstone/jpeg/src/jpeg_decode.c:171 [5]  (0.460 ns)
	'load' operation 4 bit ('i', benchmarks/chstone/jpeg/src/jpeg_decode.c:250) on local variable 'i', benchmarks/chstone/jpeg/src/jpeg_decode.c:171 [8]  (0.000 ns)
	'or' operation 8 bit ('or_ln251', benchmarks/chstone/jpeg/src/jpeg_decode.c:251) [20]  (0.000 ns)
	'add' operation 10 bit ('aptr', benchmarks/chstone/jpeg/src/jpeg_decode.c:251) [22]  (0.933 ns)
	'getelementptr' operation 9 bit ('IDCTBuff_addr_3', benchmarks/chstone/jpeg/src/jpeg_decode.c:252) [33]  (0.000 ns)
	'load' operation 32 bit ('a0', benchmarks/chstone/jpeg/src/jpeg_decode.c:252) on array 'IDCTBuff' [34]  (1.297 ns)

 <State 2>: 3.101ns
The critical path consists of the following:
	'or' operation 8 bit ('or_ln252', benchmarks/chstone/jpeg/src/jpeg_decode.c:252) [27]  (0.000 ns)
	'add' operation 9 bit ('add_ln255', benchmarks/chstone/jpeg/src/jpeg_decode.c:255) [49]  (0.871 ns)
	'add' operation 10 bit ('aptr', benchmarks/chstone/jpeg/src/jpeg_decode.c:255) [51]  (0.933 ns)
	'getelementptr' operation 9 bit ('IDCTBuff_addr_7', benchmarks/chstone/jpeg/src/jpeg_decode.c:256) [61]  (0.000 ns)
	'load' operation 32 bit ('a2', benchmarks/chstone/jpeg/src/jpeg_decode.c:256) on array 'IDCTBuff' [62]  (1.297 ns)

 <State 3>: 2.893ns
The critical path consists of the following:
	'mul' operation 40 bit ('mul_ln265', benchmarks/chstone/jpeg/src/jpeg_decode.c:265) [76]  (2.893 ns)

 <State 4>: 2.893ns
The critical path consists of the following:
	'mul' operation 40 bit ('mul_ln265', benchmarks/chstone/jpeg/src/jpeg_decode.c:265) [76]  (2.893 ns)

 <State 5>: 2.893ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln265_1', benchmarks/chstone/jpeg/src/jpeg_decode.c:265) [80]  (2.893 ns)

 <State 6>: 3.479ns
The critical path consists of the following:
	'add' operation 41 bit ('add_ln265', benchmarks/chstone/jpeg/src/jpeg_decode.c:265) [81]  (1.195 ns)
	'sub' operation 32 bit ('a1', benchmarks/chstone/jpeg/src/jpeg_decode.c:288) [121]  (1.142 ns)
	'sub' operation 32 bit ('sub_ln293', benchmarks/chstone/jpeg/src/jpeg_decode.c:293) [124]  (1.142 ns)

 <State 7>: 2.893ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln272', benchmarks/chstone/jpeg/src/jpeg_decode.c:272) [100]  (2.893 ns)

 <State 8>: 3.581ns
The critical path consists of the following:
	'add' operation 32 bit ('b0', benchmarks/chstone/jpeg/src/jpeg_decode.c:280) [116]  (1.142 ns)
	'add' operation 32 bit ('add_ln298', benchmarks/chstone/jpeg/src/jpeg_decode.c:298) [132]  (1.142 ns)
	'store' operation 0 bit ('store_ln298', benchmarks/chstone/jpeg/src/jpeg_decode.c:298) of variable 'add_ln298', benchmarks/chstone/jpeg/src/jpeg_decode.c:298 on array 'IDCTBuff' [133]  (1.297 ns)

 <State 9>: 3.581ns
The critical path consists of the following:
	'add' operation 32 bit ('b1', benchmarks/chstone/jpeg/src/jpeg_decode.c:281) [117]  (1.142 ns)
	'add' operation 32 bit ('add_ln299', benchmarks/chstone/jpeg/src/jpeg_decode.c:299) [134]  (1.142 ns)
	'store' operation 0 bit ('store_ln299', benchmarks/chstone/jpeg/src/jpeg_decode.c:299) of variable 'add_ln299', benchmarks/chstone/jpeg/src/jpeg_decode.c:299 on array 'IDCTBuff' [135]  (1.297 ns)

 <State 10>: 2.439ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln300', benchmarks/chstone/jpeg/src/jpeg_decode.c:300) [136]  (1.142 ns)
	'store' operation 0 bit ('store_ln300', benchmarks/chstone/jpeg/src/jpeg_decode.c:300) of variable 'add_ln300', benchmarks/chstone/jpeg/src/jpeg_decode.c:300 on array 'IDCTBuff' [137]  (1.297 ns)

 <State 11>: 2.439ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln301', benchmarks/chstone/jpeg/src/jpeg_decode.c:301) [138]  (1.142 ns)
	'store' operation 0 bit ('store_ln301', benchmarks/chstone/jpeg/src/jpeg_decode.c:301) of variable 'add_ln301', benchmarks/chstone/jpeg/src/jpeg_decode.c:301 on array 'IDCTBuff' [139]  (1.297 ns)

 <State 12>: 1.297ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln302', benchmarks/chstone/jpeg/src/jpeg_decode.c:302) of variable 'sub_ln302', benchmarks/chstone/jpeg/src/jpeg_decode.c:302 on array 'IDCTBuff' [141]  (1.297 ns)

 <State 13>: 1.297ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln303', benchmarks/chstone/jpeg/src/jpeg_decode.c:303) of variable 'sub_ln303', benchmarks/chstone/jpeg/src/jpeg_decode.c:303 on array 'IDCTBuff' [143]  (1.297 ns)

 <State 14>: 1.297ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln304', benchmarks/chstone/jpeg/src/jpeg_decode.c:304) of variable 'sub_ln304', benchmarks/chstone/jpeg/src/jpeg_decode.c:304 on array 'IDCTBuff' [145]  (1.297 ns)

 <State 15>: 1.297ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln305', benchmarks/chstone/jpeg/src/jpeg_decode.c:305) of variable 'sub_ln305', benchmarks/chstone/jpeg/src/jpeg_decode.c:305 on array 'IDCTBuff' [147]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
