<stg><name>reduce<ap_fixed,16,Op_max<ap_fixed<27,9,4,0,0>>></name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:0  %x_15_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_15_V_read)

]]></Node>
<StgValue><ssdm name="x_15_V_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:1  %x_14_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_14_V_read)

]]></Node>
<StgValue><ssdm name="x_14_V_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:2  %x_13_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_13_V_read)

]]></Node>
<StgValue><ssdm name="x_13_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:3  %x_12_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_12_V_read)

]]></Node>
<StgValue><ssdm name="x_12_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:4  %x_11_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_11_V_read)

]]></Node>
<StgValue><ssdm name="x_11_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:5  %x_10_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_10_V_read)

]]></Node>
<StgValue><ssdm name="x_10_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:6  %x_9_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_9_V_read)

]]></Node>
<StgValue><ssdm name="x_9_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:7  %x_8_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_8_V_read)

]]></Node>
<StgValue><ssdm name="x_8_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:8  %x_7_V_read_2 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_7_V_read)

]]></Node>
<StgValue><ssdm name="x_7_V_read_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:9  %x_6_V_read_2 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_6_V_read)

]]></Node>
<StgValue><ssdm name="x_6_V_read_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:10  %x_5_V_read_2 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_5_V_read)

]]></Node>
<StgValue><ssdm name="x_5_V_read_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:11  %x_4_V_read_2 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_4_V_read)

]]></Node>
<StgValue><ssdm name="x_4_V_read_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:12  %x_3_V_read_2 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_3_V_read)

]]></Node>
<StgValue><ssdm name="x_3_V_read_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:13  %x_2_V_read_2 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_2_V_read)

]]></Node>
<StgValue><ssdm name="x_2_V_read_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:14  %x_1_V_read_2 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_1_V_read)

]]></Node>
<StgValue><ssdm name="x_1_V_read_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:15  %x_0_V_read_2 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_0_V_read)

]]></Node>
<StgValue><ssdm name="x_0_V_read_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:16  %icmp_ln1496 = icmp slt i27 %x_0_V_read_2, %x_1_V_read_2

]]></Node>
<StgValue><ssdm name="icmp_ln1496"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:17  %select_ln86 = select i1 %icmp_ln1496, i27 %x_1_V_read_2, i27 %x_0_V_read_2

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:18  %icmp_ln1496_7 = icmp slt i27 %x_2_V_read_2, %x_3_V_read_2

]]></Node>
<StgValue><ssdm name="icmp_ln1496_7"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:19  %select_ln86_7 = select i1 %icmp_ln1496_7, i27 %x_3_V_read_2, i27 %x_2_V_read_2

]]></Node>
<StgValue><ssdm name="select_ln86_7"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:20  %icmp_ln1496_8 = icmp slt i27 %select_ln86, %select_ln86_7

]]></Node>
<StgValue><ssdm name="icmp_ln1496_8"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:21  %select_ln86_8 = select i1 %icmp_ln1496_8, i27 %select_ln86_7, i27 %select_ln86

]]></Node>
<StgValue><ssdm name="select_ln86_8"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:22  %icmp_ln1496_9 = icmp slt i27 %x_4_V_read_2, %x_5_V_read_2

]]></Node>
<StgValue><ssdm name="icmp_ln1496_9"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:23  %select_ln86_9 = select i1 %icmp_ln1496_9, i27 %x_5_V_read_2, i27 %x_4_V_read_2

]]></Node>
<StgValue><ssdm name="select_ln86_9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:24  %icmp_ln1496_10 = icmp slt i27 %x_6_V_read_2, %x_7_V_read_2

]]></Node>
<StgValue><ssdm name="icmp_ln1496_10"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:25  %select_ln86_10 = select i1 %icmp_ln1496_10, i27 %x_7_V_read_2, i27 %x_6_V_read_2

]]></Node>
<StgValue><ssdm name="select_ln86_10"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:26  %icmp_ln1496_11 = icmp slt i27 %select_ln86_9, %select_ln86_10

]]></Node>
<StgValue><ssdm name="icmp_ln1496_11"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:27  %select_ln86_11 = select i1 %icmp_ln1496_11, i27 %select_ln86_10, i27 %select_ln86_9

]]></Node>
<StgValue><ssdm name="select_ln86_11"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:28  %icmp_ln1496_12 = icmp slt i27 %select_ln86_8, %select_ln86_11

]]></Node>
<StgValue><ssdm name="icmp_ln1496_12"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:29  %select_ln86_12 = select i1 %icmp_ln1496_12, i27 %select_ln86_11, i27 %select_ln86_8

]]></Node>
<StgValue><ssdm name="select_ln86_12"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:30  %icmp_ln1496_13 = icmp slt i27 %x_8_V_read_1, %x_9_V_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496_13"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:31  %select_ln86_13 = select i1 %icmp_ln1496_13, i27 %x_9_V_read_1, i27 %x_8_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln86_13"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:32  %icmp_ln1496_14 = icmp slt i27 %x_10_V_read_1, %x_11_V_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496_14"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:33  %select_ln86_14 = select i1 %icmp_ln1496_14, i27 %x_11_V_read_1, i27 %x_10_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln86_14"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:34  %icmp_ln1496_15 = icmp slt i27 %select_ln86_13, %select_ln86_14

]]></Node>
<StgValue><ssdm name="icmp_ln1496_15"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:35  %select_ln86_15 = select i1 %icmp_ln1496_15, i27 %select_ln86_14, i27 %select_ln86_13

]]></Node>
<StgValue><ssdm name="select_ln86_15"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:36  %icmp_ln1496_16 = icmp slt i27 %x_12_V_read_1, %x_13_V_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496_16"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:37  %select_ln86_16 = select i1 %icmp_ln1496_16, i27 %x_13_V_read_1, i27 %x_12_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln86_16"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:38  %icmp_ln1496_17 = icmp slt i27 %x_14_V_read_1, %x_15_V_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496_17"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:39  %select_ln86_17 = select i1 %icmp_ln1496_17, i27 %x_15_V_read_1, i27 %x_14_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln86_17"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:40  %icmp_ln1496_18 = icmp slt i27 %select_ln86_16, %select_ln86_17

]]></Node>
<StgValue><ssdm name="icmp_ln1496_18"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:41  %select_ln86_18 = select i1 %icmp_ln1496_18, i27 %select_ln86_17, i27 %select_ln86_16

]]></Node>
<StgValue><ssdm name="select_ln86_18"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:42  %icmp_ln1496_19 = icmp slt i27 %select_ln86_15, %select_ln86_18

]]></Node>
<StgValue><ssdm name="icmp_ln1496_19"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:43  %select_ln86_19 = select i1 %icmp_ln1496_19, i27 %select_ln86_18, i27 %select_ln86_15

]]></Node>
<StgValue><ssdm name="select_ln86_19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:44  %icmp_ln1496_20 = icmp slt i27 %select_ln86_12, %select_ln86_19

]]></Node>
<StgValue><ssdm name="icmp_ln1496_20"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:45  %select_ln86_20 = select i1 %icmp_ln1496_20, i27 %select_ln86_19, i27 %select_ln86_12

]]></Node>
<StgValue><ssdm name="select_ln86_20"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="27">
<![CDATA[
:46  ret i27 %select_ln86_20

]]></Node>
<StgValue><ssdm name="ret_ln55"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
