<stg><name>getTanh</name>


<trans_list>

<trans id="82" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %result_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32">
<![CDATA[
entry:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:5 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %addr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %addr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:10 %store_ln6 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %store_ln0 = store i32 0, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:12 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln6 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body:2 %icmp_ln6 = icmp_eq  i10 %i_1, i10 1000

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body:4 %add_ln6 = add i10 %i_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:5 %br_ln6 = br i1 %icmp_ln6, void %for.body.split_ifconv, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="10">
<![CDATA[
for.body.split_ifconv:0 %i_cast = zext i10 %i_1

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:2 %addr_addr = getelementptr i32 %addr, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="addr_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="10">
<![CDATA[
for.body.split_ifconv:3 %address = load i10 %addr_addr

]]></Node>
<StgValue><ssdm name="address"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split_ifconv:21 %store_ln6 = store i10 %add_ln6, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="10">
<![CDATA[
for.body.split_ifconv:3 %address = load i10 %addr_addr

]]></Node>
<StgValue><ssdm name="address"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
for.body.split_ifconv:4 %zext_ln8 = zext i32 %address

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split_ifconv:5 %A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:7 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="10">
<![CDATA[
for.body.split_ifconv:8 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split_ifconv:9 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split_ifconv:20 %store_ln8 = store i64 %zext_ln8, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:6 %reuse_reg_load = load i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="10">
<![CDATA[
for.body.split_ifconv:8 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:10 %beta = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load

]]></Node>
<StgValue><ssdm name="beta"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:11 %icmp_ln10 = icmp_sgt  i32 %beta, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
for.end:0 %result_2_load = load i32 %result_2

]]></Node>
<StgValue><ssdm name="result_2_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32">
<![CDATA[
for.end:1 %ret_ln19 = ret i32 %result_2_load

]]></Node>
<StgValue><ssdm name="ret_ln19"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="47" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:12 %mul_ln13 = mul i32 %beta, i32 %beta

]]></Node>
<StgValue><ssdm name="mul_ln13"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="48" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:13 %add_ln13 = add i32 %mul_ln13, i32 19

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="49" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:14 %mul_ln13_1 = mul i32 %beta, i32 %add_ln13

]]></Node>
<StgValue><ssdm name="mul_ln13_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="50" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:15 %add_ln13_1 = add i32 %mul_ln13_1, i32 3

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="51" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:16 %result = mul i32 %beta, i32 %add_ln13_1

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="52" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split_ifconv:1 %specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln6"/></StgValue>
</operation>

<operation id="53" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split_ifconv:17 %result_3 = select i1 %icmp_ln10, i32 1, i32 %result

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="54" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.body.split_ifconv:18 %store_ln15 = store i32 %result_3, i10 %A_addr

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="55" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split_ifconv:19 %store_ln10 = store i32 %result_3, i32 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split_ifconv:22 %store_ln6 = store i32 %result_3, i32 %result_2

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
for.body.split_ifconv:23 %br_ln6 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="83" name="A" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="addr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="addr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="86" from="StgValue_85" to="reuse_addr_reg" fromId="85" toId="12">
</dataflow>
<dataflow id="87" from="StgValue_85" to="reuse_reg" fromId="85" toId="13">
</dataflow>
<dataflow id="88" from="StgValue_85" to="result_2" fromId="85" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_85" to="i" fromId="85" toId="15">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specbitsmap_ln0" fromId="92" toId="16">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="94" toId="17">
</dataflow>
<dataflow id="97" from="empty_1" to="spectopmodule_ln3" fromId="96" toId="17">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="100" from="A" to="specinterface_ln0" fromId="83" toId="18">
</dataflow>
<dataflow id="102" from="empty" to="specinterface_ln0" fromId="101" toId="18">
</dataflow>
<dataflow id="103" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="104" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="105" toId="18">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="18">
</dataflow>
<dataflow id="109" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="105" toId="18">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="105" toId="18">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="105" toId="18">
</dataflow>
<dataflow id="113" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="114" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="115" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="116" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="105" toId="18">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="105" toId="18">
</dataflow>
<dataflow id="119" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="18">
</dataflow>
<dataflow id="120" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="90" toId="19">
</dataflow>
<dataflow id="122" from="A" to="specbitsmap_ln0" fromId="83" toId="19">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="98" toId="20">
</dataflow>
<dataflow id="124" from="addr" to="specinterface_ln0" fromId="84" toId="20">
</dataflow>
<dataflow id="125" from="empty" to="specinterface_ln0" fromId="101" toId="20">
</dataflow>
<dataflow id="126" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="20">
</dataflow>
<dataflow id="127" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="20">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="105" toId="20">
</dataflow>
<dataflow id="129" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="20">
</dataflow>
<dataflow id="130" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="20">
</dataflow>
<dataflow id="131" from="empty_0" to="specinterface_ln0" fromId="105" toId="20">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="105" toId="20">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="105" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="20">
</dataflow>
<dataflow id="135" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="20">
</dataflow>
<dataflow id="136" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="20">
</dataflow>
<dataflow id="137" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="20">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="105" toId="20">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="105" toId="20">
</dataflow>
<dataflow id="140" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="20">
</dataflow>
<dataflow id="141" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="20">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="90" toId="21">
</dataflow>
<dataflow id="143" from="addr" to="specbitsmap_ln0" fromId="84" toId="21">
</dataflow>
<dataflow id="145" from="StgValue_144" to="store_ln6" fromId="144" toId="22">
</dataflow>
<dataflow id="146" from="i" to="store_ln6" fromId="15" toId="22">
</dataflow>
<dataflow id="147" from="StgValue_92" to="store_ln0" fromId="92" toId="23">
</dataflow>
<dataflow id="148" from="reuse_reg" to="store_ln0" fromId="13" toId="23">
</dataflow>
<dataflow id="150" from="StgValue_149" to="store_ln0" fromId="149" toId="24">
</dataflow>
<dataflow id="151" from="reuse_addr_reg" to="store_ln0" fromId="12" toId="24">
</dataflow>
<dataflow id="152" from="i" to="i_1" fromId="15" toId="26">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="153" toId="27">
</dataflow>
<dataflow id="155" from="StgValue_107" to="specpipeline_ln0" fromId="107" toId="27">
</dataflow>
<dataflow id="156" from="StgValue_92" to="specpipeline_ln0" fromId="92" toId="27">
</dataflow>
<dataflow id="157" from="StgValue_85" to="specpipeline_ln0" fromId="85" toId="27">
</dataflow>
<dataflow id="158" from="StgValue_92" to="specpipeline_ln0" fromId="92" toId="27">
</dataflow>
<dataflow id="160" from="p_str" to="specpipeline_ln0" fromId="159" toId="27">
</dataflow>
<dataflow id="161" from="i_1" to="icmp_ln6" fromId="26" toId="28">
</dataflow>
<dataflow id="163" from="StgValue_162" to="icmp_ln6" fromId="162" toId="28">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="164" toId="29">
</dataflow>
<dataflow id="167" from="StgValue_166" to="empty" fromId="166" toId="29">
</dataflow>
<dataflow id="168" from="StgValue_166" to="empty" fromId="166" toId="29">
</dataflow>
<dataflow id="169" from="StgValue_166" to="empty" fromId="166" toId="29">
</dataflow>
<dataflow id="170" from="i_1" to="add_ln6" fromId="26" toId="30">
</dataflow>
<dataflow id="172" from="StgValue_171" to="add_ln6" fromId="171" toId="30">
</dataflow>
<dataflow id="173" from="icmp_ln6" to="br_ln6" fromId="28" toId="31">
</dataflow>
<dataflow id="174" from="i_1" to="i_cast" fromId="26" toId="32">
</dataflow>
<dataflow id="175" from="addr" to="addr_addr" fromId="84" toId="33">
</dataflow>
<dataflow id="177" from="StgValue_176" to="addr_addr" fromId="176" toId="33">
</dataflow>
<dataflow id="178" from="i_cast" to="addr_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="179" from="addr_addr" to="address" fromId="33" toId="34">
</dataflow>
<dataflow id="180" from="add_ln6" to="store_ln6" fromId="30" toId="35">
</dataflow>
<dataflow id="181" from="i" to="store_ln6" fromId="15" toId="35">
</dataflow>
<dataflow id="182" from="addr_addr" to="address" fromId="33" toId="36">
</dataflow>
<dataflow id="183" from="address" to="zext_ln8" fromId="36" toId="37">
</dataflow>
<dataflow id="184" from="A" to="A_addr" fromId="83" toId="38">
</dataflow>
<dataflow id="185" from="StgValue_176" to="A_addr" fromId="176" toId="38">
</dataflow>
<dataflow id="186" from="zext_ln8" to="A_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="187" from="reuse_addr_reg" to="reuse_addr_reg_load" fromId="12" toId="39">
</dataflow>
<dataflow id="188" from="A_addr" to="A_load" fromId="38" toId="40">
</dataflow>
<dataflow id="189" from="reuse_addr_reg_load" to="addr_cmp" fromId="39" toId="41">
</dataflow>
<dataflow id="190" from="zext_ln8" to="addr_cmp" fromId="37" toId="41">
</dataflow>
<dataflow id="191" from="zext_ln8" to="store_ln8" fromId="37" toId="42">
</dataflow>
<dataflow id="192" from="reuse_addr_reg" to="store_ln8" fromId="12" toId="42">
</dataflow>
<dataflow id="193" from="reuse_reg" to="reuse_reg_load" fromId="13" toId="43">
</dataflow>
<dataflow id="194" from="A_addr" to="A_load" fromId="38" toId="44">
</dataflow>
<dataflow id="195" from="addr_cmp" to="beta" fromId="41" toId="45">
</dataflow>
<dataflow id="196" from="reuse_reg_load" to="beta" fromId="43" toId="45">
</dataflow>
<dataflow id="197" from="A_load" to="beta" fromId="44" toId="45">
</dataflow>
<dataflow id="198" from="beta" to="icmp_ln10" fromId="45" toId="46">
</dataflow>
<dataflow id="199" from="StgValue_92" to="icmp_ln10" fromId="92" toId="46">
</dataflow>
<dataflow id="200" from="beta" to="mul_ln13" fromId="45" toId="47">
</dataflow>
<dataflow id="201" from="beta" to="mul_ln13" fromId="45" toId="47">
</dataflow>
<dataflow id="202" from="mul_ln13" to="add_ln13" fromId="47" toId="48">
</dataflow>
<dataflow id="204" from="StgValue_203" to="add_ln13" fromId="203" toId="48">
</dataflow>
<dataflow id="205" from="beta" to="mul_ln13_1" fromId="45" toId="49">
</dataflow>
<dataflow id="206" from="add_ln13" to="mul_ln13_1" fromId="48" toId="49">
</dataflow>
<dataflow id="207" from="mul_ln13_1" to="add_ln13_1" fromId="49" toId="50">
</dataflow>
<dataflow id="209" from="StgValue_208" to="add_ln13_1" fromId="208" toId="50">
</dataflow>
<dataflow id="210" from="beta" to="result" fromId="45" toId="51">
</dataflow>
<dataflow id="211" from="add_ln13_1" to="result" fromId="50" toId="51">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecLoopName" to="specloopname_ln6" fromId="212" toId="52">
</dataflow>
<dataflow id="215" from="empty_2" to="specloopname_ln6" fromId="214" toId="52">
</dataflow>
<dataflow id="216" from="icmp_ln10" to="result_3" fromId="46" toId="53">
</dataflow>
<dataflow id="217" from="StgValue_85" to="result_3" fromId="85" toId="53">
</dataflow>
<dataflow id="218" from="result" to="result_3" fromId="51" toId="53">
</dataflow>
<dataflow id="219" from="result_3" to="store_ln15" fromId="53" toId="54">
</dataflow>
<dataflow id="220" from="A_addr" to="store_ln15" fromId="38" toId="54">
</dataflow>
<dataflow id="221" from="result_3" to="store_ln10" fromId="53" toId="55">
</dataflow>
<dataflow id="222" from="reuse_reg" to="store_ln10" fromId="13" toId="55">
</dataflow>
<dataflow id="223" from="result_3" to="store_ln6" fromId="53" toId="56">
</dataflow>
<dataflow id="224" from="result_2" to="store_ln6" fromId="14" toId="56">
</dataflow>
<dataflow id="225" from="result_2" to="result_2_load" fromId="14" toId="58">
</dataflow>
<dataflow id="226" from="result_2_load" to="ret_ln19" fromId="58" toId="59">
</dataflow>
<dataflow id="227" from="icmp_ln6" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="228" from="icmp_ln6" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="229" from="icmp_ln6" to="StgValue_4" fromId="28" toId="4">
</dataflow>
<dataflow id="230" from="addr_cmp" to="StgValue_4" fromId="41" toId="4">
</dataflow>
<dataflow id="231" from="icmp_ln6" to="StgValue_5" fromId="28" toId="5">
</dataflow>
<dataflow id="232" from="icmp_ln10" to="StgValue_5" fromId="46" toId="5">
</dataflow>
<dataflow id="233" from="icmp_ln6" to="StgValue_6" fromId="28" toId="6">
</dataflow>
<dataflow id="234" from="icmp_ln10" to="StgValue_6" fromId="46" toId="6">
</dataflow>
<dataflow id="235" from="icmp_ln6" to="StgValue_7" fromId="28" toId="7">
</dataflow>
<dataflow id="236" from="icmp_ln10" to="StgValue_7" fromId="46" toId="7">
</dataflow>
<dataflow id="237" from="icmp_ln10" to="StgValue_8" fromId="46" toId="8">
</dataflow>
<dataflow id="238" from="icmp_ln10" to="StgValue_9" fromId="46" toId="9">
</dataflow>
</dataflows>


</stg>
