#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov  9 23:03:10 2022
# Process ID: 12468
# Current directory: C:/Users/tengk/mlp_HLS/mlp_HLS.runs/design_3_mlp_HLS_0_0_synth_1
# Command line: vivado.exe -log design_3_mlp_HLS_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_mlp_HLS_0_0.tcl
# Log file: C:/Users/tengk/mlp_HLS/mlp_HLS.runs/design_3_mlp_HLS_0_0_synth_1/design_3_mlp_HLS_0_0.vds
# Journal file: C:/Users/tengk/mlp_HLS/mlp_HLS.runs/design_3_mlp_HLS_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_3_mlp_HLS_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tengk/CG4002/mlpHLS/mlp_HLS/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_3_mlp_HLS_0_0 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21500
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1352.586 ; gain = 73.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_3_mlp_HLS_0_0' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_mlp_HLS_0_0/synth/design_3_mlp_HLS_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS.v:12]
	Parameter ap_ST_fsm_state1 bound to: 40'b0000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 40'b0000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 40'b0000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 40'b0000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 40'b0000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 40'b0000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 40'b0000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 40'b0000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 40'b0000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 40'b0000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 40'b0000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 40'b0000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 40'b0000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 40'b0000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 40'b0000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 40'b0000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 40'b0000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 40'b0000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 40'b0000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 40'b0000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 40'b0000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 40'b0000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 40'b0000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 40'b0000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 40'b0000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 40'b0000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 40'b0000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 40'b0000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 40'b0000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 40'b0000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 40'b0000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 40'b0000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 40'b0000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 40'b0000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 40'b0000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 40'b0000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 40'b0001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 40'b0010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 40'b0100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 40'b1000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_layer1Bias' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer1Bias.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 112 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_layer1Bias_rom' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer1Bias.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 112 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_HLS_layer1Bias_rom.dat' is read successfully [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer1Bias.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_layer1Bias_rom' (1#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer1Bias.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_layer1Bias' (2#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer1Bias.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_layer1Weibkb' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer1Weibkb.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 6048 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_layer1Weibkb_rom' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer1Weibkb.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 6048 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_HLS_layer1Weibkb_rom.dat' is read successfully [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer1Weibkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_layer1Weibkb_rom' (3#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer1Weibkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_layer1Weibkb' (4#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer1Weibkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_layer2Bias' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer2Bias.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 112 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_layer2Bias_rom' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer2Bias.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 112 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_HLS_layer2Bias_rom.dat' is read successfully [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer2Bias.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_layer2Bias_rom' (5#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer2Bias.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_layer2Bias' (6#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer2Bias.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_layer2Weicud' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer2Weicud.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12544 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_layer2Weicud_rom' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer2Weicud.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 12544 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_HLS_layer2Weicud_rom.dat' is read successfully [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer2Weicud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_layer2Weicud_rom' (7#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer2Weicud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_layer2Weicud' (8#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_layer2Weicud.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_outputWeidEe' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_outputWeidEe.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 448 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_outputWeidEe_rom' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_outputWeidEe.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 448 - type: integer 
INFO: [Synth 8-3876] $readmem data file './mlp_HLS_outputWeidEe_rom.dat' is read successfully [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_outputWeidEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_outputWeidEe_rom' (9#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_outputWeidEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_outputWeidEe' (10#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_outputWeidEe.v:39]
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_training_eOg' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_training_eOg.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_training_eOg_ram' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_training_eOg.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 54 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_training_eOg_ram' (11#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_training_eOg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_training_eOg' (12#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_training_eOg.v:37]
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_hidden1LafYi' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_hidden1LafYi.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 112 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_hidden1LafYi_ram' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_hidden1LafYi.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 112 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_hidden1LafYi_ram' (13#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_hidden1LafYi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_hidden1LafYi' (14#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_hidden1LafYi.v:37]
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_fadd_32nshbi' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_fadd_32nshbi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mlp_HLS_ap_fadd_2_full_dsp_32' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/ip/mlp_HLS_ap_fadd_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-1-i - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at 'c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/ip/mlp_HLS_ap_fadd_2_full_dsp_32.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'mlp_HLS_ap_fadd_2_full_dsp_32' (32#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/ip/mlp_HLS_ap_fadd_2_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_fadd_32nshbi' (33#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_fadd_32nshbi.v:8]
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_fmul_32nsibs' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_fmul_32nsibs.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mlp_HLS_ap_fmul_1_max_dsp_32' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/ip/mlp_HLS_ap_fmul_1_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-1-i - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at 'c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/ip/mlp_HLS_ap_fmul_1_max_dsp_32.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'mlp_HLS_ap_fmul_1_max_dsp_32' (41#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/ip/mlp_HLS_ap_fmul_1_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_fmul_32nsibs' (42#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_fmul_32nsibs.v:8]
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_fcmp_32nsjbC' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_fcmp_32nsjbC.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'mlp_HLS_ap_fcmp_0_no_dsp_32' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/ip/mlp_HLS_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu3eg-sbva484-1-i - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at 'c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/ip/mlp_HLS_ap_fcmp_0_no_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'mlp_HLS_ap_fcmp_0_no_dsp_32' (46#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/ip/mlp_HLS_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_fcmp_32nsjbC' (47#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_fcmp_32nsjbC.v:8]
INFO: [Synth 8-6157] synthesizing module 'mlp_HLS_mux_42_32kbM' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_mux_42_32kbM.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS_mux_42_32kbM' (48#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS_mux_42_32kbM.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (49#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (50#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (51#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both_w1' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/regslice_core.v:190]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (51#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (51#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both_w1' (52#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/regslice_core.v:190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS.v:1329]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS.v:1331]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS.v:1401]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS.v:1403]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS.v:1405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS.v:1407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS.v:1409]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS.v:1411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS.v:1413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS.v:1415]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS.v:1417]
INFO: [Synth 8-6155] done synthesizing module 'mlp_HLS' (53#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ipshared/f277/hdl/verilog/mlp_HLS.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_3_mlp_HLS_0_0' (54#1) [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_mlp_HLS_0_0/synth/design_3_mlp_HLS_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1507.805 ; gain = 228.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1529.707 ; gain = 250.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1529.707 ; gain = 250.816
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1529.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_mlp_HLS_0_0/constraints/mlp_HLS_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/tengk/mlp_HLS/mlp_HLS.srcs/sources_1/bd/design_3/ip/design_3_mlp_HLS_0_0/constraints/mlp_HLS_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/design_3_mlp_HLS_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/tengk/mlp_HLS/mlp_HLS.runs/design_3_mlp_HLS_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1594.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  FDE => FDRE: 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1594.637 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1594.637 ; gain = 315.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1594.637 ; gain = 315.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/tengk/mlp_HLS/mlp_HLS.runs/design_3_mlp_HLS_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1594.637 ; gain = 315.746
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1594.637 ; gain = 315.746
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/mlp_HLS_fadd_32nshbi_U1/mlp_HLS_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/mlp_HLS_fadd_32nshbi_U1/mlp_HLS_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/mlp_HLS_fadd_32nshbi_U1/mlp_HLS_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/mlp_HLS_fadd_32nshbi_U1/mlp_HLS_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/mlp_HLS_fadd_32nshbi_U1/mlp_HLS_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/mlp_HLS_fadd_32nshbi_U1/mlp_HLS_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/mlp_HLS_fmul_32nsibs_U2/mlp_HLS_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/mlp_HLS_fmul_32nsibs_U2/mlp_HLS_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/mlp_HLS_fmul_32nsibs_U2/mlp_HLS_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/mlp_HLS_fmul_32nsibs_U2/mlp_HLS_ap_fmul_1_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/mlp_HLS_fcmp_32nsjbC_U3/mlp_HLS_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/mlp_HLS_fcmp_32nsjbC_U3/mlp_HLS_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/mlp_HLS_fcmp_32nsjbC_U3/mlp_HLS_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/mlp_HLS_fcmp_32nsjbC_U3/mlp_HLS_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/mlp_HLS_fcmp_32nsjbC_U3/mlp_HLS_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/mlp_HLS_fcmp_32nsjbC_U3/mlp_HLS_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/mlp_HLS_fcmp_32nsjbC_U3/mlp_HLS_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/mlp_HLS_fcmp_32nsjbC_U3/mlp_HLS_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:42 . Memory (MB): peak = 1594.637 ; gain = 315.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:02:00 . Memory (MB): peak = 2222.988 ; gain = 944.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:02:05 . Memory (MB): peak = 2290.250 ; gain = 1011.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:02:06 . Memory (MB): peak = 2298.855 ; gain = 1019.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:02:11 . Memory (MB): peak = 2314.848 ; gain = 1035.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:02:11 . Memory (MB): peak = 2314.848 ; gain = 1035.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:55 ; elapsed = 00:02:11 . Memory (MB): peak = 2314.848 ; gain = 1035.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:55 ; elapsed = 00:02:11 . Memory (MB): peak = 2314.848 ; gain = 1035.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 2314.848 ; gain = 1035.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 2314.848 ; gain = 1035.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     6|
|2     |DSP48E1  |     5|
|3     |LUT1     |    18|
|4     |LUT2     |   112|
|5     |LUT3     |   331|
|6     |LUT4     |   244|
|7     |LUT5     |   218|
|8     |LUT6     |   249|
|9     |MUXCY    |   116|
|10    |RAMB18E2 |     7|
|15    |RAMB36E2 |    23|
|38    |XORCY    |    25|
|39    |FDE      |    11|
|40    |FDRE     |  1016|
|41    |FDSE     |    11|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 2314.848 ; gain = 1035.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:02:03 . Memory (MB): peak = 2314.848 ; gain = 971.027
Synthesis Optimization Complete : Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 2314.848 ; gain = 1035.957
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2314.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/hidden1Layer_U/mlp_HLS_hidden1LafYi_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/hidden2Layer_U/mlp_HLS_hidden1LafYi_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/outputWeight_U/mlp_HLS_outputWeidEe_rom_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/training_input_U/mlp_HLS_training_eOg_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/j1_0_reg_390_reg_rep has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/j_0_reg_346_reg_rep has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2336.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  (CARRY4) => CARRY8: 20 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  FDE => FDRE: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:35 . Memory (MB): peak = 2336.094 ; gain = 1307.809
INFO: [Common 17-1381] The checkpoint 'C:/Users/tengk/mlp_HLS/mlp_HLS.runs/design_3_mlp_HLS_0_0_synth_1/design_3_mlp_HLS_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_3_mlp_HLS_0_0, cache-ID = 5ce2589a3196bc05
INFO: [Coretcl 2-1174] Renamed 132 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/tengk/mlp_HLS/mlp_HLS.runs/design_3_mlp_HLS_0_0_synth_1/design_3_mlp_HLS_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_3_mlp_HLS_0_0_utilization_synth.rpt -pb design_3_mlp_HLS_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  9 23:06:01 2022...
