// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "lab6")
  (DATE "02/11/2020 12:44:04")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1946:1946:1946) (1915:1915:1915))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1663:1663:1663) (1691:1691:1691))
        (IOPATH i o (2529:2529:2529) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_H\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4262:4262:4262) (4087:4087:4087))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_V\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2774:2774:2774) (2677:2677:2677))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1411:1411:1411) (1304:1304:1304))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1411:1411:1411) (1304:1304:1304))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1542:1542:1542) (1484:1484:1484))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2076:2076:2076) (1981:1981:1981))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1272:1272:1272) (1219:1219:1219))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2360:2360:2360) (2201:2201:2201))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2833:2833:2833) (2631:2631:2631))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2009:2009:2009) (1874:1874:1874))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1860:1860:1860) (1798:1798:1798))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2728:2728:2728) (2589:2589:2589))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3940:3940:3940) (3773:3773:3773))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3079:3079:3079) (2964:2964:2964))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3402:3402:3402) (3189:3189:3189))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3620:3620:3620) (3469:3469:3469))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2362:2362:2362) (2257:2257:2257))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3072:3072:3072) (2965:2965:2965))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1503:1503:1503) (1426:1426:1426))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2438:2438:2438) (2362:2362:2362))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2447:2447:2447) (2372:2372:2372))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1503:1503:1503) (1426:1426:1426))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2064:2064:2064) (1956:1956:1956))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2080:2080:2080) (1930:1930:1930))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3553:3553:3553) (3333:3333:3333))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1784:1784:1784) (1702:1702:1702))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE PLL1\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1964:1964:1964) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE PLL1\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1977:1977:1977) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (362:362:362))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (368:368:368))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (362:362:362))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (368:368:368))
        (PORT datac (260:260:260) (335:335:335))
        (PORT datad (264:264:264) (331:331:331))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (389:389:389))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (379:379:379))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (380:380:380))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|col_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (221:221:221) (243:243:243))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (382:382:382))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (372:372:372))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (260:260:260) (326:326:326))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|col_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (221:221:221) (243:243:243))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.col_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (375:375:375))
        (PORT datab (294:294:294) (366:366:366))
        (PORT datad (282:282:282) (348:348:348))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (709:709:709))
        (PORT datab (475:475:475) (514:514:514))
        (PORT datac (483:483:483) (505:505:505))
        (PORT datad (470:470:470) (501:501:501))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (277:277:277))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (357:357:357) (343:343:343))
        (PORT datad (282:282:282) (349:349:349))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (362:362:362))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (255:255:255))
        (PORT datab (1003:1003:1003) (953:953:953))
        (PORT datad (427:427:427) (420:420:420))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (376:376:376))
        (PORT datab (1000:1000:1000) (950:950:950))
        (PORT datad (433:433:433) (427:427:427))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1000:1000:1000) (950:950:950))
        (PORT datad (433:433:433) (426:426:426))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (455:455:455) (492:492:492))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (758:758:758))
        (PORT datab (430:430:430) (404:404:404))
        (PORT datad (230:230:230) (262:262:262))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (508:508:508))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (758:758:758))
        (PORT datab (262:262:262) (300:300:300))
        (PORT datad (612:612:612) (560:560:560))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (372:372:372))
        (PORT datab (1003:1003:1003) (953:953:953))
        (PORT datad (427:427:427) (420:420:420))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|always0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (509:509:509))
        (PORT datab (509:509:509) (530:530:530))
        (PORT datac (665:665:665) (662:662:662))
        (PORT datad (463:463:463) (492:492:492))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (379:379:379))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (382:382:382))
        (PORT datab (1003:1003:1003) (953:953:953))
        (PORT datad (427:427:427) (419:419:419))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (485:485:485))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (493:493:493))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[8\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (758:758:758))
        (PORT datab (262:262:262) (299:299:299))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (376:376:376))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[9\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (378:378:378))
        (PORT datab (1001:1001:1001) (950:950:950))
        (PORT datad (432:432:432) (426:426:426))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|LessThan5\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (259:259:259) (334:334:334))
        (PORT datad (424:424:424) (460:460:460))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (544:544:544))
        (PORT datab (450:450:450) (492:492:492))
        (PORT datac (489:489:489) (516:516:516))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[9\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (760:760:760))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (733:733:733) (719:719:719))
        (PORT datad (198:198:198) (222:222:222))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|main_loop\.row_count\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (758:758:758))
        (PORT datab (263:263:263) (301:301:301))
        (PORT datad (613:613:613) (565:565:565))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|main_loop\.row_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|LessThan5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (550:550:550))
        (PORT datab (451:451:451) (493:493:493))
        (PORT datac (725:725:725) (720:720:720))
        (PORT datad (260:260:260) (326:326:326))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|LessThan5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (503:503:503))
        (PORT datab (293:293:293) (366:366:366))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (479:479:479) (501:501:501))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|video_on_v)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT asdata (1017:1017:1017) (995:995:995))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (535:535:535))
        (PORT datac (442:442:442) (474:474:474))
        (PORT datad (467:467:467) (487:487:487))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (517:517:517) (540:540:540))
        (PORT datac (411:411:411) (389:389:389))
        (PORT datad (446:446:446) (478:478:478))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|LessThan4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datab (460:460:460) (493:493:493))
        (PORT datac (449:449:449) (483:483:483))
        (PORT datad (460:460:460) (485:485:485))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|video_on_h)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1953:1953:1953))
        (PORT asdata (781:781:781) (773:773:773))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (2091:2091:2091) (2024:2024:2024))
        (PORT ena (1839:1839:1839) (1719:1719:1719))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (1123:1123:1123) (1135:1135:1135))
        (PORT ena (1839:1839:1839) (1719:1719:1719))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (1121:1121:1121) (1139:1139:1139))
        (PORT ena (1839:1839:1839) (1719:1719:1719))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|pixel_rw\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (719:719:719) (730:730:730))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1839:1839:1839) (1719:1719:1719))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (PORT datab (288:288:288) (361:361:361))
        (PORT datad (431:431:431) (458:458:458))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT asdata (1145:1145:1145) (1149:1149:1149))
        (PORT ena (1851:1851:1851) (1732:1732:1732))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT asdata (1104:1104:1104) (1114:1114:1114))
        (PORT ena (1851:1851:1851) (1732:1732:1732))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT asdata (1657:1657:1657) (1609:1609:1609))
        (PORT ena (1851:1851:1851) (1732:1732:1732))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (634:634:634))
        (PORT datab (731:731:731) (713:713:713))
        (PORT datad (901:901:901) (867:867:867))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|video_mode\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3993:3993:3993) (4172:4172:4172))
        (PORT datab (3825:3825:3825) (4029:4029:4029))
        (PORT datac (3750:3750:3750) (3958:3958:3958))
        (PORT datad (4204:4204:4204) (4448:4448:4448))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|video_mode\.00\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (284:284:284))
        (PORT datab (290:290:290) (364:364:364))
        (PORT datad (3775:3775:3775) (3987:3987:3987))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|video_mode\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1954:1954:1954))
        (PORT asdata (557:557:557) (581:581:581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT asdata (1182:1182:1182) (1193:1193:1193))
        (PORT ena (1851:1851:1851) (1732:1732:1732))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1951:1951:1951))
        (PORT asdata (1045:1045:1045) (1039:1039:1039))
        (PORT ena (1300:1300:1300) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1951:1951:1951))
        (PORT asdata (1658:1658:1658) (1614:1614:1614))
        (PORT ena (1300:1300:1300) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1951:1951:1951))
        (PORT asdata (1488:1488:1488) (1425:1425:1425))
        (PORT ena (1300:1300:1300) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1951:1951:1951))
        (PORT asdata (1285:1285:1285) (1251:1251:1251))
        (PORT ena (1300:1300:1300) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1951:1951:1951))
        (PORT asdata (846:846:846) (865:865:865))
        (PORT ena (1300:1300:1300) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1951:1951:1951))
        (PORT asdata (1617:1617:1617) (1579:1579:1579))
        (PORT ena (1300:1300:1300) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (490:490:490))
        (PORT datab (292:292:292) (366:366:366))
        (PORT datad (398:398:398) (428:428:428))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (507:507:507))
        (PORT datab (452:452:452) (491:491:491))
        (PORT datad (631:631:631) (593:593:593))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (817:817:817))
        (PORT datab (1035:1035:1035) (1035:1035:1035))
        (PORT datac (2434:2434:2434) (2311:2311:2311))
        (PORT datad (1289:1289:1289) (1220:1220:1220))
        (IOPATH dataa combout (328:328:328) (329:329:329))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (712:712:712))
        (PORT datab (428:428:428) (465:465:465))
        (PORT datad (900:900:900) (865:865:865))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1219:1219:1219))
        (PORT datab (931:931:931) (902:902:902))
        (PORT datac (880:880:880) (853:853:853))
        (PORT datad (637:637:637) (589:589:589))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (530:530:530))
        (PORT datab (282:282:282) (351:351:351))
        (PORT datad (629:629:629) (590:590:590))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (530:530:530))
        (PORT datab (447:447:447) (485:485:485))
        (PORT datad (629:629:629) (590:590:590))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (561:561:561))
        (PORT datab (225:225:225) (256:256:256))
        (PORT datac (900:900:900) (827:827:827))
        (PORT datad (1110:1110:1110) (1029:1029:1029))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|video_mode\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (282:282:282))
        (PORT datab (3824:3824:3824) (4027:4027:4027))
        (PORT datad (4202:4202:4202) (4445:4445:4445))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|video_mode\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (642:642:642) (596:596:596))
        (PORT datad (442:442:442) (463:463:463))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|video_mode\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (3824:3824:3824) (4027:4027:4027))
        (PORT datad (4202:4202:4202) (4446:4446:4446))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|video_mode\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (283:283:283))
        (PORT datab (3792:3792:3792) (3991:3991:3991))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|video_mode\.10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (562:562:562))
        (PORT datab (226:226:226) (256:256:256))
        (PORT datad (892:892:892) (820:820:820))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (483:483:483))
        (PORT datac (356:356:356) (355:355:355))
        (PORT datad (1759:1759:1759) (1639:1639:1639))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|video_mode\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3994:3994:3994) (4173:4173:4173))
        (PORT datab (3791:3791:3791) (3991:3991:3991))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|video_mode\.11)
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1951:1951:1951))
        (PORT asdata (997:997:997) (998:998:998))
        (PORT ena (1300:1300:1300) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1951:1951:1951))
        (PORT asdata (780:780:780) (810:810:810))
        (PORT ena (1300:1300:1300) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1951:1951:1951))
        (PORT asdata (1046:1046:1046) (1028:1028:1028))
        (PORT ena (1300:1300:1300) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_col\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1951:1951:1951))
        (PORT asdata (1036:1036:1036) (1024:1024:1024))
        (PORT ena (1300:1300:1300) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (PORT datab (305:305:305) (375:375:375))
        (PORT datad (252:252:252) (314:314:314))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datad (427:427:427) (460:460:460))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (281:281:281) (350:350:350))
        (PORT datad (662:662:662) (657:657:657))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (396:396:396))
        (PORT datac (238:238:238) (313:313:313))
        (PORT datad (1188:1188:1188) (1109:1109:1109))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3467:3467:3467) (3294:3294:3294))
        (PORT datab (2579:2579:2579) (2450:2450:2450))
        (PORT datac (2869:2869:2869) (2676:2676:2676))
        (PORT datad (3504:3504:3504) (3301:3301:3301))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|blank_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE VGA_BLANK\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (491:491:491))
        (PORT datad (641:641:641) (627:627:627))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (518:518:518) (541:541:541))
        (PORT datac (679:679:679) (671:671:671))
        (PORT datad (446:446:446) (479:479:479))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (265:265:265))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (451:451:451) (486:486:486))
        (PORT datad (462:462:462) (488:488:488))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|h_sync_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (508:508:508) (528:528:528))
        (PORT datac (476:476:476) (505:505:505))
        (PORT datad (443:443:443) (473:473:473))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SVGA1\|always0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (260:260:260))
        (PORT datab (294:294:294) (367:367:367))
        (PORT datac (730:730:730) (726:726:726))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|v_sync_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (562:562:562))
        (PORT datab (292:292:292) (366:366:366))
        (PORT datac (1244:1244:1244) (1230:1230:1230))
        (PORT datad (948:948:948) (882:882:882))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (695:695:695))
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (609:609:609) (557:557:557))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (346:346:346))
        (PORT datab (1338:1338:1338) (1292:1292:1292))
        (PORT datac (614:614:614) (562:562:562))
        (PORT datad (2014:2014:2014) (1856:1856:1856))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (628:628:628) (584:584:584))
        (PORT datad (1185:1185:1185) (1106:1106:1106))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (510:510:510))
        (PORT datab (289:289:289) (362:362:362))
        (PORT datad (656:656:656) (654:654:654))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (509:509:509))
        (PORT datad (657:657:657) (654:654:654))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (1147:1147:1147) (1155:1155:1155))
        (PORT ena (1839:1839:1839) (1719:1719:1719))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SVGA1\|pixel_rw\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (1329:1329:1329) (1310:1310:1310))
        (PORT ena (1839:1839:1839) (1719:1719:1719))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (880:880:880))
        (IOPATH dataa cout (435:435:435) (328:328:328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1228:1228:1228) (1202:1202:1202))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1345:1345:1345) (1317:1317:1317))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1256:1256:1256))
        (PORT datab (1346:1346:1346) (1318:1318:1318))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1541:1541:1541) (1492:1492:1492))
        (PORT datab (379:379:379) (372:372:372))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1511:1511:1511))
        (PORT datab (637:637:637) (577:577:577))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1264:1264:1264))
        (PORT datab (1796:1796:1796) (1763:1763:1763))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (570:570:570))
        (PORT datab (1899:1899:1899) (1845:1845:1845))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1282:1282:1282))
        (PORT datab (1720:1720:1720) (1675:1675:1675))
        (PORT datac (1623:1623:1623) (1581:1581:1581))
        (PORT datad (1960:1960:1960) (1909:1909:1909))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (775:775:775))
        (PORT datab (736:736:736) (697:697:697))
        (PORT datac (1260:1260:1260) (1209:1209:1209))
        (PORT datad (1241:1241:1241) (1173:1173:1173))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1338:1338:1338) (1315:1315:1315))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1264:1264:1264))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1528:1528:1528))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1384:1384:1384) (1348:1348:1348))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1511:1511:1511) (1507:1507:1507))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1516:1516:1516))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (1913:1913:1913))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1485:1485:1485))
        (PORT datab (1817:1817:1817) (1786:1786:1786))
        (PORT datad (1392:1392:1392) (1294:1294:1294))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (707:707:707))
        (PORT datab (1458:1458:1458) (1408:1408:1408))
        (PORT datac (1063:1063:1063) (1008:1008:1008))
        (PORT datad (1256:1256:1256) (1192:1192:1192))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1288:1288:1288))
        (PORT datab (4206:4206:4206) (3986:3986:3986))
        (PORT datac (1207:1207:1207) (1126:1126:1126))
        (PORT datad (1121:1121:1121) (1096:1096:1096))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (574:574:574))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1818:1818:1818) (1787:1787:1787))
        (PORT datad (1391:1391:1391) (1292:1292:1292))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (688:688:688))
        (PORT datab (260:260:260) (288:288:288))
        (PORT datac (1270:1270:1270) (1197:1197:1197))
        (PORT datad (198:198:198) (221:221:221))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1282:1282:1282))
        (PORT datac (1623:1623:1623) (1582:1582:1582))
        (PORT datad (1674:1674:1674) (1637:1637:1637))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (406:406:406))
        (PORT datab (273:273:273) (308:308:308))
        (PORT datac (816:816:816) (733:733:733))
        (PORT datad (1240:1240:1240) (1177:1177:1177))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3956:3956:3956) (3886:3886:3886))
        (PORT datab (1201:1201:1201) (1129:1129:1129))
        (PORT datac (1164:1164:1164) (1078:1078:1078))
        (PORT datad (1291:1291:1291) (1218:1218:1218))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (831:831:831) (753:753:753))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3921:3921:3921) (3723:3723:3723))
        (PORT datad (3987:3987:3987) (3864:3864:3864))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (454:454:454))
        (PORT datab (865:865:865) (791:791:791))
        (PORT datac (1255:1255:1255) (1176:1176:1176))
        (PORT datad (1212:1212:1212) (1144:1144:1144))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1264:1264:1264))
        (PORT datab (1690:1690:1690) (1645:1645:1645))
        (PORT datac (1346:1346:1346) (1318:1318:1318))
        (PORT datad (1521:1521:1521) (1512:1512:1512))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (707:707:707))
        (PORT datab (1459:1459:1459) (1408:1408:1408))
        (PORT datac (1316:1316:1316) (1254:1254:1254))
        (PORT datad (1611:1611:1611) (1528:1528:1528))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1289:1289:1289))
        (PORT datab (1277:1277:1277) (1208:1208:1208))
        (PORT datac (1094:1094:1094) (1071:1071:1071))
        (PORT datad (4313:4313:4313) (4194:4194:4194))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (543:543:543))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|rden_decode\|w_anode362w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (416:416:416))
        (PORT datac (306:306:306) (405:405:405))
        (PORT datad (304:304:304) (385:385:385))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2812:2812:2812) (2697:2697:2697))
        (PORT datad (942:942:942) (889:889:889))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (370:370:370))
        (PORT datab (1031:1031:1031) (979:979:979))
        (PORT datac (1558:1558:1558) (1488:1488:1488))
        (PORT datad (4248:4248:4248) (4273:4273:4273))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (977:977:977))
        (PORT datab (1260:1260:1260) (1188:1188:1188))
        (PORT datad (1449:1449:1449) (1347:1347:1347))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (557:557:557))
        (PORT datab (4196:4196:4196) (3986:3986:3986))
        (PORT datac (1374:1374:1374) (1235:1235:1235))
        (PORT datad (4248:4248:4248) (4110:4110:4110))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (677:677:677) (625:625:625))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1383:1383:1383))
        (IOPATH dataa cout (435:435:435) (328:328:328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1329:1329:1329))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1575:1575:1575) (1492:1492:1492))
        (PORT datab (2113:2113:2113) (1966:1966:1966))
        (PORT datac (1585:1585:1585) (1505:1505:1505))
        (PORT datad (1451:1451:1451) (1350:1350:1350))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3478:3478:3478) (3274:3274:3274))
        (PORT datab (254:254:254) (287:287:287))
        (PORT datac (589:589:589) (547:547:547))
        (PORT datad (3531:3531:3531) (3385:3385:3385))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2382:2382:2382) (2300:2300:2300))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1301:1301:1301) (1240:1240:1240))
        (PORT datad (4292:4292:4292) (4077:4077:4077))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (985:985:985) (922:922:922))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2520:2520:2520) (2426:2426:2426))
        (PORT datab (1254:1254:1254) (1182:1182:1182))
        (PORT datad (3383:3383:3383) (3424:3424:3424))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (976:976:976))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (1449:1449:1449) (1347:1347:1347))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1267:1267:1267) (1236:1236:1236))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (585:585:585))
        (PORT datab (910:910:910) (830:830:830))
        (PORT datac (4003:4003:4003) (4003:4003:4003))
        (PORT datad (2523:2523:2523) (2563:2563:2563))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (1251:1251:1251) (1164:1164:1164))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1477:1477:1477))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add2\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (4249:4249:4249) (4054:4054:4054))
        (PORT datad (1818:1818:1818) (1733:1733:1733))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1483:1483:1483) (1390:1390:1390))
        (PORT datab (253:253:253) (286:286:286))
        (PORT datac (592:592:592) (550:550:550))
        (PORT datad (3381:3381:3381) (3422:3422:3422))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1621:1621:1621))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1275:1275:1275))
        (PORT datab (2535:2535:2535) (2403:2403:2403))
        (PORT datac (549:549:549) (503:503:503))
        (PORT datad (2356:2356:2356) (2212:2212:2212))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (1181:1181:1181) (1102:1102:1102))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1685:1685:1685) (1631:1631:1631))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1262:1262:1262))
        (PORT datab (1692:1692:1692) (1646:1646:1646))
        (PORT datad (1522:1522:1522) (1513:1513:1513))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1121:1121:1121))
        (PORT datab (273:273:273) (307:307:307))
        (PORT datac (1452:1452:1452) (1409:1409:1409))
        (PORT datad (1238:1238:1238) (1175:1175:1175))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1718:1718:1718) (1672:1672:1672))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1284:1284:1284))
        (PORT datab (2445:2445:2445) (2340:2340:2340))
        (PORT datac (735:735:735) (701:701:701))
        (PORT datad (1232:1232:1232) (1161:1161:1161))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (821:821:821))
        (PORT datab (3923:3923:3923) (3724:3724:3724))
        (PORT datac (925:925:925) (858:858:858))
        (PORT datad (1225:1225:1225) (1154:1154:1154))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT asdata (556:556:556) (581:581:581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1880:1880:1880) (1821:1821:1821))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (663:663:663))
        (PORT datab (1307:1307:1307) (1227:1227:1227))
        (PORT datac (827:827:827) (753:753:753))
        (PORT datad (212:212:212) (232:232:232))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1729:1729:1729) (1714:1714:1714))
        (PORT datab (1686:1686:1686) (1631:1631:1631))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (842:842:842))
        (PORT datab (1541:1541:1541) (1447:1447:1447))
        (PORT datac (1261:1261:1261) (1188:1188:1188))
        (PORT datad (1243:1243:1243) (1180:1180:1180))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4046:4046:4046) (3916:3916:3916))
        (PORT datab (867:867:867) (780:780:780))
        (PORT datac (840:840:840) (763:763:763))
        (PORT datad (1224:1224:1224) (1153:1153:1153))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT asdata (558:558:558) (583:583:583))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add3\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1964:1964:1964) (1899:1899:1899))
        (PORT datab (1259:1259:1259) (1185:1185:1185))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (259:259:259))
        (PORT datab (275:275:275) (310:310:310))
        (PORT datac (937:937:937) (868:868:868))
        (PORT datad (1245:1245:1245) (1182:1182:1182))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (2002:2002:2002) (1942:1942:1942))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (831:831:831))
        (PORT datab (771:771:771) (730:730:730))
        (PORT datac (1510:1510:1510) (1413:1413:1413))
        (PORT datad (1259:1259:1259) (1185:1185:1185))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (927:927:927))
        (PORT datab (3949:3949:3949) (3773:3773:3773))
        (PORT datac (895:895:895) (808:808:808))
        (PORT datad (1288:1288:1288) (1225:1225:1225))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT asdata (1206:1206:1206) (1120:1120:1120))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (2086:2086:2086))
        (PORT datad (1916:1916:1916) (1828:1828:1828))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1221:1221:1221))
        (PORT datab (1089:1089:1089) (1040:1040:1040))
        (PORT datac (1793:1793:1793) (1676:1676:1676))
        (PORT datad (1985:1985:1985) (1848:1848:1848))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1952:1952:1952) (1885:1885:1885))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2260:2260:2260) (2160:2160:2160))
        (PORT datab (1559:1559:1559) (1442:1442:1442))
        (PORT datac (4161:4161:4161) (4063:4063:4063))
        (PORT datad (1288:1288:1288) (1225:1225:1225))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2967:2967:2967) (2787:2787:2787))
        (PORT datab (1288:1288:1288) (1217:1217:1217))
        (PORT datac (1188:1188:1188) (1121:1121:1121))
        (PORT datad (1089:1089:1089) (986:986:986))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2556:2556:2556) (2403:2403:2403))
        (PORT datac (2885:2885:2885) (2773:2773:2773))
        (PORT datad (942:942:942) (889:889:889))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1028:1028:1028) (977:977:977))
        (PORT datac (1557:1557:1557) (1487:1487:1487))
        (PORT datad (607:607:607) (561:561:561))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (570:570:570))
        (PORT datab (1013:1013:1013) (958:958:958))
        (PORT datac (4163:4163:4163) (3955:3955:3955))
        (PORT datad (4249:4249:4249) (4274:4274:4274))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (571:571:571))
        (IOPATH dataa combout (380:380:380) (377:377:377))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3478:3478:3478) (3274:3274:3274))
        (PORT datab (254:254:254) (288:288:288))
        (PORT datac (589:589:589) (547:547:547))
        (PORT datad (3531:3531:3531) (3385:3385:3385))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2945:2945:2945) (2893:2893:2893))
        (PORT datab (2485:2485:2485) (2360:2360:2360))
        (PORT datac (1299:1299:1299) (1238:1238:1238))
        (PORT datad (632:632:632) (586:586:586))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT asdata (558:558:558) (584:584:584))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (707:707:707))
        (PORT datab (1672:1672:1672) (1616:1616:1616))
        (PORT datac (2900:2900:2900) (2815:2815:2815))
        (PORT datad (1752:1752:1752) (1626:1626:1626))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1356:1356:1356))
        (PORT datab (732:732:732) (692:692:692))
        (PORT datac (1263:1263:1263) (1213:1213:1213))
        (PORT datad (2977:2977:2977) (2818:2818:2818))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4031:4031:4031) (3876:3876:3876))
        (PORT datab (615:615:615) (564:564:564))
        (PORT datac (1227:1227:1227) (1174:1174:1174))
        (PORT datad (1248:1248:1248) (1174:1174:1174))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT asdata (1139:1139:1139) (1064:1064:1064))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (971:971:971))
        (PORT datab (1497:1497:1497) (1388:1388:1388))
        (PORT datac (1339:1339:1339) (1284:1284:1284))
        (PORT datad (3380:3380:3380) (3421:3421:3421))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1352:1352:1352))
        (PORT datab (1283:1283:1283) (1221:1221:1221))
        (PORT datac (992:992:992) (949:949:949))
        (PORT datad (1622:1622:1622) (1555:1555:1555))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (794:794:794))
        (PORT datab (4251:4251:4251) (4057:4057:4057))
        (PORT datac (1330:1330:1330) (1272:1272:1272))
        (PORT datad (909:909:909) (830:830:830))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (707:707:707))
        (PORT datab (1609:1609:1609) (1570:1570:1570))
        (PORT datac (1727:1727:1727) (1659:1659:1659))
        (PORT datad (1752:1752:1752) (1625:1625:1625))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2530:2530:2530) (2412:2412:2412))
        (PORT datab (731:731:731) (691:691:691))
        (PORT datac (1264:1264:1264) (1213:1213:1213))
        (PORT datad (1447:1447:1447) (1357:1357:1357))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|Selector4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (601:601:601))
        (PORT datab (3987:3987:3987) (3837:3837:3837))
        (PORT datac (1226:1226:1226) (1173:1173:1173))
        (PORT datad (1048:1048:1048) (956:956:956))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE TR1\|address_out\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (696:696:696) (665:665:665))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE TR1\|address_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1428:1428:1428))
        (PORT d[1] (1920:1920:1920) (1841:1841:1841))
        (PORT d[2] (1418:1418:1418) (1398:1398:1398))
        (PORT d[3] (1468:1468:1468) (1461:1461:1461))
        (PORT d[4] (796:796:796) (805:805:805))
        (PORT d[5] (1484:1484:1484) (1490:1490:1490))
        (PORT d[6] (810:810:810) (835:835:835))
        (PORT d[7] (772:772:772) (797:797:797))
        (PORT d[8] (1113:1113:1113) (1124:1124:1124))
        (PORT d[9] (1128:1128:1128) (1137:1137:1137))
        (PORT d[10] (1996:1996:1996) (1945:1945:1945))
        (PORT d[11] (1858:1858:1858) (1847:1847:1847))
        (PORT d[12] (1670:1670:1670) (1648:1648:1648))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT d[0] (1097:1097:1097) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|rden_decode\|w_anode340w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (438:438:438))
        (PORT datac (295:295:295) (389:389:389))
        (PORT datad (300:300:300) (380:380:380))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (1927:1927:1927))
        (PORT d[1] (2251:2251:2251) (2103:2103:2103))
        (PORT d[2] (2113:2113:2113) (2015:2015:2015))
        (PORT d[3] (2432:2432:2432) (2307:2307:2307))
        (PORT d[4] (2708:2708:2708) (2566:2566:2566))
        (PORT d[5] (2372:2372:2372) (2373:2373:2373))
        (PORT d[6] (2539:2539:2539) (2605:2605:2605))
        (PORT d[7] (2453:2453:2453) (2438:2438:2438))
        (PORT d[8] (2497:2497:2497) (2428:2428:2428))
        (PORT d[9] (2719:2719:2719) (2566:2566:2566))
        (PORT d[10] (2121:2121:2121) (2153:2153:2153))
        (PORT d[11] (2534:2534:2534) (2534:2534:2534))
        (PORT d[12] (2153:2153:2153) (2188:2188:2188))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT d[0] (1866:1866:1866) (1800:1800:1800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT asdata (1569:1569:1569) (1509:1509:1509))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT asdata (1623:1623:1623) (1568:1568:1568))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (601:601:601))
        (PORT datab (1620:1620:1620) (1543:1543:1543))
        (PORT datac (321:321:321) (429:429:429))
        (PORT datad (711:711:711) (725:725:725))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|rden_decode\|w_anode307w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (415:415:415))
        (PORT datac (307:307:307) (406:406:406))
        (PORT datad (305:305:305) (385:385:385))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1876:1876:1876))
        (PORT d[1] (1279:1279:1279) (1238:1238:1238))
        (PORT d[2] (1888:1888:1888) (1828:1828:1828))
        (PORT d[3] (1976:1976:1976) (1921:1921:1921))
        (PORT d[4] (1562:1562:1562) (1503:1503:1503))
        (PORT d[5] (1950:1950:1950) (1904:1904:1904))
        (PORT d[6] (2215:2215:2215) (2243:2243:2243))
        (PORT d[7] (1517:1517:1517) (1449:1449:1449))
        (PORT d[8] (1576:1576:1576) (1516:1516:1516))
        (PORT d[9] (1338:1338:1338) (1325:1325:1325))
        (PORT d[10] (1688:1688:1688) (1669:1669:1669))
        (PORT d[11] (2148:2148:2148) (2194:2194:2194))
        (PORT d[12] (1645:1645:1645) (1602:1602:1602))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT d[0] (1169:1169:1169) (1068:1068:1068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|rden_decode\|w_anode278w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (444:444:444))
        (PORT datac (290:290:290) (384:384:384))
        (PORT datad (305:305:305) (385:385:385))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1509:1509:1509))
        (PORT d[1] (1890:1890:1890) (1807:1807:1807))
        (PORT d[2] (1597:1597:1597) (1538:1538:1538))
        (PORT d[3] (1722:1722:1722) (1682:1682:1682))
        (PORT d[4] (1453:1453:1453) (1433:1433:1433))
        (PORT d[5] (2341:2341:2341) (2342:2342:2342))
        (PORT d[6] (1498:1498:1498) (1500:1500:1500))
        (PORT d[7] (1695:1695:1695) (1643:1643:1643))
        (PORT d[8] (1537:1537:1537) (1542:1542:1542))
        (PORT d[9] (1450:1450:1450) (1449:1449:1449))
        (PORT d[10] (1666:1666:1666) (1628:1628:1628))
        (PORT d[11] (1446:1446:1446) (1443:1443:1443))
        (PORT d[12] (2408:2408:2408) (2450:2450:2450))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (PORT d[0] (1457:1457:1457) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (771:771:771))
        (PORT datab (1739:1739:1739) (1614:1614:1614))
        (PORT datac (324:324:324) (432:432:432))
        (PORT datad (1230:1230:1230) (1135:1135:1135))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|rden_decode\|w_anode296w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (335:335:335) (424:424:424))
        (PORT datac (305:305:305) (404:404:404))
        (PORT datad (425:425:425) (452:452:452))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (1944:1944:1944))
        (PORT d[1] (2219:2219:2219) (2126:2126:2126))
        (PORT d[2] (2072:2072:2072) (2038:2038:2038))
        (PORT d[3] (2467:2467:2467) (2428:2428:2428))
        (PORT d[4] (1483:1483:1483) (1472:1472:1472))
        (PORT d[5] (1746:1746:1746) (1735:1735:1735))
        (PORT d[6] (1501:1501:1501) (1509:1509:1509))
        (PORT d[7] (1442:1442:1442) (1448:1448:1448))
        (PORT d[8] (1663:1663:1663) (1623:1623:1623))
        (PORT d[9] (2067:2067:2067) (2039:2039:2039))
        (PORT d[10] (2320:2320:2320) (2324:2324:2324))
        (PORT d[11] (1695:1695:1695) (1679:1679:1679))
        (PORT d[12] (1670:1670:1670) (1645:1645:1645))
        (PORT clk (2274:2274:2274) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2300:2300:2300))
        (PORT d[0] (1146:1146:1146) (1032:1032:1032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|rden_decode\|w_anode318w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (442:442:442))
        (PORT datac (292:292:292) (385:385:385))
        (PORT datad (303:303:303) (383:383:383))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1628:1628:1628))
        (PORT d[1] (1851:1851:1851) (1787:1787:1787))
        (PORT d[2] (2091:2091:2091) (2063:2063:2063))
        (PORT d[3] (1819:1819:1819) (1802:1802:1802))
        (PORT d[4] (1115:1115:1115) (1120:1120:1120))
        (PORT d[5] (1402:1402:1402) (1397:1397:1397))
        (PORT d[6] (1177:1177:1177) (1194:1194:1194))
        (PORT d[7] (1116:1116:1116) (1131:1131:1131))
        (PORT d[8] (1437:1437:1437) (1438:1438:1438))
        (PORT d[9] (1439:1439:1439) (1431:1431:1431))
        (PORT d[10] (2311:2311:2311) (2324:2324:2324))
        (PORT d[11] (1766:1766:1766) (1752:1752:1752))
        (PORT d[12] (1385:1385:1385) (1369:1369:1369))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (PORT d[0] (841:841:841) (744:744:744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1678:1678:1678))
        (PORT datab (354:354:354) (458:458:458))
        (PORT datad (725:725:725) (689:689:689))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1949:1949:1949))
        (PORT asdata (1610:1610:1610) (1561:1561:1561))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (423:423:423) (467:467:467))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|rden_decode\|w_anode351w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (421:421:421))
        (PORT datac (300:300:300) (398:398:398))
        (PORT datad (300:300:300) (380:380:380))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2256:2256:2256))
        (PORT d[1] (2588:2588:2588) (2423:2423:2423))
        (PORT d[2] (2378:2378:2378) (2262:2262:2262))
        (PORT d[3] (2667:2667:2667) (2531:2531:2531))
        (PORT d[4] (2756:2756:2756) (2634:2634:2634))
        (PORT d[5] (2739:2739:2739) (2757:2757:2757))
        (PORT d[6] (2604:2604:2604) (2676:2676:2676))
        (PORT d[7] (2572:2572:2572) (2529:2529:2529))
        (PORT d[8] (2309:2309:2309) (2297:2297:2297))
        (PORT d[9] (2456:2456:2456) (2341:2341:2341))
        (PORT d[10] (2464:2464:2464) (2472:2472:2472))
        (PORT d[11] (2150:2150:2150) (2156:2156:2156))
        (PORT d[12] (2891:2891:2891) (2730:2730:2730))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT d[0] (1839:1839:1839) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|rden_decode\|w_anode329w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (439:439:439))
        (PORT datac (295:295:295) (388:388:388))
        (PORT datad (301:301:301) (382:382:382))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2241:2241:2241))
        (PORT d[1] (2521:2521:2521) (2413:2413:2413))
        (PORT d[2] (2408:2408:2408) (2368:2368:2368))
        (PORT d[3] (2544:2544:2544) (2513:2513:2513))
        (PORT d[4] (1784:1784:1784) (1770:1770:1770))
        (PORT d[5] (1749:1749:1749) (1742:1742:1742))
        (PORT d[6] (1838:1838:1838) (1834:1834:1834))
        (PORT d[7] (1770:1770:1770) (1761:1761:1761))
        (PORT d[8] (2041:2041:2041) (2009:2009:2009))
        (PORT d[9] (2094:2094:2094) (2068:2068:2068))
        (PORT d[10] (2312:2312:2312) (2304:2304:2304))
        (PORT d[11] (2049:2049:2049) (2022:2022:2022))
        (PORT d[12] (1974:1974:1974) (1925:1925:1925))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT d[0] (1474:1474:1474) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (771:771:771))
        (PORT datab (361:361:361) (466:466:466))
        (PORT datac (1960:1960:1960) (1809:1809:1809))
        (PORT datad (1281:1281:1281) (1226:1226:1226))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2745:2745:2745))
        (PORT d[1] (2627:2627:2627) (2579:2579:2579))
        (PORT d[2] (2212:2212:2212) (2245:2245:2245))
        (PORT d[3] (2827:2827:2827) (2781:2781:2781))
        (PORT d[4] (2849:2849:2849) (2694:2694:2694))
        (PORT d[5] (2364:2364:2364) (2242:2242:2242))
        (PORT d[6] (2127:2127:2127) (2150:2150:2150))
        (PORT d[7] (2290:2290:2290) (2248:2248:2248))
        (PORT d[8] (2586:2586:2586) (2416:2416:2416))
        (PORT d[9] (2093:2093:2093) (2085:2085:2085))
        (PORT d[10] (2825:2825:2825) (2896:2896:2896))
        (PORT d[11] (1778:1778:1778) (1811:1811:1811))
        (PORT d[12] (2646:2646:2646) (2505:2505:2505))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (PORT d[0] (2026:2026:2026) (1892:1892:1892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (1943:1943:1943))
        (PORT d[1] (1907:1907:1907) (1834:1834:1834))
        (PORT d[2] (1801:1801:1801) (1783:1783:1783))
        (PORT d[3] (1838:1838:1838) (1812:1812:1812))
        (PORT d[4] (1436:1436:1436) (1440:1440:1440))
        (PORT d[5] (1473:1473:1473) (1475:1475:1475))
        (PORT d[6] (1422:1422:1422) (1429:1429:1429))
        (PORT d[7] (1434:1434:1434) (1439:1439:1439))
        (PORT d[8] (1444:1444:1444) (1447:1447:1447))
        (PORT d[9] (1396:1396:1396) (1391:1391:1391))
        (PORT d[10] (2361:2361:2361) (2372:2372:2372))
        (PORT d[11] (1812:1812:1812) (1797:1797:1797))
        (PORT d[12] (1651:1651:1651) (1625:1625:1625))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (PORT d[0] (808:808:808) (721:721:721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1606:1606:1606))
        (PORT datab (350:350:350) (453:453:453))
        (PORT datac (1236:1236:1236) (1154:1154:1154))
        (PORT datad (709:709:709) (722:722:722))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (1901:1901:1901))
        (PORT d[1] (1580:1580:1580) (1538:1538:1538))
        (PORT d[2] (2222:2222:2222) (2239:2239:2239))
        (PORT d[3] (1933:1933:1933) (1879:1879:1879))
        (PORT d[4] (1975:1975:1975) (1939:1939:1939))
        (PORT d[5] (1297:1297:1297) (1270:1270:1270))
        (PORT d[6] (2176:2176:2176) (2203:2203:2203))
        (PORT d[7] (1260:1260:1260) (1214:1214:1214))
        (PORT d[8] (1215:1215:1215) (1168:1168:1168))
        (PORT d[9] (1645:1645:1645) (1612:1612:1612))
        (PORT d[10] (1683:1683:1683) (1665:1665:1665))
        (PORT d[11] (1920:1920:1920) (1869:1869:1869))
        (PORT d[12] (1017:1017:1017) (1007:1007:1007))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (PORT d[0] (1158:1158:1158) (1051:1051:1051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (841:841:841) (866:866:866))
        (PORT d[1] (1909:1909:1909) (1832:1832:1832))
        (PORT d[2] (786:786:786) (802:802:802))
        (PORT d[3] (1449:1449:1449) (1441:1441:1441))
        (PORT d[4] (1080:1080:1080) (1078:1078:1078))
        (PORT d[5] (1465:1465:1465) (1479:1479:1479))
        (PORT d[6] (1119:1119:1119) (1133:1133:1133))
        (PORT d[7] (1400:1400:1400) (1395:1395:1395))
        (PORT d[8] (815:815:815) (836:836:836))
        (PORT d[9] (1417:1417:1417) (1406:1406:1406))
        (PORT d[10] (1664:1664:1664) (1629:1629:1629))
        (PORT d[11] (1827:1827:1827) (1816:1816:1816))
        (PORT d[12] (2007:2007:2007) (1968:1968:1968))
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (PORT d[0] (1117:1117:1117) (1004:1004:1004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (771:771:771))
        (PORT datab (359:359:359) (464:464:464))
        (PORT datac (1257:1257:1257) (1213:1213:1213))
        (PORT datad (707:707:707) (676:676:676))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (406:406:406))
        (PORT datac (425:425:425) (469:469:469))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2562:2562:2562))
        (PORT d[1] (2239:2239:2239) (2088:2088:2088))
        (PORT d[2] (2074:2074:2074) (1966:1966:1966))
        (PORT d[3] (2357:2357:2357) (2232:2232:2232))
        (PORT d[4] (2112:2112:2112) (2023:2023:2023))
        (PORT d[5] (2404:2404:2404) (2441:2441:2441))
        (PORT d[6] (2268:2268:2268) (2353:2353:2353))
        (PORT d[7] (2001:2001:2001) (1987:1987:1987))
        (PORT d[8] (2644:2644:2644) (2621:2621:2621))
        (PORT d[9] (2118:2118:2118) (2027:2027:2027))
        (PORT d[10] (1780:1780:1780) (1809:1809:1809))
        (PORT d[11] (2154:2154:2154) (2168:2168:2168))
        (PORT d[12] (2624:2624:2624) (2476:2476:2476))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (PORT d[0] (1195:1195:1195) (1131:1131:1131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1424:1424:1424))
        (PORT d[1] (1602:1602:1602) (1537:1537:1537))
        (PORT d[2] (1438:1438:1438) (1423:1423:1423))
        (PORT d[3] (1481:1481:1481) (1476:1476:1476))
        (PORT d[4] (1131:1131:1131) (1151:1151:1151))
        (PORT d[5] (1111:1111:1111) (1129:1129:1129))
        (PORT d[6] (1168:1168:1168) (1179:1179:1179))
        (PORT d[7] (1108:1108:1108) (1122:1122:1122))
        (PORT d[8] (1171:1171:1171) (1184:1184:1184))
        (PORT d[9] (1726:1726:1726) (1710:1710:1710))
        (PORT d[10] (1995:1995:1995) (1945:1945:1945))
        (PORT d[11] (1772:1772:1772) (1761:1761:1761))
        (PORT d[12] (1690:1690:1690) (1666:1666:1666))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (PORT d[0] (808:808:808) (696:696:696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (768:768:768))
        (PORT datab (352:352:352) (456:456:456))
        (PORT datac (1625:1625:1625) (1573:1573:1573))
        (PORT datad (713:713:713) (675:675:675))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (1963:1963:1963))
        (PORT d[1] (2226:2226:2226) (2129:2129:2129))
        (PORT d[2] (2117:2117:2117) (2092:2092:2092))
        (PORT d[3] (2197:2197:2197) (2166:2166:2166))
        (PORT d[4] (1465:1465:1465) (1461:1461:1461))
        (PORT d[5] (1454:1454:1454) (1464:1464:1464))
        (PORT d[6] (1470:1470:1470) (1478:1478:1478))
        (PORT d[7] (1750:1750:1750) (1741:1741:1741))
        (PORT d[8] (1749:1749:1749) (1735:1735:1735))
        (PORT d[9] (1828:1828:1828) (1814:1814:1814))
        (PORT d[10] (2343:2343:2343) (2353:2353:2353))
        (PORT d[11] (1760:1760:1760) (1749:1749:1749))
        (PORT d[12] (1644:1644:1644) (1608:1608:1608))
        (PORT clk (2271:2271:2271) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2297:2297:2297))
        (PORT d[0] (1440:1440:1440) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2254:2254:2254))
        (PORT d[1] (2869:2869:2869) (2684:2684:2684))
        (PORT d[2] (2613:2613:2613) (2457:2457:2457))
        (PORT d[3] (3014:3014:3014) (2851:2851:2851))
        (PORT d[4] (2119:2119:2119) (2038:2038:2038))
        (PORT d[5] (2429:2429:2429) (2460:2460:2460))
        (PORT d[6] (2578:2578:2578) (2652:2652:2652))
        (PORT d[7] (2266:2266:2266) (2232:2232:2232))
        (PORT d[8] (2431:2431:2431) (2412:2412:2412))
        (PORT d[9] (2676:2676:2676) (2635:2635:2635))
        (PORT d[10] (2439:2439:2439) (2450:2450:2450))
        (PORT d[11] (2657:2657:2657) (2539:2539:2539))
        (PORT d[12] (2344:2344:2344) (2228:2228:2228))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2280:2280:2280))
        (PORT d[0] (1979:1979:1979) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1272:1272:1272))
        (PORT datab (353:353:353) (456:456:456))
        (PORT datac (1947:1947:1947) (1797:1797:1797))
        (PORT datad (709:709:709) (723:723:723))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (391:391:391))
        (PORT datab (458:458:458) (499:499:499))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2250:2250:2250))
        (PORT d[1] (2934:2934:2934) (2736:2736:2736))
        (PORT d[2] (1754:1754:1754) (1659:1659:1659))
        (PORT d[3] (2707:2707:2707) (2572:2572:2572))
        (PORT d[4] (2478:2478:2478) (2371:2371:2371))
        (PORT d[5] (2669:2669:2669) (2651:2651:2651))
        (PORT d[6] (2217:2217:2217) (2300:2300:2300))
        (PORT d[7] (1970:1970:1970) (1953:1953:1953))
        (PORT d[8] (2487:2487:2487) (2384:2384:2384))
        (PORT d[9] (1792:1792:1792) (1710:1710:1710))
        (PORT d[10] (2055:2055:2055) (2073:2073:2073))
        (PORT d[11] (2219:2219:2219) (2239:2239:2239))
        (PORT d[12] (2455:2455:2455) (2477:2477:2477))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (PORT d[0] (1510:1510:1510) (1424:1424:1424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (1972:1972:1972))
        (PORT d[1] (2586:2586:2586) (2420:2420:2420))
        (PORT d[2] (2367:2367:2367) (2251:2251:2251))
        (PORT d[3] (2407:2407:2407) (2282:2282:2282))
        (PORT d[4] (2051:2051:2051) (1958:1958:1958))
        (PORT d[5] (2050:2050:2050) (2067:2067:2067))
        (PORT d[6] (2209:2209:2209) (2295:2295:2295))
        (PORT d[7] (2427:2427:2427) (2413:2413:2413))
        (PORT d[8] (2529:2529:2529) (2456:2456:2456))
        (PORT d[9] (2718:2718:2718) (2566:2566:2566))
        (PORT d[10] (2100:2100:2100) (2131:2131:2131))
        (PORT d[11] (2501:2501:2501) (2558:2558:2558))
        (PORT d[12] (2378:2378:2378) (2394:2394:2394))
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (PORT d[0] (1594:1594:1594) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (900:900:900))
        (PORT datab (847:847:847) (881:881:881))
        (PORT datac (1702:1702:1702) (1541:1541:1541))
        (PORT datad (1691:1691:1691) (1533:1533:1533))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1426:1426:1426))
        (PORT d[1] (2143:2143:2143) (2053:2053:2053))
        (PORT d[2] (1405:1405:1405) (1382:1382:1382))
        (PORT d[3] (1803:1803:1803) (1786:1786:1786))
        (PORT d[4] (1104:1104:1104) (1109:1109:1109))
        (PORT d[5] (1417:1417:1417) (1415:1415:1415))
        (PORT d[6] (1208:1208:1208) (1225:1225:1225))
        (PORT d[7] (1115:1115:1115) (1131:1131:1131))
        (PORT d[8] (1422:1422:1422) (1422:1422:1422))
        (PORT d[9] (1711:1711:1711) (1695:1695:1695))
        (PORT d[10] (2317:2317:2317) (2330:2330:2330))
        (PORT d[11] (1456:1456:1456) (1458:1458:1458))
        (PORT d[12] (1641:1641:1641) (1616:1616:1616))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (PORT d[0] (830:830:830) (733:733:733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1127:1127:1127) (1131:1131:1131))
        (PORT d[1] (1640:1640:1640) (1580:1580:1580))
        (PORT d[2] (1105:1105:1105) (1106:1106:1106))
        (PORT d[3] (1451:1451:1451) (1437:1437:1437))
        (PORT d[4] (1100:1100:1100) (1096:1096:1096))
        (PORT d[5] (1114:1114:1114) (1111:1111:1111))
        (PORT d[6] (1168:1168:1168) (1184:1184:1184))
        (PORT d[7] (1421:1421:1421) (1417:1417:1417))
        (PORT d[8] (1188:1188:1188) (1210:1210:1210))
        (PORT d[9] (1099:1099:1099) (1116:1116:1116))
        (PORT d[10] (1623:1623:1623) (1589:1589:1589))
        (PORT d[11] (1075:1075:1075) (1082:1082:1082))
        (PORT d[12] (1692:1692:1692) (1668:1668:1668))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (PORT d[0] (1454:1454:1454) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1030:1030:1030))
        (PORT datab (846:846:846) (881:881:881))
        (PORT datac (586:586:586) (527:527:527))
        (PORT datad (816:816:816) (852:852:852))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (1908:1908:1908))
        (PORT d[1] (1576:1576:1576) (1523:1523:1523))
        (PORT d[2] (1861:1861:1861) (1794:1794:1794))
        (PORT d[3] (1911:1911:1911) (1856:1856:1856))
        (PORT d[4] (2246:2246:2246) (2195:2195:2195))
        (PORT d[5] (1629:1629:1629) (1588:1588:1588))
        (PORT d[6] (2184:2184:2184) (2211:2211:2211))
        (PORT d[7] (1529:1529:1529) (1460:1460:1460))
        (PORT d[8] (1519:1519:1519) (1461:1461:1461))
        (PORT d[9] (1612:1612:1612) (1580:1580:1580))
        (PORT d[10] (1360:1360:1360) (1357:1357:1357))
        (PORT d[11] (1949:1949:1949) (1899:1899:1899))
        (PORT d[12] (1667:1667:1667) (1629:1629:1629))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (PORT d[0] (1209:1209:1209) (1106:1106:1106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1520:1520:1520))
        (PORT d[1] (1917:1917:1917) (1850:1850:1850))
        (PORT d[2] (1443:1443:1443) (1426:1426:1426))
        (PORT d[3] (1685:1685:1685) (1645:1645:1645))
        (PORT d[4] (1680:1680:1680) (1657:1657:1657))
        (PORT d[5] (2095:2095:2095) (2110:2110:2110))
        (PORT d[6] (1778:1778:1778) (1788:1788:1788))
        (PORT d[7] (1721:1721:1721) (1701:1701:1701))
        (PORT d[8] (1513:1513:1513) (1520:1520:1520))
        (PORT d[9] (1424:1424:1424) (1426:1426:1426))
        (PORT d[10] (1954:1954:1954) (1902:1902:1902))
        (PORT d[11] (1379:1379:1379) (1373:1373:1373))
        (PORT d[12] (2511:2511:2511) (2555:2555:2555))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (PORT d[0] (1128:1128:1128) (1034:1034:1034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (896:896:896))
        (PORT datab (846:846:846) (880:880:880))
        (PORT datac (1715:1715:1715) (1557:1557:1557))
        (PORT datad (1014:1014:1014) (963:963:963))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1061:1061:1061))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (1945:1945:1945))
        (PORT d[1] (2201:2201:2201) (2111:2111:2111))
        (PORT d[2] (2093:2093:2093) (2061:2061:2061))
        (PORT d[3] (2187:2187:2187) (2167:2167:2167))
        (PORT d[4] (1762:1762:1762) (1754:1754:1754))
        (PORT d[5] (1789:1789:1789) (1781:1781:1781))
        (PORT d[6] (1768:1768:1768) (1775:1775:1775))
        (PORT d[7] (1764:1764:1764) (1755:1755:1755))
        (PORT d[8] (1752:1752:1752) (1721:1721:1721))
        (PORT d[9] (2081:2081:2081) (2054:2054:2054))
        (PORT d[10] (2016:2016:2016) (2046:2046:2046))
        (PORT d[11] (2037:2037:2037) (2011:2011:2011))
        (PORT d[12] (1935:1935:1935) (1888:1888:1888))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (PORT d[0] (1488:1488:1488) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2566:2566:2566))
        (PORT d[1] (2519:2519:2519) (2365:2365:2365))
        (PORT d[2] (2285:2285:2285) (2155:2155:2155))
        (PORT d[3] (2724:2724:2724) (2582:2582:2582))
        (PORT d[4] (2319:2319:2319) (2203:2203:2203))
        (PORT d[5] (2767:2767:2767) (2787:2787:2787))
        (PORT d[6] (2541:2541:2541) (2612:2612:2612))
        (PORT d[7] (2579:2579:2579) (2537:2537:2537))
        (PORT d[8] (2359:2359:2359) (2347:2347:2347))
        (PORT d[9] (2424:2424:2424) (2312:2312:2312))
        (PORT d[10] (2146:2146:2146) (2170:2170:2170))
        (PORT d[11] (2165:2165:2165) (2168:2168:2168))
        (PORT d[12] (2113:2113:2113) (2014:2014:2014))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (PORT d[0] (1770:1770:1770) (1570:1570:1570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (769:769:769))
        (PORT datab (1403:1403:1403) (1333:1333:1333))
        (PORT datac (319:319:319) (426:426:426))
        (PORT datad (1753:1753:1753) (1605:1605:1605))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (665:665:665) (651:651:651))
        (PORT datad (1014:1014:1014) (1014:1014:1014))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (1939:1939:1939))
        (PORT d[1] (2326:2326:2326) (2178:2178:2178))
        (PORT d[2] (2062:2062:2062) (1964:1964:1964))
        (PORT d[3] (2409:2409:2409) (2271:2271:2271))
        (PORT d[4] (2697:2697:2697) (2561:2561:2561))
        (PORT d[5] (2396:2396:2396) (2391:2391:2391))
        (PORT d[6] (2267:2267:2267) (2350:2350:2350))
        (PORT d[7] (2293:2293:2293) (2257:2257:2257))
        (PORT d[8] (2156:2156:2156) (2071:2071:2071))
        (PORT d[9] (2098:2098:2098) (2005:2005:2005))
        (PORT d[10] (2122:2122:2122) (2153:2153:2153))
        (PORT d[11] (2542:2542:2542) (2547:2547:2547))
        (PORT d[12] (2432:2432:2432) (2454:2454:2454))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (PORT d[0] (1911:1911:1911) (1839:1839:1839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1432:1432:1432) (1424:1424:1424))
        (PORT d[1] (1943:1943:1943) (1867:1867:1867))
        (PORT d[2] (1091:1091:1091) (1090:1090:1090))
        (PORT d[3] (1098:1098:1098) (1088:1088:1088))
        (PORT d[4] (1125:1125:1125) (1121:1121:1121))
        (PORT d[5] (1100:1100:1100) (1103:1103:1103))
        (PORT d[6] (1174:1174:1174) (1191:1191:1191))
        (PORT d[7] (1375:1375:1375) (1372:1372:1372))
        (PORT d[8] (1172:1172:1172) (1189:1189:1189))
        (PORT d[9] (1125:1125:1125) (1139:1139:1139))
        (PORT d[10] (1645:1645:1645) (1607:1607:1607))
        (PORT d[11] (1071:1071:1071) (1082:1082:1082))
        (PORT d[12] (1981:1981:1981) (1945:1945:1945))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (PORT d[0] (1434:1434:1434) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (908:908:908))
        (PORT datab (848:848:848) (883:883:883))
        (PORT datac (1355:1355:1355) (1223:1223:1223))
        (PORT datad (693:693:693) (651:651:651))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (1812:1812:1812))
        (PORT d[1] (1642:1642:1642) (1592:1592:1592))
        (PORT d[2] (2195:2195:2195) (2114:2114:2114))
        (PORT d[3] (1651:1651:1651) (1602:1602:1602))
        (PORT d[4] (2269:2269:2269) (2194:2194:2194))
        (PORT d[5] (1898:1898:1898) (1861:1861:1861))
        (PORT d[6] (2169:2169:2169) (2215:2215:2215))
        (PORT d[7] (2187:2187:2187) (2095:2095:2095))
        (PORT d[8] (1875:1875:1875) (1802:1802:1802))
        (PORT d[9] (1633:1633:1633) (1604:1604:1604))
        (PORT d[10] (2046:2046:2046) (2003:2003:2003))
        (PORT d[11] (2164:2164:2164) (2213:2213:2213))
        (PORT d[12] (1897:1897:1897) (1845:1845:1845))
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (PORT d[0] (1508:1508:1508) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1395:1395:1395))
        (PORT d[1] (1884:1884:1884) (1802:1802:1802))
        (PORT d[2] (1138:1138:1138) (1140:1140:1140))
        (PORT d[3] (1671:1671:1671) (1634:1634:1634))
        (PORT d[4] (1413:1413:1413) (1407:1407:1407))
        (PORT d[5] (2030:2030:2030) (2032:2032:2032))
        (PORT d[6] (1421:1421:1421) (1431:1431:1431))
        (PORT d[7] (1428:1428:1428) (1425:1425:1425))
        (PORT d[8] (1513:1513:1513) (1521:1521:1521))
        (PORT d[9] (1404:1404:1404) (1405:1405:1405))
        (PORT d[10] (1659:1659:1659) (1621:1621:1621))
        (PORT d[11] (1409:1409:1409) (1407:1407:1407))
        (PORT d[12] (1738:1738:1738) (1709:1709:1709))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (PORT d[0] (1153:1153:1153) (1064:1064:1064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (901:901:901))
        (PORT datab (847:847:847) (881:881:881))
        (PORT datac (1722:1722:1722) (1559:1559:1559))
        (PORT datad (927:927:927) (853:853:853))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1154:1154:1154))
        (PORT d[1] (1586:1586:1586) (1526:1526:1526))
        (PORT d[2] (1404:1404:1404) (1393:1393:1393))
        (PORT d[3] (1487:1487:1487) (1469:1469:1469))
        (PORT d[4] (1436:1436:1436) (1433:1433:1433))
        (PORT d[5] (1135:1135:1135) (1144:1144:1144))
        (PORT d[6] (1120:1120:1120) (1135:1135:1135))
        (PORT d[7] (1387:1387:1387) (1384:1384:1384))
        (PORT d[8] (1187:1187:1187) (1198:1198:1198))
        (PORT d[9] (1735:1735:1735) (1720:1720:1720))
        (PORT d[10] (1987:1987:1987) (1936:1936:1936))
        (PORT d[11] (1826:1826:1826) (1816:1816:1816))
        (PORT d[12] (1669:1669:1669) (1647:1647:1647))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT d[0] (1025:1025:1025) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1425:1425:1425))
        (PORT d[1] (1967:1967:1967) (1890:1890:1890))
        (PORT d[2] (808:808:808) (818:818:818))
        (PORT d[3] (1121:1121:1121) (1127:1127:1127))
        (PORT d[4] (1453:1453:1453) (1451:1451:1451))
        (PORT d[5] (1395:1395:1395) (1366:1366:1366))
        (PORT d[6] (1159:1159:1159) (1174:1174:1174))
        (PORT d[7] (1100:1100:1100) (1111:1111:1111))
        (PORT d[8] (1130:1130:1130) (1145:1145:1145))
        (PORT d[9] (1070:1070:1070) (1075:1075:1075))
        (PORT d[10] (1658:1658:1658) (1623:1623:1623))
        (PORT d[11] (1081:1081:1081) (1084:1084:1084))
        (PORT d[12] (1981:1981:1981) (1946:1946:1946))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (PORT d[0] (1168:1168:1168) (1050:1050:1050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (906:906:906))
        (PORT datab (848:848:848) (882:882:882))
        (PORT datac (978:978:978) (935:935:935))
        (PORT datad (893:893:893) (818:818:818))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1062:1062:1062))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2148:2148:2148))
        (PORT d[1] (2247:2247:2247) (2178:2178:2178))
        (PORT d[2] (2519:2519:2519) (2531:2531:2531))
        (PORT d[3] (2527:2527:2527) (2437:2437:2437))
        (PORT d[4] (2252:2252:2252) (2184:2184:2184))
        (PORT d[5] (2257:2257:2257) (2189:2189:2189))
        (PORT d[6] (2130:2130:2130) (2149:2149:2149))
        (PORT d[7] (2267:2267:2267) (2186:2186:2186))
        (PORT d[8] (2190:2190:2190) (2106:2106:2106))
        (PORT d[9] (2227:2227:2227) (2133:2133:2133))
        (PORT d[10] (2228:2228:2228) (2169:2169:2169))
        (PORT d[11] (2098:2098:2098) (2124:2124:2124))
        (PORT d[12] (2003:2003:2003) (1954:1954:1954))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (PORT d[0] (1470:1470:1470) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2499:2499:2499))
        (PORT d[1] (2850:2850:2850) (2672:2672:2672))
        (PORT d[2] (2438:2438:2438) (2355:2355:2355))
        (PORT d[3] (2987:2987:2987) (2836:2836:2836))
        (PORT d[4] (2702:2702:2702) (2585:2585:2585))
        (PORT d[5] (2759:2759:2759) (2767:2767:2767))
        (PORT d[6] (2578:2578:2578) (2652:2652:2652))
        (PORT d[7] (2591:2591:2591) (2545:2545:2545))
        (PORT d[8] (2142:2142:2142) (2062:2062:2062))
        (PORT d[9] (2457:2457:2457) (2341:2341:2341))
        (PORT d[10] (2471:2471:2471) (2480:2480:2480))
        (PORT d[11] (2362:2362:2362) (2340:2340:2340))
        (PORT d[12] (2932:2932:2932) (2765:2765:2765))
        (PORT clk (2257:2257:2257) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
        (PORT d[0] (1756:1756:1756) (1554:1554:1554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (899:899:899))
        (PORT datab (847:847:847) (881:881:881))
        (PORT datac (2411:2411:2411) (2253:2253:2253))
        (PORT datad (2292:2292:2292) (2133:2133:2133))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[6\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1013:1013:1013) (1013:1013:1013))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2151:2151:2151) (2179:2179:2179))
        (PORT datab (2364:2364:2364) (2357:2357:2357))
        (PORT datac (1662:1662:1662) (1658:1658:1658))
        (PORT datad (2123:2123:2123) (2050:2050:2050))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2261:2261:2261))
        (PORT d[1] (2294:2294:2294) (2132:2132:2132))
        (PORT d[2] (2072:2072:2072) (1957:1957:1957))
        (PORT d[3] (2402:2402:2402) (2277:2277:2277))
        (PORT d[4] (2432:2432:2432) (2323:2323:2323))
        (PORT d[5] (2795:2795:2795) (2817:2817:2817))
        (PORT d[6] (2245:2245:2245) (2329:2329:2329))
        (PORT d[7] (2011:2011:2011) (1995:1995:1995))
        (PORT d[8] (2663:2663:2663) (2641:2641:2641))
        (PORT d[9] (2108:2108:2108) (2016:2016:2016))
        (PORT d[10] (1808:1808:1808) (1837:1837:1837))
        (PORT d[11] (2444:2444:2444) (2444:2444:2444))
        (PORT d[12] (1723:1723:1723) (1742:1742:1742))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (PORT d[0] (1476:1476:1476) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2769:2769:2769))
        (PORT d[1] (2643:2643:2643) (2595:2595:2595))
        (PORT d[2] (2532:2532:2532) (2553:2553:2553))
        (PORT d[3] (2677:2677:2677) (2663:2663:2663))
        (PORT d[4] (2555:2555:2555) (2422:2422:2422))
        (PORT d[5] (2363:2363:2363) (2241:2241:2241))
        (PORT d[6] (2102:2102:2102) (2127:2127:2127))
        (PORT d[7] (2689:2689:2689) (2636:2636:2636))
        (PORT d[8] (2617:2617:2617) (2448:2448:2448))
        (PORT d[9] (1791:1791:1791) (1806:1806:1806))
        (PORT d[10] (2321:2321:2321) (2164:2164:2164))
        (PORT d[11] (2013:2013:2013) (2005:2005:2005))
        (PORT d[12] (2664:2664:2664) (2519:2519:2519))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (PORT d[0] (1567:1567:1567) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1245:1245:1245))
        (PORT datab (2328:2328:2328) (2172:2172:2172))
        (PORT datac (1765:1765:1765) (1632:1632:1632))
        (PORT datad (1201:1201:1201) (1139:1139:1139))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1589:1589:1589))
        (PORT d[1] (1598:1598:1598) (1555:1555:1555))
        (PORT d[2] (2212:2212:2212) (2229:2229:2229))
        (PORT d[3] (2198:2198:2198) (2125:2125:2125))
        (PORT d[4] (1922:1922:1922) (1882:1882:1882))
        (PORT d[5] (1672:1672:1672) (1634:1634:1634))
        (PORT d[6] (1842:1842:1842) (1881:1881:1881))
        (PORT d[7] (1607:1607:1607) (1555:1555:1555))
        (PORT d[8] (1563:1563:1563) (1516:1516:1516))
        (PORT d[9] (1598:1598:1598) (1546:1546:1546))
        (PORT d[10] (1695:1695:1695) (1679:1679:1679))
        (PORT d[11] (1731:1731:1731) (1766:1766:1766))
        (PORT d[12] (1619:1619:1619) (1571:1571:1571))
        (PORT clk (2270:2270:2270) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (PORT d[0] (1154:1154:1154) (1029:1029:1029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2372:2372:2372))
        (PORT d[1] (1917:1917:1917) (1863:1863:1863))
        (PORT d[2] (2228:2228:2228) (2254:2254:2254))
        (PORT d[3] (2470:2470:2470) (2371:2371:2371))
        (PORT d[4] (1956:1956:1956) (1916:1916:1916))
        (PORT d[5] (1944:1944:1944) (1888:1888:1888))
        (PORT d[6] (1823:1823:1823) (1858:1858:1858))
        (PORT d[7] (1930:1930:1930) (1869:1869:1869))
        (PORT d[8] (2182:2182:2182) (2088:2088:2088))
        (PORT d[9] (2532:2532:2532) (2428:2428:2428))
        (PORT d[10] (1933:1933:1933) (1892:1892:1892))
        (PORT d[11] (1783:1783:1783) (1822:1822:1822))
        (PORT d[12] (1713:1713:1713) (1679:1679:1679))
        (PORT clk (2267:2267:2267) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2293:2293:2293))
        (PORT d[0] (1196:1196:1196) (1091:1091:1091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1244:1244:1244))
        (PORT datab (1026:1026:1026) (963:963:963))
        (PORT datac (1292:1292:1292) (1226:1226:1226))
        (PORT datad (1200:1200:1200) (1139:1139:1139))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (1907:1907:1907))
        (PORT d[1] (1605:1605:1605) (1550:1550:1550))
        (PORT d[2] (1854:1854:1854) (1785:1785:1785))
        (PORT d[3] (1605:1605:1605) (1553:1553:1553))
        (PORT d[4] (2253:2253:2253) (2180:2180:2180))
        (PORT d[5] (1666:1666:1666) (1617:1617:1617))
        (PORT d[6] (2209:2209:2209) (2254:2254:2254))
        (PORT d[7] (1530:1530:1530) (1463:1463:1463))
        (PORT d[8] (1534:1534:1534) (1478:1478:1478))
        (PORT d[9] (1626:1626:1626) (1596:1596:1596))
        (PORT d[10] (1294:1294:1294) (1267:1267:1267))
        (PORT d[11] (1949:1949:1949) (1900:1900:1900))
        (PORT d[12] (1332:1332:1332) (1313:1313:1313))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (PORT d[0] (1434:1434:1434) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2590:2590:2590))
        (PORT d[1] (2376:2376:2376) (2246:2246:2246))
        (PORT d[2] (2817:2817:2817) (2809:2809:2809))
        (PORT d[3] (2005:2005:2005) (1994:1994:1994))
        (PORT d[4] (2867:2867:2867) (2798:2798:2798))
        (PORT d[5] (2316:2316:2316) (2179:2179:2179))
        (PORT d[6] (2471:2471:2471) (2484:2484:2484))
        (PORT d[7] (2969:2969:2969) (2907:2907:2907))
        (PORT d[8] (2586:2586:2586) (2424:2424:2424))
        (PORT d[9] (1947:1947:1947) (1934:1934:1934))
        (PORT d[10] (2379:2379:2379) (2235:2235:2235))
        (PORT d[11] (1858:1858:1858) (1897:1897:1897))
        (PORT d[12] (2330:2330:2330) (2200:2200:2200))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (PORT d[0] (1935:1935:1935) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1247:1247:1247))
        (PORT datab (976:976:976) (932:932:932))
        (PORT datac (1717:1717:1717) (1583:1583:1583))
        (PORT datad (1202:1202:1202) (1140:1140:1140))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1147:1147:1147) (1095:1095:1095))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2382:2382:2382))
        (PORT d[1] (2220:2220:2220) (2149:2149:2149))
        (PORT d[2] (2212:2212:2212) (2241:2241:2241))
        (PORT d[3] (2503:2503:2503) (2415:2415:2415))
        (PORT d[4] (2255:2255:2255) (2198:2198:2198))
        (PORT d[5] (2222:2222:2222) (2148:2148:2148))
        (PORT d[6] (1819:1819:1819) (1852:1852:1852))
        (PORT d[7] (1938:1938:1938) (1878:1878:1878))
        (PORT d[8] (2191:2191:2191) (2097:2097:2097))
        (PORT d[9] (2522:2522:2522) (2416:2416:2416))
        (PORT d[10] (2219:2219:2219) (2159:2159:2159))
        (PORT d[11] (2130:2130:2130) (2154:2154:2154))
        (PORT d[12] (1997:1997:1997) (1947:1947:1947))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (PORT d[0] (1459:1459:1459) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2674:2674:2674))
        (PORT d[1] (2229:2229:2229) (2158:2158:2158))
        (PORT d[2] (2547:2547:2547) (2559:2559:2559))
        (PORT d[3] (2813:2813:2813) (2719:2719:2719))
        (PORT d[4] (2248:2248:2248) (2185:2185:2185))
        (PORT d[5] (2233:2233:2233) (2162:2162:2162))
        (PORT d[6] (2158:2158:2158) (2182:2182:2182))
        (PORT d[7] (2245:2245:2245) (2167:2167:2167))
        (PORT d[8] (2490:2490:2490) (2378:2378:2378))
        (PORT d[9] (2530:2530:2530) (2421:2421:2421))
        (PORT d[10] (2251:2251:2251) (2194:2194:2194))
        (PORT d[11] (2098:2098:2098) (2123:2123:2123))
        (PORT d[12] (2037:2037:2037) (1986:1986:1986))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT d[0] (1483:1483:1483) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1245:1245:1245))
        (PORT datab (1315:1315:1315) (1236:1236:1236))
        (PORT datac (1593:1593:1593) (1513:1513:1513))
        (PORT datad (1201:1201:1201) (1139:1139:1139))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (1146:1146:1146) (1095:1095:1095))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2234:2234:2234))
        (PORT d[1] (2959:2959:2959) (2761:2761:2761))
        (PORT d[2] (2031:2031:2031) (1918:1918:1918))
        (PORT d[3] (2739:2739:2739) (2603:2603:2603))
        (PORT d[4] (2445:2445:2445) (2339:2339:2339))
        (PORT d[5] (2752:2752:2752) (2770:2770:2770))
        (PORT d[6] (2607:2607:2607) (2679:2679:2679))
        (PORT d[7] (1722:1722:1722) (1719:1719:1719))
        (PORT d[8] (2480:2480:2480) (2378:2378:2378))
        (PORT d[9] (2091:2091:2091) (1997:1997:1997))
        (PORT d[10] (1769:1769:1769) (1797:1797:1797))
        (PORT d[11] (2457:2457:2457) (2459:2459:2459))
        (PORT d[12] (2634:2634:2634) (2486:2486:2486))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (PORT d[0] (1508:1508:1508) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1156:1156:1156))
        (PORT d[1] (1595:1595:1595) (1543:1543:1543))
        (PORT d[2] (1112:1112:1112) (1114:1114:1114))
        (PORT d[3] (1432:1432:1432) (1418:1418:1418))
        (PORT d[4] (1416:1416:1416) (1410:1410:1410))
        (PORT d[5] (1765:1765:1765) (1756:1756:1756))
        (PORT d[6] (1416:1416:1416) (1424:1424:1424))
        (PORT d[7] (1395:1395:1395) (1393:1393:1393))
        (PORT d[8] (1182:1182:1182) (1200:1200:1200))
        (PORT d[9] (1404:1404:1404) (1405:1405:1405))
        (PORT d[10] (1646:1646:1646) (1606:1606:1606))
        (PORT d[11] (1387:1387:1387) (1369:1369:1369))
        (PORT d[12] (1730:1730:1730) (1694:1694:1694))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (PORT d[0] (1206:1206:1206) (1141:1141:1141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1243:1243:1243))
        (PORT datab (351:351:351) (455:455:455))
        (PORT datac (1315:1315:1315) (1235:1235:1235))
        (PORT datad (709:709:709) (723:723:723))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2566:2566:2566))
        (PORT d[1] (2650:2650:2650) (2602:2602:2602))
        (PORT d[2] (2560:2560:2560) (2571:2571:2571))
        (PORT d[3] (2659:2659:2659) (2646:2646:2646))
        (PORT d[4] (2913:2913:2913) (2765:2765:2765))
        (PORT d[5] (2387:2387:2387) (2265:2265:2265))
        (PORT d[6] (2409:2409:2409) (2420:2420:2420))
        (PORT d[7] (2650:2650:2650) (2601:2601:2601))
        (PORT d[8] (2578:2578:2578) (2408:2408:2408))
        (PORT d[9] (1759:1759:1759) (1773:1773:1773))
        (PORT d[10] (2705:2705:2705) (2554:2554:2554))
        (PORT d[11] (1757:1757:1757) (1775:1775:1775))
        (PORT d[12] (2386:2386:2386) (2251:2251:2251))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT d[0] (1828:1828:1828) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1866:1866:1866))
        (PORT d[1] (1633:1633:1633) (1597:1597:1597))
        (PORT d[2] (2172:2172:2172) (2190:2190:2190))
        (PORT d[3] (2203:2203:2203) (2125:2125:2125))
        (PORT d[4] (1608:1608:1608) (1576:1576:1576))
        (PORT d[5] (1648:1648:1648) (1607:1607:1607))
        (PORT d[6] (1873:1873:1873) (1912:1912:1912))
        (PORT d[7] (1617:1617:1617) (1565:1565:1565))
        (PORT d[8] (1886:1886:1886) (1802:1802:1802))
        (PORT d[9] (1697:1697:1697) (1665:1665:1665))
        (PORT d[10] (2044:2044:2044) (2024:2024:2024))
        (PORT d[11] (1782:1782:1782) (1818:1818:1818))
        (PORT d[12] (1657:1657:1657) (1619:1619:1619))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (PORT d[0] (1177:1177:1177) (1071:1071:1071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1249:1249:1249))
        (PORT datab (1663:1663:1663) (1588:1588:1588))
        (PORT datac (1245:1245:1245) (1171:1171:1171))
        (PORT datad (1202:1202:1202) (1141:1141:1141))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (1914:1914:1914))
        (PORT d[1] (1941:1941:1941) (1871:1871:1871))
        (PORT d[2] (2468:2468:2468) (2480:2480:2480))
        (PORT d[3] (2003:2003:2003) (1946:1946:1946))
        (PORT d[4] (2198:2198:2198) (2124:2124:2124))
        (PORT d[5] (1889:1889:1889) (1846:1846:1846))
        (PORT d[6] (1861:1861:1861) (1920:1920:1920))
        (PORT d[7] (2193:2193:2193) (2087:2087:2087))
        (PORT d[8] (2300:2300:2300) (2288:2288:2288))
        (PORT d[9] (1960:1960:1960) (1916:1916:1916))
        (PORT d[10] (1931:1931:1931) (1871:1871:1871))
        (PORT d[11] (2127:2127:2127) (2178:2178:2178))
        (PORT d[12] (1967:1967:1967) (1907:1907:1907))
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (PORT d[0] (1650:1650:1650) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1530:1530:1530))
        (PORT d[1] (1622:1622:1622) (1554:1554:1554))
        (PORT d[2] (1582:1582:1582) (1536:1536:1536))
        (PORT d[3] (1890:1890:1890) (1835:1835:1835))
        (PORT d[4] (2227:2227:2227) (2153:2153:2153))
        (PORT d[5] (1900:1900:1900) (1859:1859:1859))
        (PORT d[6] (2208:2208:2208) (2253:2253:2253))
        (PORT d[7] (2226:2226:2226) (2132:2132:2132))
        (PORT d[8] (1555:1555:1555) (1504:1504:1504))
        (PORT d[9] (1566:1566:1566) (1506:1506:1506))
        (PORT d[10] (2015:2015:2015) (1972:1972:1972))
        (PORT d[11] (2136:2136:2136) (2186:2186:2186))
        (PORT d[12] (1292:1292:1292) (1259:1259:1259))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (PORT d[0] (1480:1480:1480) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1251:1251:1251))
        (PORT datab (1643:1643:1643) (1545:1545:1545))
        (PORT datac (1310:1310:1310) (1237:1237:1237))
        (PORT datad (1203:1203:1203) (1141:1141:1141))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1145:1145:1145) (1093:1093:1093))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1614:1614:1614))
        (PORT d[1] (1609:1609:1609) (1572:1572:1572))
        (PORT d[2] (1905:1905:1905) (1829:1829:1829))
        (PORT d[3] (1959:1959:1959) (1906:1906:1906))
        (PORT d[4] (1969:1969:1969) (1934:1934:1934))
        (PORT d[5] (1627:1627:1627) (1583:1583:1583))
        (PORT d[6] (2164:2164:2164) (2190:2190:2190))
        (PORT d[7] (1614:1614:1614) (1564:1564:1564))
        (PORT d[8] (1827:1827:1827) (1740:1740:1740))
        (PORT d[9] (1694:1694:1694) (1663:1663:1663))
        (PORT d[10] (1722:1722:1722) (1709:1709:1709))
        (PORT d[11] (1639:1639:1639) (1602:1602:1602))
        (PORT d[12] (1676:1676:1676) (1634:1634:1634))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (PORT d[0] (1168:1168:1168) (1060:1060:1060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2381:2381:2381))
        (PORT d[1] (1954:1954:1954) (1904:1904:1904))
        (PORT d[2] (2522:2522:2522) (2530:2530:2530))
        (PORT d[3] (2519:2519:2519) (2423:2423:2423))
        (PORT d[4] (1923:1923:1923) (1871:1871:1871))
        (PORT d[5] (1944:1944:1944) (1892:1892:1892))
        (PORT d[6] (1840:1840:1840) (1870:1870:1870))
        (PORT d[7] (1949:1949:1949) (1891:1891:1891))
        (PORT d[8] (2222:2222:2222) (2128:2128:2128))
        (PORT d[9] (2006:2006:2006) (1960:1960:1960))
        (PORT d[10] (2207:2207:2207) (2146:2146:2146))
        (PORT d[11] (2105:2105:2105) (2130:2130:2130))
        (PORT d[12] (2000:2000:2000) (1954:1954:1954))
        (PORT clk (2265:2265:2265) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2292:2292:2292))
        (PORT d[0] (1470:1470:1470) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1185:1185:1185))
        (PORT datab (1020:1020:1020) (953:953:953))
        (PORT datac (1296:1296:1296) (1227:1227:1227))
        (PORT datad (1252:1252:1252) (1205:1205:1205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (988:988:988))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1149:1149:1149) (1097:1097:1097))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (283:283:283))
        (PORT datac (2144:2144:2144) (2045:2045:2045))
        (PORT datad (2513:2513:2513) (2416:2416:2416))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (1760:1760:1760))
        (PORT d[1] (1893:1893:1893) (1831:1831:1831))
        (PORT d[2] (1791:1791:1791) (1776:1776:1776))
        (PORT d[3] (1829:1829:1829) (1812:1812:1812))
        (PORT d[4] (1453:1453:1453) (1458:1458:1458))
        (PORT d[5] (1440:1440:1440) (1450:1450:1450))
        (PORT d[6] (1437:1437:1437) (1445:1445:1445))
        (PORT d[7] (1441:1441:1441) (1447:1447:1447))
        (PORT d[8] (1477:1477:1477) (1480:1480:1480))
        (PORT d[9] (2104:2104:2104) (2075:2075:2075))
        (PORT d[10] (2006:2006:2006) (2036:2036:2036))
        (PORT d[11] (1731:1731:1731) (1709:1709:1709))
        (PORT d[12] (1690:1690:1690) (1663:1663:1663))
        (PORT clk (2276:2276:2276) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (PORT d[0] (820:820:820) (731:731:731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2781:2781:2781))
        (PORT d[1] (2653:2653:2653) (2606:2606:2606))
        (PORT d[2] (2585:2585:2585) (2609:2609:2609))
        (PORT d[3] (2663:2663:2663) (2650:2650:2650))
        (PORT d[4] (2906:2906:2906) (2759:2759:2759))
        (PORT d[5] (2333:2333:2333) (2210:2210:2210))
        (PORT d[6] (2453:2453:2453) (2463:2463:2463))
        (PORT d[7] (2662:2662:2662) (2615:2615:2615))
        (PORT d[8] (2581:2581:2581) (2410:2410:2410))
        (PORT d[9] (1779:1779:1779) (1793:1793:1793))
        (PORT d[10] (2722:2722:2722) (2588:2588:2588))
        (PORT d[11] (1805:1805:1805) (1841:1841:1841))
        (PORT d[12] (2328:2328:2328) (2202:2202:2202))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (PORT d[0] (2012:2012:2012) (1884:1884:1884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (906:906:906))
        (PORT datab (848:848:848) (882:882:882))
        (PORT datac (1312:1312:1312) (1256:1256:1256))
        (PORT datad (2686:2686:2686) (2457:2457:2457))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (1905:1905:1905))
        (PORT d[1] (1916:1916:1916) (1851:1851:1851))
        (PORT d[2] (1882:1882:1882) (1816:1816:1816))
        (PORT d[3] (1954:1954:1954) (1894:1894:1894))
        (PORT d[4] (1906:1906:1906) (1852:1852:1852))
        (PORT d[5] (1592:1592:1592) (1572:1572:1572))
        (PORT d[6] (1841:1841:1841) (1902:1902:1902))
        (PORT d[7] (1902:1902:1902) (1846:1846:1846))
        (PORT d[8] (1867:1867:1867) (1797:1797:1797))
        (PORT d[9] (1992:1992:1992) (1946:1946:1946))
        (PORT d[10] (1690:1690:1690) (1653:1653:1653))
        (PORT d[11] (2141:2141:2141) (2187:2187:2187))
        (PORT d[12] (1966:1966:1966) (1907:1907:1907))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (PORT d[0] (1625:1625:1625) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1831:1831:1831))
        (PORT d[1] (1906:1906:1906) (1833:1833:1833))
        (PORT d[2] (1904:1904:1904) (1839:1839:1839))
        (PORT d[3] (1944:1944:1944) (1886:1886:1886))
        (PORT d[4] (1889:1889:1889) (1827:1827:1827))
        (PORT d[5] (1884:1884:1884) (1830:1830:1830))
        (PORT d[6] (1833:1833:1833) (1762:1762:1762))
        (PORT d[7] (1894:1894:1894) (1809:1809:1809))
        (PORT d[8] (1843:1843:1843) (1772:1772:1772))
        (PORT d[9] (1953:1953:1953) (1908:1908:1908))
        (PORT d[10] (1999:1999:1999) (1955:1955:1955))
        (PORT d[11] (2130:2130:2130) (2176:2176:2176))
        (PORT d[12] (1641:1641:1641) (1609:1609:1609))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT d[0] (1600:1600:1600) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (909:909:909))
        (PORT datab (1701:1701:1701) (1546:1546:1546))
        (PORT datac (806:806:806) (853:853:853))
        (PORT datad (1565:1565:1565) (1502:1502:1502))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1063:1063:1063))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (1984:1984:1984))
        (PORT d[1] (2533:2533:2533) (2422:2422:2422))
        (PORT d[2] (2395:2395:2395) (2356:2356:2356))
        (PORT d[3] (2535:2535:2535) (2494:2494:2494))
        (PORT d[4] (1765:1765:1765) (1752:1752:1752))
        (PORT d[5] (2274:2274:2274) (2213:2213:2213))
        (PORT d[6] (2070:2070:2070) (2060:2060:2060))
        (PORT d[7] (1771:1771:1771) (1762:1762:1762))
        (PORT d[8] (2046:2046:2046) (2014:2014:2014))
        (PORT d[9] (2158:2158:2158) (2130:2130:2130))
        (PORT d[10] (2012:2012:2012) (2038:2038:2038))
        (PORT d[11] (2055:2055:2055) (2028:2028:2028))
        (PORT d[12] (1954:1954:1954) (1908:1908:1908))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (PORT d[0] (1462:1462:1462) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2573:2573:2573))
        (PORT d[1] (2818:2818:2818) (2647:2647:2647))
        (PORT d[2] (2082:2082:2082) (1968:1968:1968))
        (PORT d[3] (2626:2626:2626) (2598:2598:2598))
        (PORT d[4] (2320:2320:2320) (2197:2197:2197))
        (PORT d[5] (2842:2842:2842) (2862:2862:2862))
        (PORT d[6] (1837:1837:1837) (1768:1768:1768))
        (PORT d[7] (2042:2042:2042) (2025:2025:2025))
        (PORT d[8] (2391:2391:2391) (2380:2380:2380))
        (PORT d[9] (2118:2118:2118) (2028:2028:2028))
        (PORT d[10] (2138:2138:2138) (2161:2161:2161))
        (PORT d[11] (2063:2063:2063) (2059:2059:2059))
        (PORT d[12] (2583:2583:2583) (2434:2434:2434))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (PORT d[0] (1503:1503:1503) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (771:771:771))
        (PORT datab (360:360:360) (465:465:465))
        (PORT datac (1366:1366:1366) (1304:1304:1304))
        (PORT datad (1731:1731:1731) (1578:1578:1578))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2211:2211:2211))
        (PORT d[1] (2998:2998:2998) (2802:2802:2802))
        (PORT d[2] (2061:2061:2061) (1952:1952:1952))
        (PORT d[3] (2109:2109:2109) (2008:2008:2008))
        (PORT d[4] (2479:2479:2479) (2372:2372:2372))
        (PORT d[5] (2368:2368:2368) (2373:2373:2373))
        (PORT d[6] (2569:2569:2569) (2640:2640:2640))
        (PORT d[7] (1989:1989:1989) (1969:1969:1969))
        (PORT d[8] (2112:2112:2112) (2018:2018:2018))
        (PORT d[9] (2080:2080:2080) (1985:1985:1985))
        (PORT d[10] (1718:1718:1718) (1724:1724:1724))
        (PORT d[11] (2483:2483:2483) (2487:2487:2487))
        (PORT d[12] (2486:2486:2486) (2508:2508:2508))
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (PORT d[0] (1524:1524:1524) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2621:2621:2621))
        (PORT d[1] (2616:2616:2616) (2448:2448:2448))
        (PORT d[2] (2424:2424:2424) (2305:2305:2305))
        (PORT d[3] (2711:2711:2711) (2567:2567:2567))
        (PORT d[4] (2334:2334:2334) (2224:2224:2224))
        (PORT d[5] (2355:2355:2355) (2351:2351:2351))
        (PORT d[6] (2205:2205:2205) (2250:2250:2250))
        (PORT d[7] (2391:2391:2391) (2362:2362:2362))
        (PORT d[8] (2163:2163:2163) (2107:2107:2107))
        (PORT d[9] (2362:2362:2362) (2230:2230:2230))
        (PORT d[10] (2115:2115:2115) (2143:2143:2143))
        (PORT d[11] (2828:2828:2828) (2868:2868:2868))
        (PORT d[12] (2408:2408:2408) (2417:2417:2417))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (PORT d[0] (1893:1893:1893) (1826:1826:1826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (896:896:896))
        (PORT datab (846:846:846) (880:880:880))
        (PORT datac (1694:1694:1694) (1537:1537:1537))
        (PORT datad (1857:1857:1857) (1762:1762:1762))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (734:734:734) (698:698:698))
        (PORT datac (383:383:383) (366:366:366))
        (PORT datad (1015:1015:1015) (1015:1015:1015))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (2880:2880:2880))
        (PORT d[1] (2668:2668:2668) (2527:2527:2527))
        (PORT d[2] (2854:2854:2854) (2861:2861:2861))
        (PORT d[3] (2297:2297:2297) (2266:2266:2266))
        (PORT d[4] (2835:2835:2835) (2766:2766:2766))
        (PORT d[5] (2306:2306:2306) (2170:2170:2170))
        (PORT d[6] (2438:2438:2438) (2452:2452:2452))
        (PORT d[7] (3016:3016:3016) (2949:2949:2949))
        (PORT d[8] (2575:2575:2575) (2411:2411:2411))
        (PORT d[9] (1699:1699:1699) (1697:1697:1697))
        (PORT d[10] (2680:2680:2680) (2528:2528:2528))
        (PORT d[11] (1851:1851:1851) (1888:1888:1888))
        (PORT d[12] (2355:2355:2355) (2219:2219:2219))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (PORT d[0] (1890:1890:1890) (1808:1808:1808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (1834:1834:1834))
        (PORT d[1] (1957:1957:1957) (1895:1895:1895))
        (PORT d[2] (2189:2189:2189) (2108:2108:2108))
        (PORT d[3] (1955:1955:1955) (1902:1902:1902))
        (PORT d[4] (2204:2204:2204) (2129:2129:2129))
        (PORT d[5] (2213:2213:2213) (2152:2152:2152))
        (PORT d[6] (2188:2188:2188) (2232:2232:2232))
        (PORT d[7] (2183:2183:2183) (2089:2089:2089))
        (PORT d[8] (1830:1830:1830) (1757:1757:1757))
        (PORT d[9] (1940:1940:1940) (1894:1894:1894))
        (PORT d[10] (2014:2014:2014) (1971:1971:1971))
        (PORT d[11] (2196:2196:2196) (2243:2243:2243))
        (PORT d[12] (1634:1634:1634) (1601:1601:1601))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (PORT d[0] (1469:1469:1469) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1247:1247:1247))
        (PORT datab (1380:1380:1380) (1359:1359:1359))
        (PORT datac (1294:1294:1294) (1221:1221:1221))
        (PORT datad (1202:1202:1202) (1140:1140:1140))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2846:2846:2846) (2873:2873:2873))
        (PORT d[1] (2286:2286:2286) (2159:2159:2159))
        (PORT d[2] (2533:2533:2533) (2525:2525:2525))
        (PORT d[3] (2271:2271:2271) (2227:2227:2227))
        (PORT d[4] (2872:2872:2872) (2801:2801:2801))
        (PORT d[5] (2054:2054:2054) (1936:1936:1936))
        (PORT d[6] (2463:2463:2463) (2476:2476:2476))
        (PORT d[7] (2695:2695:2695) (2650:2650:2650))
        (PORT d[8] (2239:2239:2239) (2080:2080:2080))
        (PORT d[9] (1730:1730:1730) (1742:1742:1742))
        (PORT d[10] (2695:2695:2695) (2543:2543:2543))
        (PORT d[11] (1818:1818:1818) (1855:1855:1855))
        (PORT d[12] (2066:2066:2066) (1944:1944:1944))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (PORT d[0] (2045:2045:2045) (1907:1907:1907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2095:2095:2095))
        (PORT d[1] (1905:1905:1905) (1850:1850:1850))
        (PORT d[2] (2152:2152:2152) (2175:2175:2175))
        (PORT d[3] (2191:2191:2191) (2117:2117:2117))
        (PORT d[4] (2232:2232:2232) (2172:2172:2172))
        (PORT d[5] (1623:1623:1623) (1585:1585:1585))
        (PORT d[6] (1833:1833:1833) (1872:1872:1872))
        (PORT d[7] (1618:1618:1618) (1566:1566:1566))
        (PORT d[8] (1544:1544:1544) (1487:1487:1487))
        (PORT d[9] (1979:1979:1979) (1933:1933:1933))
        (PORT d[10] (2077:2077:2077) (2056:2056:2056))
        (PORT d[11] (1773:1773:1773) (1811:1811:1811))
        (PORT d[12] (1607:1607:1607) (1556:1556:1556))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (PORT d[0] (1165:1165:1165) (1058:1058:1058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1252:1252:1252))
        (PORT datab (1380:1380:1380) (1337:1337:1337))
        (PORT datac (1023:1023:1023) (973:973:973))
        (PORT datad (1203:1203:1203) (1142:1142:1142))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1148:1148:1148) (1097:1097:1097))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2529:2529:2529))
        (PORT d[1] (2614:2614:2614) (2441:2441:2441))
        (PORT d[2] (2372:2372:2372) (2255:2255:2255))
        (PORT d[3] (2715:2715:2715) (2572:2572:2572))
        (PORT d[4] (2660:2660:2660) (2520:2520:2520))
        (PORT d[5] (2456:2456:2456) (2487:2487:2487))
        (PORT d[6] (2579:2579:2579) (2647:2647:2647))
        (PORT d[7] (2578:2578:2578) (2536:2536:2536))
        (PORT d[8] (2382:2382:2382) (2370:2370:2370))
        (PORT d[9] (2417:2417:2417) (2304:2304:2304))
        (PORT d[10] (2115:2115:2115) (2139:2139:2139))
        (PORT d[11] (2144:2144:2144) (2150:2150:2150))
        (PORT d[12] (2950:2950:2950) (2784:2784:2784))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (PORT d[0] (1764:1764:1764) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2379:2379:2379))
        (PORT d[1] (1958:1958:1958) (1895:1895:1895))
        (PORT d[2] (2212:2212:2212) (2239:2239:2239))
        (PORT d[3] (2194:2194:2194) (2128:2128:2128))
        (PORT d[4] (1950:1950:1950) (1909:1909:1909))
        (PORT d[5] (1951:1951:1951) (1893:1893:1893))
        (PORT d[6] (1819:1819:1819) (1856:1856:1856))
        (PORT d[7] (1943:1943:1943) (1885:1885:1885))
        (PORT d[8] (2168:2168:2168) (2072:2072:2072))
        (PORT d[9] (2024:2024:2024) (1977:1977:1977))
        (PORT d[10] (1911:1911:1911) (1867:1867:1867))
        (PORT d[11] (1813:1813:1813) (1854:1854:1854))
        (PORT d[12] (1680:1680:1680) (1646:1646:1646))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (PORT d[0] (1142:1142:1142) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1251:1251:1251))
        (PORT datab (1913:1913:1913) (1831:1831:1831))
        (PORT datac (1281:1281:1281) (1214:1214:1214))
        (PORT datad (1203:1203:1203) (1142:1142:1142))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1914:1914:1914))
        (PORT d[1] (2958:2958:2958) (2762:2762:2762))
        (PORT d[2] (2058:2058:2058) (1938:1938:1938))
        (PORT d[3] (2414:2414:2414) (2291:2291:2291))
        (PORT d[4] (2647:2647:2647) (2511:2511:2511))
        (PORT d[5] (2368:2368:2368) (2373:2373:2373))
        (PORT d[6] (2523:2523:2523) (2594:2594:2594))
        (PORT d[7] (2000:2000:2000) (1981:1981:1981))
        (PORT d[8] (2434:2434:2434) (2334:2334:2334))
        (PORT d[9] (2092:2092:2092) (1998:1998:1998))
        (PORT d[10] (1717:1717:1717) (1735:1735:1735))
        (PORT d[11] (2528:2528:2528) (2527:2527:2527))
        (PORT d[12] (2447:2447:2447) (2469:2469:2469))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (PORT d[0] (1799:1799:1799) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1484:1484:1484))
        (PORT d[1] (1941:1941:1941) (1860:1860:1860))
        (PORT d[2] (1390:1390:1390) (1376:1376:1376))
        (PORT d[3] (1689:1689:1689) (1641:1641:1641))
        (PORT d[4] (1667:1667:1667) (1643:1643:1643))
        (PORT d[5] (2114:2114:2114) (2127:2127:2127))
        (PORT d[6] (1794:1794:1794) (1805:1805:1805))
        (PORT d[7] (1691:1691:1691) (1672:1672:1672))
        (PORT d[8] (1544:1544:1544) (1550:1550:1550))
        (PORT d[9] (1424:1424:1424) (1425:1425:1425))
        (PORT d[10] (1667:1667:1667) (1629:1629:1629))
        (PORT d[11] (1459:1459:1459) (1456:1456:1456))
        (PORT d[12] (2466:2466:2466) (2514:2514:2514))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (PORT d[0] (1225:1225:1225) (1159:1159:1159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (768:768:768))
        (PORT datab (1561:1561:1561) (1489:1489:1489))
        (PORT datad (1016:1016:1016) (964:964:964))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PIC1\|data_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1268:1268:1268) (1238:1238:1238))
        (PORT datad (1150:1150:1150) (1098:1098:1098))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2815:2815:2815) (2611:2611:2611))
        (PORT datab (2033:2033:2033) (1996:1996:1996))
        (PORT datac (2325:2325:2325) (2194:2194:2194))
        (PORT datad (2314:2314:2314) (2253:2253:2253))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (633:633:633) (591:591:591))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1734:1734:1734) (1705:1705:1705))
        (PORT datac (2141:2141:2141) (2173:2173:2173))
        (PORT datad (2369:2369:2369) (2377:2377:2377))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (563:563:563))
        (PORT datab (2032:2032:2032) (1994:1994:1994))
        (PORT datac (2327:2327:2327) (2196:2196:2196))
        (PORT datad (2313:2313:2313) (2253:2253:2253))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (267:267:267))
        (PORT datac (2780:2780:2780) (2575:2575:2575))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1733:1733:1733) (1703:1703:1703))
        (PORT datac (2136:2136:2136) (2167:2167:2167))
        (PORT datad (2371:2371:2371) (2379:2379:2379))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (2105:2105:2105) (2141:2141:2141))
        (PORT datad (2123:2123:2123) (2050:2050:2050))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2815:2815:2815) (2612:2612:2612))
        (PORT datab (2034:2034:2034) (1996:1996:1996))
        (PORT datac (2324:2324:2324) (2193:2193:2193))
        (PORT datad (2314:2314:2314) (2254:2254:2254))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (283:283:283))
        (PORT datab (458:458:458) (434:434:434))
        (PORT datac (583:583:583) (545:545:545))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2422:2422:2422) (2285:2285:2285))
        (PORT datab (1788:1788:1788) (1784:1784:1784))
        (PORT datac (2518:2518:2518) (2434:2434:2434))
        (PORT datad (1685:1685:1685) (1667:1667:1667))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2399:2399:2399) (2419:2419:2419))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2144:2144:2144) (2176:2176:2176))
        (PORT datad (578:578:578) (530:530:530))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2151:2151:2151) (2178:2178:2178))
        (PORT datac (556:556:556) (508:508:508))
        (PORT datad (2123:2123:2123) (2050:2050:2050))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2425:2425:2425) (2289:2289:2289))
        (PORT datab (1788:1788:1788) (1784:1784:1784))
        (PORT datac (2519:2519:2519) (2436:2436:2436))
        (PORT datad (2710:2710:2710) (2485:2485:2485))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2416:2416:2416) (2278:2278:2278))
        (PORT datab (1789:1789:1789) (1785:1785:1785))
        (PORT datac (2515:2515:2515) (2431:2431:2431))
        (PORT datad (2711:2711:2711) (2487:2487:2487))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2401:2401:2401) (2421:2421:2421))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (2138:2138:2138) (2170:2170:2170))
        (PORT datad (1685:1685:1685) (1667:1667:1667))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (209:209:209) (237:237:237))
        (PORT datad (1868:1868:1868) (1819:1819:1819))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2417:2417:2417) (2415:2415:2415))
        (PORT datab (2474:2474:2474) (2492:2492:2492))
        (PORT datad (1669:1669:1669) (1663:1663:1663))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2417:2417:2417) (2415:2415:2415))
        (PORT datac (2482:2482:2482) (2287:2287:2287))
        (PORT datad (1941:1941:1941) (1910:1910:1910))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2163:2163:2163) (2065:2065:2065))
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (2573:2573:2573) (2486:2486:2486))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (375:375:375))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (2374:2374:2374) (2381:2381:2381))
        (PORT datad (2151:2151:2151) (2076:2076:2076))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2422:2422:2422) (2286:2286:2286))
        (PORT datab (1788:1788:1788) (1784:1784:1784))
        (PORT datac (2518:2518:2518) (2434:2434:2434))
        (PORT datad (2710:2710:2710) (2485:2485:2485))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (631:631:631) (589:589:589))
        (PORT datad (581:581:581) (520:520:520))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2401:2401:2401) (2421:2421:2421))
        (PORT datab (383:383:383) (375:375:375))
        (PORT datac (2139:2139:2139) (2170:2170:2170))
        (PORT datad (1686:1686:1686) (1667:1667:1667))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (617:617:617))
        (PORT datab (419:419:419) (411:411:411))
        (PORT datac (579:579:579) (533:533:533))
        (PORT datad (2728:2728:2728) (2505:2505:2505))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (636:636:636) (588:588:588))
        (PORT datad (1741:1741:1741) (1747:1747:1747))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1936:1936:1936) (1876:1876:1876))
        (PORT datab (2344:2344:2344) (2289:2289:2289))
        (PORT datac (395:395:395) (379:379:379))
        (PORT datad (1985:1985:1985) (1958:1958:1958))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2814:2814:2814) (2611:2611:2611))
        (PORT datab (434:434:434) (410:410:410))
        (PORT datac (2326:2326:2326) (2195:2195:2195))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (633:633:633) (592:592:592))
        (PORT datad (2313:2313:2313) (2253:2253:2253))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2816:2816:2816) (2613:2613:2613))
        (PORT datab (2358:2358:2358) (2222:2222:2222))
        (PORT datac (208:208:208) (235:235:235))
        (PORT datad (1986:1986:1986) (1960:1960:1960))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (395:395:395))
        (PORT datab (433:433:433) (410:410:410))
        (PORT datac (2322:2322:2322) (2190:2190:2190))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (617:617:617))
        (PORT datab (418:418:418) (410:410:410))
        (PORT datac (578:578:578) (532:532:532))
        (PORT datad (2728:2728:2728) (2505:2505:2505))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2413:2413:2413) (2421:2421:2421))
        (PORT datab (2162:2162:2162) (2078:2078:2078))
        (PORT datac (2102:2102:2102) (2136:2136:2136))
        (PORT datad (2513:2513:2513) (2416:2416:2416))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (284:284:284))
        (PORT datab (2189:2189:2189) (2080:2080:2080))
        (PORT datac (1659:1659:1659) (1654:1654:1654))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1954:1954:1954) (1928:1928:1928))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2148:2148:2148) (2050:2050:2050))
        (PORT datad (590:590:590) (544:544:544))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2418:2418:2418) (2281:2281:2281))
        (PORT datab (1789:1789:1789) (1785:1785:1785))
        (PORT datac (2516:2516:2516) (2432:2432:2432))
        (PORT datad (2711:2711:2711) (2487:2487:2487))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (1861:1861:1861))
        (PORT datac (2136:2136:2136) (2168:2168:2168))
        (PORT datad (2370:2370:2370) (2379:2379:2379))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|blue_palette\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1898:1898:1898) (1859:1859:1859))
        (PORT datab (223:223:223) (253:253:253))
        (PORT datac (2142:2142:2142) (2174:2174:2174))
        (PORT datad (2369:2369:2369) (2377:2377:2377))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (240:240:240) (267:267:267))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1687:1687:1687) (1669:1669:1669))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2626:2626:2626) (2532:2532:2532))
        (PORT datab (1987:1987:1987) (1948:1948:1948))
        (PORT datac (2096:2096:2096) (1971:1971:1971))
        (PORT datad (1671:1671:1671) (1665:1665:1665))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2162:2162:2162) (2065:2065:2065))
        (PORT datab (1989:1989:1989) (1951:1951:1951))
        (PORT datac (2485:2485:2485) (2289:2289:2289))
        (PORT datad (2572:2572:2572) (2485:2485:2485))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (2376:2376:2376) (2384:2384:2384))
        (PORT datad (2151:2151:2151) (2076:2076:2076))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (2429:2429:2429) (2456:2456:2456))
        (PORT datad (1672:1672:1672) (1667:1667:1667))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|green_palette\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (2377:2377:2377) (2385:2385:2385))
        (PORT datad (2151:2151:2151) (2076:2076:2076))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2816:2816:2816) (2612:2612:2612))
        (PORT datab (2034:2034:2034) (1997:1997:1997))
        (PORT datac (2322:2322:2322) (2191:2191:2191))
        (PORT datad (2314:2314:2314) (2254:2254:2254))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (259:259:259))
        (PORT datac (632:632:632) (590:590:590))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (283:283:283))
        (PORT datab (459:459:459) (434:434:434))
        (PORT datac (583:583:583) (544:544:544))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2424:2424:2424) (2288:2288:2288))
        (PORT datab (1732:1732:1732) (1703:1703:1703))
        (PORT datac (2135:2135:2135) (2166:2166:2166))
        (PORT datad (2371:2371:2371) (2379:2379:2379))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2813:2813:2813) (2610:2610:2610))
        (PORT datab (384:384:384) (372:372:372))
        (PORT datac (209:209:209) (237:237:237))
        (PORT datad (1884:1884:1884) (1832:1832:1832))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (253:253:253))
        (PORT datac (597:597:597) (555:555:555))
        (PORT datad (2466:2466:2466) (2265:2265:2265))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (1660:1660:1660) (1655:1655:1655))
        (PORT datad (2361:2361:2361) (2377:2377:2377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2165:2165:2165) (2068:2068:2068))
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (2482:2482:2482) (2286:2286:2286))
        (PORT datad (2574:2574:2574) (2487:2487:2487))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2163:2163:2163) (2065:2065:2065))
        (PORT datab (2467:2467:2467) (2482:2482:2482))
        (PORT datac (2375:2375:2375) (2382:2382:2382))
        (PORT datad (2151:2151:2151) (2076:2076:2076))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2624:2624:2624) (2530:2530:2530))
        (PORT datab (2464:2464:2464) (2479:2479:2479))
        (PORT datac (2485:2485:2485) (2290:2290:2290))
        (PORT datad (1677:1677:1677) (1671:1671:1671))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (2472:2472:2472) (2488:2488:2488))
        (PORT datac (356:356:356) (342:342:342))
        (PORT datad (1671:1671:1671) (1666:1666:1666))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (2473:2473:2473) (2490:2490:2490))
        (PORT datac (1935:1935:1935) (1895:1895:1895))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (226:226:226) (256:256:256))
        (PORT datac (2144:2144:2144) (2045:2045:2045))
        (PORT datad (382:382:382) (361:361:361))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2410:2410:2410) (2417:2417:2417))
        (PORT datab (2185:2185:2185) (2075:2075:2075))
        (PORT datac (2106:2106:2106) (2142:2142:2142))
        (PORT datad (2468:2468:2468) (2267:2267:2267))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2410:2410:2410) (2418:2418:2418))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (1664:1664:1664) (1659:1659:1659))
        (PORT datad (2123:2123:2123) (2050:2050:2050))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2181:2181:2181) (2115:2115:2115))
        (PORT datab (2390:2390:2390) (2367:2367:2367))
        (PORT datac (2430:2430:2430) (2457:2457:2457))
        (PORT datad (1672:1672:1672) (1666:1666:1666))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2163:2163:2163) (2066:2066:2066))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (2484:2484:2484) (2289:2289:2289))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (427:427:427) (401:401:401))
        (PORT datac (1924:1924:1924) (1896:1896:1896))
        (PORT datad (2513:2513:2513) (2416:2416:2416))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1929:1929:1929))
        (PORT datab (2188:2188:2188) (2078:2078:2078))
        (PORT datac (2102:2102:2102) (2137:2137:2137))
        (PORT datad (2123:2123:2123) (2050:2050:2050))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2414:2414:2414) (2422:2422:2422))
        (PORT datab (2189:2189:2189) (2080:2080:2080))
        (PORT datac (597:597:597) (555:555:555))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE CP1\|red_palette\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (2466:2466:2466) (2265:2265:2265))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
)
