Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\INNOVATE_FPGA\DE10_NANO_RESOURCES\FCC_v.1.0.0_SystemCD\DE10_NANO_RFS_SENSOR\nios_qsys.qsys --block-symbol-file --output-directory=D:\INNOVATE_FPGA\DE10_NANO_RESOURCES\FCC_v.1.0.0_SystemCD\DE10_NANO_RFS_SENSOR\nios_qsys --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading DE10_NANO_RFS_SENSOR/nios_qsys.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding light_i2c_opencores [i2c_opencores 12.0]
Progress: Parameterizing module light_i2c_opencores
Progress: Adding light_int [altera_avalon_pio 18.1]
Progress: Parameterizing module light_int
Progress: Adding mpu_i2c_opencores [i2c_opencores 12.0]
Progress: Parameterizing module mpu_i2c_opencores
Progress: Adding mpu_int [altera_avalon_pio 18.1]
Progress: Parameterizing module mpu_int
Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding rh_temp_drdy_n [altera_avalon_pio 18.1]
Progress: Parameterizing module rh_temp_drdy_n
Progress: Adding rh_temp_i2c_opencores [i2c_opencores 12.0]
Progress: Parameterizing module rh_temp_i2c_opencores
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_qsys.light_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_qsys.mpu_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_qsys.rh_temp_drdy_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\INNOVATE_FPGA\DE10_NANO_RESOURCES\FCC_v.1.0.0_SystemCD\DE10_NANO_RFS_SENSOR\nios_qsys.qsys --synthesis=VERILOG --output-directory=D:\INNOVATE_FPGA\DE10_NANO_RESOURCES\FCC_v.1.0.0_SystemCD\DE10_NANO_RFS_SENSOR\nios_qsys\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading DE10_NANO_RFS_SENSOR/nios_qsys.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding light_i2c_opencores [i2c_opencores 12.0]
Progress: Parameterizing module light_i2c_opencores
Progress: Adding light_int [altera_avalon_pio 18.1]
Progress: Parameterizing module light_int
Progress: Adding mpu_i2c_opencores [i2c_opencores 12.0]
Progress: Parameterizing module mpu_i2c_opencores
Progress: Adding mpu_int [altera_avalon_pio 18.1]
Progress: Parameterizing module mpu_int
Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding rh_temp_drdy_n [altera_avalon_pio 18.1]
Progress: Parameterizing module rh_temp_drdy_n
Progress: Adding rh_temp_i2c_opencores [i2c_opencores 12.0]
Progress: Parameterizing module rh_temp_i2c_opencores
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_qsys.light_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_qsys.mpu_int: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_qsys.rh_temp_drdy_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: nios_qsys: Generating nios_qsys "nios_qsys" for QUARTUS_SYNTH
Info: jtag_uart: Starting RTL generation for module 'nios_qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_qsys_jtag_uart --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7892346140728936888.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7892346140728936888.dir/0002_jtag_uart_gen//nios_qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_qsys_jtag_uart'
Info: jtag_uart: "nios_qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: light_i2c_opencores: "nios_qsys" instantiated i2c_opencores "light_i2c_opencores"
Info: light_int: Starting RTL generation for module 'nios_qsys_light_int'
Info: light_int:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_qsys_light_int --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7892346140728936888.dir/0004_light_int_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7892346140728936888.dir/0004_light_int_gen//nios_qsys_light_int_component_configuration.pl  --do_build_sim=0  ]
Info: light_int: Done RTL generation for module 'nios_qsys_light_int'
Info: light_int: "nios_qsys" instantiated altera_avalon_pio "light_int"
Info: nios2_gen2: "nios_qsys" instantiated altera_nios2_gen2 "nios2_gen2"
Info: onchip_memory2: Starting RTL generation for module 'nios_qsys_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_qsys_onchip_memory2 --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7892346140728936888.dir/0005_onchip_memory2_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7892346140728936888.dir/0005_onchip_memory2_gen//nios_qsys_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'nios_qsys_onchip_memory2'
Info: onchip_memory2: "nios_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: rh_temp_drdy_n: Starting RTL generation for module 'nios_qsys_rh_temp_drdy_n'
Info: rh_temp_drdy_n:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_qsys_rh_temp_drdy_n --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7892346140728936888.dir/0006_rh_temp_drdy_n_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7892346140728936888.dir/0006_rh_temp_drdy_n_gen//nios_qsys_rh_temp_drdy_n_component_configuration.pl  --do_build_sim=0  ]
Info: rh_temp_drdy_n: Done RTL generation for module 'nios_qsys_rh_temp_drdy_n'
Info: rh_temp_drdy_n: "nios_qsys" instantiated altera_avalon_pio "rh_temp_drdy_n"
Info: sysid_qsys: "nios_qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'nios_qsys_timer'
Info: timer:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_qsys_timer --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7892346140728936888.dir/0008_timer_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7892346140728936888.dir/0008_timer_gen//nios_qsys_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'nios_qsys_timer'
Info: timer: "nios_qsys" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_qsys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_qsys_nios2_gen2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_qsys_nios2_gen2_cpu --dir=C:/Users/eslam/AppData/Local/Temp/alt9065_7892346140728936888.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9065_7892346140728936888.dir/0011_cpu_gen//nios_qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.03.14 22:35:07 (*) Starting Nios II generation
Info: cpu: # 2022.03.14 22:35:07 (*)   Checking for plaintext license.
Info: cpu: # 2022.03.14 22:35:08 (*)   Plaintext license not found.
Info: cpu: # 2022.03.14 22:35:08 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2022.03.14 22:35:08 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2022.03.14 22:35:08 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.03.14 22:35:08 (*)   Creating all objects for CPU
Info: cpu: # 2022.03.14 22:35:08 (*)     Testbench
Info: cpu: # 2022.03.14 22:35:09 (*)     Instruction decoding
Info: cpu: # 2022.03.14 22:35:09 (*)       Instruction fields
Info: cpu: # 2022.03.14 22:35:09 (*)       Instruction decodes
Info: cpu: # 2022.03.14 22:35:09 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.03.14 22:35:09 (*)       Instruction controls
Info: cpu: # 2022.03.14 22:35:10 (*)     Pipeline frontend
Info: cpu: # 2022.03.14 22:35:10 (*)     Pipeline backend
Info: cpu: # 2022.03.14 22:35:12 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.03.14 22:35:14 (*)   Creating encrypted RTL
Info: cpu: # 2022.03.14 22:35:14 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_qsys_nios2_gen2_cpu'
Info: cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: nios2_gen2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_data_master_limiter"
Info: Reusing file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/nios_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/INNOVATE_FPGA/DE10_NANO_RESOURCES/FCC_v.1.0.0_SystemCD/DE10_NANO_RFS_SENSOR/nios_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_qsys: Done "nios_qsys" with 33 modules, 56 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
