Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov  9 02:10:33 2021
| Host         : Aaron-Linux running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (680)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (80)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (680)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: i_sw[0] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: i_sw[1] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: i_sw[2] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: i_sw[3] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[27]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[28]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[29]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[30]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[31]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: h_sync_counter_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[27]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[28]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[29]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[30]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[31]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: v_sync_counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (80)
-------------------------------
 There are 80 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.619        0.000                      0                  175        0.046        0.000                      0                  175        2.000        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
i_clk                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.619        0.000                      0                  175        0.160        0.000                      0                  175        2.867        0.000                       0                    82  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.620        0.000                      0                  175        0.160        0.000                      0                  175        2.867        0.000                       0                    82  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.619        0.000                      0                  175        0.046        0.000                      0                  175  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.619        0.000                      0                  175        0.046        0.000                      0                  175  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 2.846ns (47.950%)  route 3.089ns (52.050%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X109Y101       LDCE (SetClr_ldce_CLR_Q)     0.885     4.401 f  vga_red_reg[3]/Q
                         net (fo=1, routed)           0.626     5.026    vga_red[3]
    SLICE_X109Y99        FDRE                                         f  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.684     5.273    pixel_clk
    SLICE_X109Y99        FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X109Y99        FDRE (Setup_fdre_C_D)       -0.081     5.645    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.645    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 2.859ns (47.470%)  route 3.164ns (52.530%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.520     3.654    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y102       LDCE (SetClr_ldce_CLR_Q)     0.898     4.552 f  vga_green_reg[0]/Q
                         net (fo=1, routed)           0.562     5.114    vga_green[0]
    SLICE_X109Y102       FDRE                                         f  vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858     5.447    pixel_clk
    SLICE_X109Y102       FDRE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.467     5.914    
                         clock uncertainty           -0.114     5.800    
    SLICE_X109Y102       FDRE (Setup_fdre_C_D)       -0.067     5.733    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.733    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 2.859ns (48.140%)  route 3.080ns (51.860%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.520     3.654    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y102       LDCE (SetClr_ldce_CLR_Q)     0.898     4.552 f  vga_green_reg[1]/Q
                         net (fo=1, routed)           0.478     5.030    vga_green[1]
    SLICE_X110Y101       FDRE                                         f  vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X110Y101       FDRE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.114     5.803    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.061     5.742    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.742    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.846ns (49.136%)  route 2.946ns (50.864%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X109Y101       LDCE (SetClr_ldce_CLR_Q)     0.885     4.401 f  vga_red_reg[2]/Q
                         net (fo=1, routed)           0.482     4.883    vga_red[2]
    SLICE_X109Y99        FDRE                                         f  vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.684     5.273    pixel_clk
    SLICE_X109Y99        FDRE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X109Y99        FDRE (Setup_fdre_C_D)       -0.067     5.659    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.659    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 2.859ns (48.732%)  route 3.008ns (51.268%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y101       LDCE (SetClr_ldce_CLR_Q)     0.898     4.414 f  vga_blue_reg[3]/Q
                         net (fo=2, routed)           0.544     4.958    vga_blue[3]
    SLICE_X110Y101       FDRE                                         f  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X110Y101       FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.114     5.803    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.067     5.736    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.736    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 2.859ns (48.784%)  route 3.002ns (51.216%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y101       LDCE (SetClr_ldce_CLR_Q)     0.898     4.414 f  vga_blue_reg[2]/Q
                         net (fo=2, routed)           0.538     4.951    vga_blue[2]
    SLICE_X111Y101       FDRE                                         f  vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X111Y101       FDRE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.114     5.803    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)       -0.067     5.736    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.736    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 2.859ns (48.953%)  route 2.981ns (51.047%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.520     3.654    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y102       LDCE (SetClr_ldce_CLR_Q)     0.898     4.552 f  vga_green_reg[2]/Q
                         net (fo=1, routed)           0.379     4.931    vga_green[2]
    SLICE_X109Y102       FDRE                                         f  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858     5.447    pixel_clk
    SLICE_X109Y102       FDRE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.467     5.914    
                         clock uncertainty           -0.114     5.800    
    SLICE_X109Y102       FDRE (Setup_fdre_C_D)       -0.081     5.719    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.719    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 2.859ns (49.081%)  route 2.966ns (50.919%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y101       LDCE (SetClr_ldce_CLR_Q)     0.898     4.414 f  vga_blue_reg[3]/Q
                         net (fo=2, routed)           0.502     4.916    vga_blue[3]
    SLICE_X110Y101       FDRE                                         f  vga_blue_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X110Y101       FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.114     5.803    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.081     5.722    vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.722    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 2.859ns (49.157%)  route 2.957ns (50.843%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.520     3.654    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y102       LDCE (SetClr_ldce_CLR_Q)     0.898     4.552 f  vga_green_reg[3]/Q
                         net (fo=1, routed)           0.355     4.907    vga_green[3]
    SLICE_X110Y101       FDRE                                         f  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X110Y101       FDRE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.114     5.803    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.058     5.745    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.745    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 2.846ns (48.883%)  route 2.976ns (51.117%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X109Y101       LDCE (SetClr_ldce_CLR_Q)     0.885     4.401 f  vga_red_reg[1]/Q
                         net (fo=1, routed)           0.512     4.913    vga_red[1]
    SLICE_X107Y101       FDRE                                         f  vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858     5.447    pixel_clk
    SLICE_X107Y101       FDRE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.467     5.914    
                         clock uncertainty           -0.114     5.800    
    SLICE_X107Y101       FDRE (Setup_fdre_C_D)       -0.043     5.757    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.757    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                  0.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_delay_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.608    -0.600    pixel_clk
    SLICE_X100Y95        FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y95        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.056    -0.380    v_sync_reg
    SLICE_X100Y95        FDRE                                         r  v_sync_delay_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.878    -0.837    pixel_clk
    SLICE_X100Y95        FDRE                                         r  v_sync_delay_reg_reg/C
                         clock pessimism              0.238    -0.600    
    SLICE_X100Y95        FDRE (Hold_fdre_C_D)         0.060    -0.540    v_sync_delay_reg_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_delay_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.724%)  route 0.205ns (59.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.635    -0.573    pixel_clk
    SLICE_X111Y90        FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.205    -0.226    h_sync_reg
    SLICE_X111Y87        FDRE                                         r  h_sync_delay_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.904    -0.811    pixel_clk
    SLICE_X111Y87        FDRE                                         r  h_sync_delay_reg_reg/C
                         clock pessimism              0.252    -0.560    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.066    -0.494    h_sync_delay_reg_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.183ns (45.754%)  route 0.217ns (54.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.633    -0.575    pixel_clk
    SLICE_X111Y87        FDRE                                         r  h_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 f  h_sync_counter_reg[0]/Q
                         net (fo=16, routed)          0.217    -0.217    h_sync_counter_reg_n_0_[0]
    SLICE_X111Y87        LUT1 (Prop_lut1_I0_O)        0.042    -0.175 r  h_sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    h_sync_counter[0]
    SLICE_X111Y87        FDRE                                         r  h_sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.904    -0.811    pixel_clk
    SLICE_X111Y87        FDRE                                         r  h_sync_counter_reg[0]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.105    -0.470    h_sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.274ns (55.746%)  route 0.218ns (44.254%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.607    -0.601    pixel_clk
    SLICE_X104Y90        FDRE                                         r  v_sync_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  v_sync_counter_reg[10]/Q
                         net (fo=34, routed)          0.218    -0.219    v_sync_counter_reg[10]
    SLICE_X104Y90        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.109 r  v_sync_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.109    v_sync_counter_reg[8]_i_1_n_5
    SLICE_X104Y90        FDRE                                         r  v_sync_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.878    -0.837    pixel_clk
    SLICE_X104Y90        FDRE                                         r  v_sync_counter_reg[10]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.134    -0.467    v_sync_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.274ns (55.660%)  route 0.218ns (44.340%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.607    -0.601    pixel_clk
    SLICE_X104Y91        FDRE                                         r  v_sync_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  v_sync_counter_reg[14]/Q
                         net (fo=33, routed)          0.218    -0.218    v_sync_counter_reg[14]
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.108 r  v_sync_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.108    v_sync_counter_reg[12]_i_1_n_5
    SLICE_X104Y91        FDRE                                         r  v_sync_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.878    -0.837    pixel_clk
    SLICE_X104Y91        FDRE                                         r  v_sync_counter_reg[14]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134    -0.467    v_sync_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.252ns (53.124%)  route 0.222ns (46.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.635    -0.573    pixel_clk
    SLICE_X110Y90        FDRE                                         r  h_sync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  h_sync_counter_reg[15]/Q
                         net (fo=25, routed)          0.222    -0.209    h_sync_counter_reg_n_0_[15]
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.098 r  h_sync_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    h_sync_counter_reg[16]_i_1_n_5
    SLICE_X110Y90        FDRE                                         r  h_sync_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.907    -0.808    pixel_clk
    SLICE_X110Y90        FDRE                                         r  h_sync_counter_reg[15]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X110Y90        FDRE (Hold_fdre_C_D)         0.105    -0.468    h_sync_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.252ns (53.025%)  route 0.223ns (46.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.634    -0.574    pixel_clk
    SLICE_X110Y88        FDRE                                         r  h_sync_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  h_sync_counter_reg[7]/Q
                         net (fo=28, routed)          0.223    -0.209    h_sync_counter_reg_n_0_[7]
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.098 r  h_sync_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    h_sync_counter_reg[8]_i_1_n_5
    SLICE_X110Y88        FDRE                                         r  h_sync_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.906    -0.809    pixel_clk
    SLICE_X110Y88        FDRE                                         r  h_sync_counter_reg[7]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.105    -0.469    h_sync_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.275ns (53.407%)  route 0.240ns (46.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.606    -0.602    pixel_clk
    SLICE_X104Y88        FDRE                                         r  v_sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  v_sync_counter_reg[1]/Q
                         net (fo=27, routed)          0.240    -0.198    v_sync_counter_reg[1]
    SLICE_X104Y88        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.087 r  v_sync_counter_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.087    v_sync_counter_reg[0]_i_3_n_6
    SLICE_X104Y88        FDRE                                         r  v_sync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.877    -0.838    pixel_clk
    SLICE_X104Y88        FDRE                                         r  v_sync_counter_reg[1]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X104Y88        FDRE (Hold_fdre_C_D)         0.134    -0.468    v_sync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.252ns (51.786%)  route 0.235ns (48.214%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.635    -0.573    pixel_clk
    SLICE_X110Y91        FDRE                                         r  h_sync_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  h_sync_counter_reg[19]/Q
                         net (fo=24, routed)          0.235    -0.197    h_sync_counter_reg_n_0_[19]
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.086 r  h_sync_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.086    h_sync_counter_reg[20]_i_1_n_5
    SLICE_X110Y91        FDRE                                         r  h_sync_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.907    -0.808    pixel_clk
    SLICE_X110Y91        FDRE                                         r  h_sync_counter_reg[19]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X110Y91        FDRE (Hold_fdre_C_D)         0.105    -0.468    h_sync_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.252ns (51.625%)  route 0.236ns (48.375%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.633    -0.575    pixel_clk
    SLICE_X110Y87        FDRE                                         r  h_sync_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  h_sync_counter_reg[3]/Q
                         net (fo=27, routed)          0.236    -0.197    h_sync_counter_reg_n_0_[3]
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.086 r  h_sync_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.086    h_sync_counter_reg[4]_i_1_n_5
    SLICE_X110Y87        FDRE                                         r  h_sync_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.904    -0.811    pixel_clk
    SLICE_X110Y87        FDRE                                         r  h_sync_counter_reg[3]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.105    -0.470    h_sync_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.383    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_manager_instance/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y87    h_sync_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y87    h_sync_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y88    h_sync_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y88    h_sync_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y88    h_sync_counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y88    h_sync_counter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y89    h_sync_counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X111Y87    h_sync_delay_reg_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y87    h_sync_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y87    h_sync_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y88    h_sync_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y88    h_sync_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y88    h_sync_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y88    h_sync_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y87    h_sync_delay_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X104Y90    v_sync_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y87    h_sync_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X104Y90    v_sync_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y87    h_sync_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y87    h_sync_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y87    h_sync_delay_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X104Y90    v_sync_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X100Y95    v_sync_delay_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y101   vga_blue_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y102   vga_green_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y101   vga_green_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y102   vga_green_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y101   vga_green_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_manager_instance/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_manager_instance/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 2.846ns (47.950%)  route 3.089ns (52.050%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X109Y101       LDCE (SetClr_ldce_CLR_Q)     0.885     4.401 f  vga_red_reg[3]/Q
                         net (fo=1, routed)           0.626     5.026    vga_red[3]
    SLICE_X109Y99        FDRE                                         f  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.684     5.273    pixel_clk
    SLICE_X109Y99        FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.113     5.727    
    SLICE_X109Y99        FDRE (Setup_fdre_C_D)       -0.081     5.646    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.646    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 2.859ns (47.470%)  route 3.164ns (52.530%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.520     3.654    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y102       LDCE (SetClr_ldce_CLR_Q)     0.898     4.552 f  vga_green_reg[0]/Q
                         net (fo=1, routed)           0.562     5.114    vga_green[0]
    SLICE_X109Y102       FDRE                                         f  vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858     5.447    pixel_clk
    SLICE_X109Y102       FDRE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.467     5.914    
                         clock uncertainty           -0.113     5.801    
    SLICE_X109Y102       FDRE (Setup_fdre_C_D)       -0.067     5.734    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.734    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 2.859ns (48.140%)  route 3.080ns (51.860%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.520     3.654    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y102       LDCE (SetClr_ldce_CLR_Q)     0.898     4.552 f  vga_green_reg[1]/Q
                         net (fo=1, routed)           0.478     5.030    vga_green[1]
    SLICE_X110Y101       FDRE                                         f  vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X110Y101       FDRE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.113     5.804    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.061     5.743    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.743    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.846ns (49.136%)  route 2.946ns (50.864%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X109Y101       LDCE (SetClr_ldce_CLR_Q)     0.885     4.401 f  vga_red_reg[2]/Q
                         net (fo=1, routed)           0.482     4.883    vga_red[2]
    SLICE_X109Y99        FDRE                                         f  vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.684     5.273    pixel_clk
    SLICE_X109Y99        FDRE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.113     5.727    
    SLICE_X109Y99        FDRE (Setup_fdre_C_D)       -0.067     5.660    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.660    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 2.859ns (48.732%)  route 3.008ns (51.268%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y101       LDCE (SetClr_ldce_CLR_Q)     0.898     4.414 f  vga_blue_reg[3]/Q
                         net (fo=2, routed)           0.544     4.958    vga_blue[3]
    SLICE_X110Y101       FDRE                                         f  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X110Y101       FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.113     5.804    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.067     5.737    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.737    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 2.859ns (48.784%)  route 3.002ns (51.216%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y101       LDCE (SetClr_ldce_CLR_Q)     0.898     4.414 f  vga_blue_reg[2]/Q
                         net (fo=2, routed)           0.538     4.951    vga_blue[2]
    SLICE_X111Y101       FDRE                                         f  vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X111Y101       FDRE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.113     5.804    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)       -0.067     5.737    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.737    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 2.859ns (48.953%)  route 2.981ns (51.047%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.520     3.654    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y102       LDCE (SetClr_ldce_CLR_Q)     0.898     4.552 f  vga_green_reg[2]/Q
                         net (fo=1, routed)           0.379     4.931    vga_green[2]
    SLICE_X109Y102       FDRE                                         f  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858     5.447    pixel_clk
    SLICE_X109Y102       FDRE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.467     5.914    
                         clock uncertainty           -0.113     5.801    
    SLICE_X109Y102       FDRE (Setup_fdre_C_D)       -0.081     5.720    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 2.859ns (49.081%)  route 2.966ns (50.919%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y101       LDCE (SetClr_ldce_CLR_Q)     0.898     4.414 f  vga_blue_reg[3]/Q
                         net (fo=2, routed)           0.502     4.916    vga_blue[3]
    SLICE_X110Y101       FDRE                                         f  vga_blue_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X110Y101       FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.113     5.804    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.081     5.723    vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 2.859ns (49.157%)  route 2.957ns (50.843%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.520     3.654    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y102       LDCE (SetClr_ldce_CLR_Q)     0.898     4.552 f  vga_green_reg[3]/Q
                         net (fo=1, routed)           0.355     4.907    vga_green[3]
    SLICE_X110Y101       FDRE                                         f  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X110Y101       FDRE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.113     5.804    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.058     5.746    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 2.846ns (48.883%)  route 2.976ns (51.117%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X109Y101       LDCE (SetClr_ldce_CLR_Q)     0.885     4.401 f  vga_red_reg[1]/Q
                         net (fo=1, routed)           0.512     4.913    vga_red[1]
    SLICE_X107Y101       FDRE                                         f  vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858     5.447    pixel_clk
    SLICE_X107Y101       FDRE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.467     5.914    
                         clock uncertainty           -0.113     5.801    
    SLICE_X107Y101       FDRE (Setup_fdre_C_D)       -0.043     5.758    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.758    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                  0.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_delay_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.608    -0.600    pixel_clk
    SLICE_X100Y95        FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y95        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.056    -0.380    v_sync_reg
    SLICE_X100Y95        FDRE                                         r  v_sync_delay_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.878    -0.837    pixel_clk
    SLICE_X100Y95        FDRE                                         r  v_sync_delay_reg_reg/C
                         clock pessimism              0.238    -0.600    
    SLICE_X100Y95        FDRE (Hold_fdre_C_D)         0.060    -0.540    v_sync_delay_reg_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_delay_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.724%)  route 0.205ns (59.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.635    -0.573    pixel_clk
    SLICE_X111Y90        FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.205    -0.226    h_sync_reg
    SLICE_X111Y87        FDRE                                         r  h_sync_delay_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.904    -0.811    pixel_clk
    SLICE_X111Y87        FDRE                                         r  h_sync_delay_reg_reg/C
                         clock pessimism              0.252    -0.560    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.066    -0.494    h_sync_delay_reg_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.183ns (45.754%)  route 0.217ns (54.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.633    -0.575    pixel_clk
    SLICE_X111Y87        FDRE                                         r  h_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 f  h_sync_counter_reg[0]/Q
                         net (fo=16, routed)          0.217    -0.217    h_sync_counter_reg_n_0_[0]
    SLICE_X111Y87        LUT1 (Prop_lut1_I0_O)        0.042    -0.175 r  h_sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    h_sync_counter[0]
    SLICE_X111Y87        FDRE                                         r  h_sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.904    -0.811    pixel_clk
    SLICE_X111Y87        FDRE                                         r  h_sync_counter_reg[0]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.105    -0.470    h_sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.274ns (55.746%)  route 0.218ns (44.254%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.607    -0.601    pixel_clk
    SLICE_X104Y90        FDRE                                         r  v_sync_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  v_sync_counter_reg[10]/Q
                         net (fo=34, routed)          0.218    -0.219    v_sync_counter_reg[10]
    SLICE_X104Y90        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.109 r  v_sync_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.109    v_sync_counter_reg[8]_i_1_n_5
    SLICE_X104Y90        FDRE                                         r  v_sync_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.878    -0.837    pixel_clk
    SLICE_X104Y90        FDRE                                         r  v_sync_counter_reg[10]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.134    -0.467    v_sync_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.274ns (55.660%)  route 0.218ns (44.340%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.607    -0.601    pixel_clk
    SLICE_X104Y91        FDRE                                         r  v_sync_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  v_sync_counter_reg[14]/Q
                         net (fo=33, routed)          0.218    -0.218    v_sync_counter_reg[14]
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.108 r  v_sync_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.108    v_sync_counter_reg[12]_i_1_n_5
    SLICE_X104Y91        FDRE                                         r  v_sync_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.878    -0.837    pixel_clk
    SLICE_X104Y91        FDRE                                         r  v_sync_counter_reg[14]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134    -0.467    v_sync_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.252ns (53.124%)  route 0.222ns (46.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.635    -0.573    pixel_clk
    SLICE_X110Y90        FDRE                                         r  h_sync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  h_sync_counter_reg[15]/Q
                         net (fo=25, routed)          0.222    -0.209    h_sync_counter_reg_n_0_[15]
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.098 r  h_sync_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    h_sync_counter_reg[16]_i_1_n_5
    SLICE_X110Y90        FDRE                                         r  h_sync_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.907    -0.808    pixel_clk
    SLICE_X110Y90        FDRE                                         r  h_sync_counter_reg[15]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X110Y90        FDRE (Hold_fdre_C_D)         0.105    -0.468    h_sync_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.252ns (53.025%)  route 0.223ns (46.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.634    -0.574    pixel_clk
    SLICE_X110Y88        FDRE                                         r  h_sync_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  h_sync_counter_reg[7]/Q
                         net (fo=28, routed)          0.223    -0.209    h_sync_counter_reg_n_0_[7]
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.098 r  h_sync_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    h_sync_counter_reg[8]_i_1_n_5
    SLICE_X110Y88        FDRE                                         r  h_sync_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.906    -0.809    pixel_clk
    SLICE_X110Y88        FDRE                                         r  h_sync_counter_reg[7]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.105    -0.469    h_sync_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.275ns (53.407%)  route 0.240ns (46.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.606    -0.602    pixel_clk
    SLICE_X104Y88        FDRE                                         r  v_sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  v_sync_counter_reg[1]/Q
                         net (fo=27, routed)          0.240    -0.198    v_sync_counter_reg[1]
    SLICE_X104Y88        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.087 r  v_sync_counter_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.087    v_sync_counter_reg[0]_i_3_n_6
    SLICE_X104Y88        FDRE                                         r  v_sync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.877    -0.838    pixel_clk
    SLICE_X104Y88        FDRE                                         r  v_sync_counter_reg[1]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X104Y88        FDRE (Hold_fdre_C_D)         0.134    -0.468    v_sync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.252ns (51.786%)  route 0.235ns (48.214%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.635    -0.573    pixel_clk
    SLICE_X110Y91        FDRE                                         r  h_sync_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  h_sync_counter_reg[19]/Q
                         net (fo=24, routed)          0.235    -0.197    h_sync_counter_reg_n_0_[19]
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.086 r  h_sync_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.086    h_sync_counter_reg[20]_i_1_n_5
    SLICE_X110Y91        FDRE                                         r  h_sync_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.907    -0.808    pixel_clk
    SLICE_X110Y91        FDRE                                         r  h_sync_counter_reg[19]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X110Y91        FDRE (Hold_fdre_C_D)         0.105    -0.468    h_sync_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.252ns (51.625%)  route 0.236ns (48.375%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.633    -0.575    pixel_clk
    SLICE_X110Y87        FDRE                                         r  h_sync_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  h_sync_counter_reg[3]/Q
                         net (fo=27, routed)          0.236    -0.197    h_sync_counter_reg_n_0_[3]
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.086 r  h_sync_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.086    h_sync_counter_reg[4]_i_1_n_5
    SLICE_X110Y87        FDRE                                         r  h_sync_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.904    -0.811    pixel_clk
    SLICE_X110Y87        FDRE                                         r  h_sync_counter_reg[3]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.105    -0.470    h_sync_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.383    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_manager_instance/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y87    h_sync_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y87    h_sync_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y88    h_sync_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y88    h_sync_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y88    h_sync_counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y88    h_sync_counter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X110Y89    h_sync_counter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X111Y87    h_sync_delay_reg_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y87    h_sync_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y87    h_sync_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y88    h_sync_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y88    h_sync_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y88    h_sync_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y88    h_sync_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y87    h_sync_delay_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X104Y90    v_sync_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y87    h_sync_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X104Y90    v_sync_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y87    h_sync_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y87    h_sync_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y87    h_sync_delay_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X104Y90    v_sync_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X100Y95    v_sync_delay_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y101   vga_blue_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y102   vga_green_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y101   vga_green_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y102   vga_green_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y101   vga_green_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_manager_instance/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_manager_instance/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_manager_instance/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 2.846ns (47.950%)  route 3.089ns (52.050%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X109Y101       LDCE (SetClr_ldce_CLR_Q)     0.885     4.401 f  vga_red_reg[3]/Q
                         net (fo=1, routed)           0.626     5.026    vga_red[3]
    SLICE_X109Y99        FDRE                                         f  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.684     5.273    pixel_clk
    SLICE_X109Y99        FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X109Y99        FDRE (Setup_fdre_C_D)       -0.081     5.645    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.645    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 2.859ns (47.470%)  route 3.164ns (52.530%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.520     3.654    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y102       LDCE (SetClr_ldce_CLR_Q)     0.898     4.552 f  vga_green_reg[0]/Q
                         net (fo=1, routed)           0.562     5.114    vga_green[0]
    SLICE_X109Y102       FDRE                                         f  vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858     5.447    pixel_clk
    SLICE_X109Y102       FDRE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.467     5.914    
                         clock uncertainty           -0.114     5.800    
    SLICE_X109Y102       FDRE (Setup_fdre_C_D)       -0.067     5.733    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.733    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 2.859ns (48.140%)  route 3.080ns (51.860%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.520     3.654    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y102       LDCE (SetClr_ldce_CLR_Q)     0.898     4.552 f  vga_green_reg[1]/Q
                         net (fo=1, routed)           0.478     5.030    vga_green[1]
    SLICE_X110Y101       FDRE                                         f  vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X110Y101       FDRE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.114     5.803    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.061     5.742    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.742    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.846ns (49.136%)  route 2.946ns (50.864%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X109Y101       LDCE (SetClr_ldce_CLR_Q)     0.885     4.401 f  vga_red_reg[2]/Q
                         net (fo=1, routed)           0.482     4.883    vga_red[2]
    SLICE_X109Y99        FDRE                                         f  vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.684     5.273    pixel_clk
    SLICE_X109Y99        FDRE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X109Y99        FDRE (Setup_fdre_C_D)       -0.067     5.659    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.659    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 2.859ns (48.732%)  route 3.008ns (51.268%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y101       LDCE (SetClr_ldce_CLR_Q)     0.898     4.414 f  vga_blue_reg[3]/Q
                         net (fo=2, routed)           0.544     4.958    vga_blue[3]
    SLICE_X110Y101       FDRE                                         f  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X110Y101       FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.114     5.803    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.067     5.736    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.736    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 2.859ns (48.784%)  route 3.002ns (51.216%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y101       LDCE (SetClr_ldce_CLR_Q)     0.898     4.414 f  vga_blue_reg[2]/Q
                         net (fo=2, routed)           0.538     4.951    vga_blue[2]
    SLICE_X111Y101       FDRE                                         f  vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X111Y101       FDRE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.114     5.803    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)       -0.067     5.736    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.736    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 2.859ns (48.953%)  route 2.981ns (51.047%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.520     3.654    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y102       LDCE (SetClr_ldce_CLR_Q)     0.898     4.552 f  vga_green_reg[2]/Q
                         net (fo=1, routed)           0.379     4.931    vga_green[2]
    SLICE_X109Y102       FDRE                                         f  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858     5.447    pixel_clk
    SLICE_X109Y102       FDRE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.467     5.914    
                         clock uncertainty           -0.114     5.800    
    SLICE_X109Y102       FDRE (Setup_fdre_C_D)       -0.081     5.719    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.719    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 2.859ns (49.081%)  route 2.966ns (50.919%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y101       LDCE (SetClr_ldce_CLR_Q)     0.898     4.414 f  vga_blue_reg[3]/Q
                         net (fo=2, routed)           0.502     4.916    vga_blue[3]
    SLICE_X110Y101       FDRE                                         f  vga_blue_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X110Y101       FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.114     5.803    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.081     5.722    vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.722    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 2.859ns (49.157%)  route 2.957ns (50.843%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.520     3.654    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y102       LDCE (SetClr_ldce_CLR_Q)     0.898     4.552 f  vga_green_reg[3]/Q
                         net (fo=1, routed)           0.355     4.907    vga_green[3]
    SLICE_X110Y101       FDRE                                         f  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X110Y101       FDRE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.114     5.803    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.058     5.745    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.745    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 2.846ns (48.883%)  route 2.976ns (51.117%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X109Y101       LDCE (SetClr_ldce_CLR_Q)     0.885     4.401 f  vga_red_reg[1]/Q
                         net (fo=1, routed)           0.512     4.913    vga_red[1]
    SLICE_X107Y101       FDRE                                         f  vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858     5.447    pixel_clk
    SLICE_X107Y101       FDRE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.467     5.914    
                         clock uncertainty           -0.114     5.800    
    SLICE_X107Y101       FDRE (Setup_fdre_C_D)       -0.043     5.757    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.757    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                  0.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_delay_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.608    -0.600    pixel_clk
    SLICE_X100Y95        FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y95        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.056    -0.380    v_sync_reg
    SLICE_X100Y95        FDRE                                         r  v_sync_delay_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.878    -0.837    pixel_clk
    SLICE_X100Y95        FDRE                                         r  v_sync_delay_reg_reg/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.114    -0.485    
    SLICE_X100Y95        FDRE (Hold_fdre_C_D)         0.060    -0.425    v_sync_delay_reg_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_delay_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.724%)  route 0.205ns (59.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.635    -0.573    pixel_clk
    SLICE_X111Y90        FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.205    -0.226    h_sync_reg
    SLICE_X111Y87        FDRE                                         r  h_sync_delay_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.904    -0.811    pixel_clk
    SLICE_X111Y87        FDRE                                         r  h_sync_delay_reg_reg/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.114    -0.445    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.066    -0.379    h_sync_delay_reg_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.183ns (45.754%)  route 0.217ns (54.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.633    -0.575    pixel_clk
    SLICE_X111Y87        FDRE                                         r  h_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 f  h_sync_counter_reg[0]/Q
                         net (fo=16, routed)          0.217    -0.217    h_sync_counter_reg_n_0_[0]
    SLICE_X111Y87        LUT1 (Prop_lut1_I0_O)        0.042    -0.175 r  h_sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    h_sync_counter[0]
    SLICE_X111Y87        FDRE                                         r  h_sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.904    -0.811    pixel_clk
    SLICE_X111Y87        FDRE                                         r  h_sync_counter_reg[0]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.114    -0.460    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.105    -0.355    h_sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.274ns (55.746%)  route 0.218ns (44.254%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.607    -0.601    pixel_clk
    SLICE_X104Y90        FDRE                                         r  v_sync_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  v_sync_counter_reg[10]/Q
                         net (fo=34, routed)          0.218    -0.219    v_sync_counter_reg[10]
    SLICE_X104Y90        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.109 r  v_sync_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.109    v_sync_counter_reg[8]_i_1_n_5
    SLICE_X104Y90        FDRE                                         r  v_sync_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.878    -0.837    pixel_clk
    SLICE_X104Y90        FDRE                                         r  v_sync_counter_reg[10]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.114    -0.486    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.134    -0.352    v_sync_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.274ns (55.660%)  route 0.218ns (44.340%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.607    -0.601    pixel_clk
    SLICE_X104Y91        FDRE                                         r  v_sync_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  v_sync_counter_reg[14]/Q
                         net (fo=33, routed)          0.218    -0.218    v_sync_counter_reg[14]
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.108 r  v_sync_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.108    v_sync_counter_reg[12]_i_1_n_5
    SLICE_X104Y91        FDRE                                         r  v_sync_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.878    -0.837    pixel_clk
    SLICE_X104Y91        FDRE                                         r  v_sync_counter_reg[14]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.114    -0.486    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134    -0.352    v_sync_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.252ns (53.124%)  route 0.222ns (46.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.635    -0.573    pixel_clk
    SLICE_X110Y90        FDRE                                         r  h_sync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  h_sync_counter_reg[15]/Q
                         net (fo=25, routed)          0.222    -0.209    h_sync_counter_reg_n_0_[15]
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.098 r  h_sync_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    h_sync_counter_reg[16]_i_1_n_5
    SLICE_X110Y90        FDRE                                         r  h_sync_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.907    -0.808    pixel_clk
    SLICE_X110Y90        FDRE                                         r  h_sync_counter_reg[15]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.114    -0.458    
    SLICE_X110Y90        FDRE (Hold_fdre_C_D)         0.105    -0.353    h_sync_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.252ns (53.025%)  route 0.223ns (46.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.634    -0.574    pixel_clk
    SLICE_X110Y88        FDRE                                         r  h_sync_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  h_sync_counter_reg[7]/Q
                         net (fo=28, routed)          0.223    -0.209    h_sync_counter_reg_n_0_[7]
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.098 r  h_sync_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    h_sync_counter_reg[8]_i_1_n_5
    SLICE_X110Y88        FDRE                                         r  h_sync_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.906    -0.809    pixel_clk
    SLICE_X110Y88        FDRE                                         r  h_sync_counter_reg[7]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.114    -0.459    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.105    -0.354    h_sync_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.275ns (53.407%)  route 0.240ns (46.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.606    -0.602    pixel_clk
    SLICE_X104Y88        FDRE                                         r  v_sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  v_sync_counter_reg[1]/Q
                         net (fo=27, routed)          0.240    -0.198    v_sync_counter_reg[1]
    SLICE_X104Y88        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.087 r  v_sync_counter_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.087    v_sync_counter_reg[0]_i_3_n_6
    SLICE_X104Y88        FDRE                                         r  v_sync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.877    -0.838    pixel_clk
    SLICE_X104Y88        FDRE                                         r  v_sync_counter_reg[1]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.114    -0.487    
    SLICE_X104Y88        FDRE (Hold_fdre_C_D)         0.134    -0.353    v_sync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.252ns (51.786%)  route 0.235ns (48.214%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.635    -0.573    pixel_clk
    SLICE_X110Y91        FDRE                                         r  h_sync_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  h_sync_counter_reg[19]/Q
                         net (fo=24, routed)          0.235    -0.197    h_sync_counter_reg_n_0_[19]
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.086 r  h_sync_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.086    h_sync_counter_reg[20]_i_1_n_5
    SLICE_X110Y91        FDRE                                         r  h_sync_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.907    -0.808    pixel_clk
    SLICE_X110Y91        FDRE                                         r  h_sync_counter_reg[19]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.114    -0.458    
    SLICE_X110Y91        FDRE (Hold_fdre_C_D)         0.105    -0.353    h_sync_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.252ns (51.625%)  route 0.236ns (48.375%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.633    -0.575    pixel_clk
    SLICE_X110Y87        FDRE                                         r  h_sync_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  h_sync_counter_reg[3]/Q
                         net (fo=27, routed)          0.236    -0.197    h_sync_counter_reg_n_0_[3]
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.086 r  h_sync_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.086    h_sync_counter_reg[4]_i_1_n_5
    SLICE_X110Y87        FDRE                                         r  h_sync_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.904    -0.811    pixel_clk
    SLICE_X110Y87        FDRE                                         r  h_sync_counter_reg[3]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.114    -0.460    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.105    -0.355    h_sync_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 2.846ns (47.950%)  route 3.089ns (52.050%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X109Y101       LDCE (SetClr_ldce_CLR_Q)     0.885     4.401 f  vga_red_reg[3]/Q
                         net (fo=1, routed)           0.626     5.026    vga_red[3]
    SLICE_X109Y99        FDRE                                         f  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.684     5.273    pixel_clk
    SLICE_X109Y99        FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X109Y99        FDRE (Setup_fdre_C_D)       -0.081     5.645    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.645    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 2.859ns (47.470%)  route 3.164ns (52.530%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.520     3.654    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y102       LDCE (SetClr_ldce_CLR_Q)     0.898     4.552 f  vga_green_reg[0]/Q
                         net (fo=1, routed)           0.562     5.114    vga_green[0]
    SLICE_X109Y102       FDRE                                         f  vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858     5.447    pixel_clk
    SLICE_X109Y102       FDRE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.467     5.914    
                         clock uncertainty           -0.114     5.800    
    SLICE_X109Y102       FDRE (Setup_fdre_C_D)       -0.067     5.733    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.733    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 2.859ns (48.140%)  route 3.080ns (51.860%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.520     3.654    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y102       LDCE (SetClr_ldce_CLR_Q)     0.898     4.552 f  vga_green_reg[1]/Q
                         net (fo=1, routed)           0.478     5.030    vga_green[1]
    SLICE_X110Y101       FDRE                                         f  vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X110Y101       FDRE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.114     5.803    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.061     5.742    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.742    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 2.846ns (49.136%)  route 2.946ns (50.864%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.461ns = ( 5.273 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X109Y101       LDCE (SetClr_ldce_CLR_Q)     0.885     4.401 f  vga_red_reg[2]/Q
                         net (fo=1, routed)           0.482     4.883    vga_red[2]
    SLICE_X109Y99        FDRE                                         f  vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.684     5.273    pixel_clk
    SLICE_X109Y99        FDRE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.567     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X109Y99        FDRE (Setup_fdre_C_D)       -0.067     5.659    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.659    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 2.859ns (48.732%)  route 3.008ns (51.268%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y101       LDCE (SetClr_ldce_CLR_Q)     0.898     4.414 f  vga_blue_reg[3]/Q
                         net (fo=2, routed)           0.544     4.958    vga_blue[3]
    SLICE_X110Y101       FDRE                                         f  vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X110Y101       FDRE                                         r  vga_blue_reg_reg[3]/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.114     5.803    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.067     5.736    vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.736    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 2.859ns (48.784%)  route 3.002ns (51.216%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y101       LDCE (SetClr_ldce_CLR_Q)     0.898     4.414 f  vga_blue_reg[2]/Q
                         net (fo=2, routed)           0.538     4.951    vga_blue[2]
    SLICE_X111Y101       FDRE                                         f  vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X111Y101       FDRE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.114     5.803    
    SLICE_X111Y101       FDRE (Setup_fdre_C_D)       -0.067     5.736    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.736    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 2.859ns (48.953%)  route 2.981ns (51.047%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.520     3.654    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y102       LDCE (SetClr_ldce_CLR_Q)     0.898     4.552 f  vga_green_reg[2]/Q
                         net (fo=1, routed)           0.379     4.931    vga_green[2]
    SLICE_X109Y102       FDRE                                         f  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858     5.447    pixel_clk
    SLICE_X109Y102       FDRE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.467     5.914    
                         clock uncertainty           -0.114     5.800    
    SLICE_X109Y102       FDRE (Setup_fdre_C_D)       -0.081     5.719    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.719    
                         arrival time                          -4.931    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 2.859ns (49.081%)  route 2.966ns (50.919%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y101       LDCE (SetClr_ldce_CLR_Q)     0.898     4.414 f  vga_blue_reg[3]/Q
                         net (fo=2, routed)           0.502     4.916    vga_blue[3]
    SLICE_X110Y101       FDRE                                         f  vga_blue_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X110Y101       FDRE                                         r  vga_blue_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.114     5.803    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.081     5.722    vga_blue_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.722    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 2.859ns (49.157%)  route 2.957ns (50.843%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.520     3.654    vga_red_reg[3]_i_3_n_0
    SLICE_X108Y102       LDCE (SetClr_ldce_CLR_Q)     0.898     4.552 f  vga_green_reg[3]/Q
                         net (fo=1, routed)           0.355     4.907    vga_green[3]
    SLICE_X110Y101       FDRE                                         f  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.861     5.450    pixel_clk
    SLICE_X110Y101       FDRE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.467     5.917    
                         clock uncertainty           -0.114     5.803    
    SLICE_X110Y101       FDRE (Setup_fdre_C_D)       -0.058     5.745    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.745    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 v_sync_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 2.846ns (48.883%)  route 2.976ns (51.117%))
  Logic Levels:           7  (CARRY4=4 LDCE=1 LUT2=2)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.783    -0.909    pixel_clk
    SLICE_X104Y89        FDRE                                         r  v_sync_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y89        FDRE (Prop_fdre_C_Q)         0.518    -0.391 r  v_sync_counter_reg[5]/Q
                         net (fo=38, routed)          1.296     0.905    v_sync_counter_reg[5]
    SLICE_X106Y97        LUT2 (Prop_lut2_I0_O)        0.124     1.029 r  vga_red_reg[3]_i_216/O
                         net (fo=1, routed)           0.000     1.029    vga_red_reg[3]_i_216_n_0
    SLICE_X106Y97        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.579 r  vga_red_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     1.579    vga_red_reg[3]_i_148_n_0
    SLICE_X106Y98        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.693 r  vga_red_reg[3]_i_87/CO[3]
                         net (fo=1, routed)           0.000     1.693    vga_red_reg[3]_i_87_n_0
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.807 r  vga_red_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.001     1.808    vga_red_reg[3]_i_40_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.036 f  vga_red_reg[3]_i_14/CO[2]
                         net (fo=15, routed)          0.785     2.821    vga_red2
    SLICE_X109Y100       LUT2 (Prop_lut2_I0_O)        0.313     3.134 r  vga_red_reg[3]_i_3/O
                         net (fo=12, routed)          0.382     3.516    vga_red_reg[3]_i_3_n_0
    SLICE_X109Y101       LDCE (SetClr_ldce_CLR_Q)     0.885     4.401 f  vga_red_reg[1]/Q
                         net (fo=1, routed)           0.512     4.913    vga_red[1]
    SLICE_X107Y101       FDRE                                         f  vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  i_clk (IN)
                         net (fo=0)                   0.000     6.734    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          1.858     5.447    pixel_clk
    SLICE_X107Y101       FDRE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.467     5.914    
                         clock uncertainty           -0.114     5.800    
    SLICE_X107Y101       FDRE (Setup_fdre_C_D)       -0.043     5.757    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.757    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                  0.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_delay_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.608    -0.600    pixel_clk
    SLICE_X100Y95        FDRE                                         r  v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y95        FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  v_sync_reg_reg/Q
                         net (fo=1, routed)           0.056    -0.380    v_sync_reg
    SLICE_X100Y95        FDRE                                         r  v_sync_delay_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.878    -0.837    pixel_clk
    SLICE_X100Y95        FDRE                                         r  v_sync_delay_reg_reg/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.114    -0.485    
    SLICE_X100Y95        FDRE (Hold_fdre_C_D)         0.060    -0.425    v_sync_delay_reg_reg
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_delay_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.724%)  route 0.205ns (59.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.635    -0.573    pixel_clk
    SLICE_X111Y90        FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.205    -0.226    h_sync_reg
    SLICE_X111Y87        FDRE                                         r  h_sync_delay_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.904    -0.811    pixel_clk
    SLICE_X111Y87        FDRE                                         r  h_sync_delay_reg_reg/C
                         clock pessimism              0.252    -0.560    
                         clock uncertainty            0.114    -0.445    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.066    -0.379    h_sync_delay_reg_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.183ns (45.754%)  route 0.217ns (54.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.633    -0.575    pixel_clk
    SLICE_X111Y87        FDRE                                         r  h_sync_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 f  h_sync_counter_reg[0]/Q
                         net (fo=16, routed)          0.217    -0.217    h_sync_counter_reg_n_0_[0]
    SLICE_X111Y87        LUT1 (Prop_lut1_I0_O)        0.042    -0.175 r  h_sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    h_sync_counter[0]
    SLICE_X111Y87        FDRE                                         r  h_sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.904    -0.811    pixel_clk
    SLICE_X111Y87        FDRE                                         r  h_sync_counter_reg[0]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.114    -0.460    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.105    -0.355    h_sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.274ns (55.746%)  route 0.218ns (44.254%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.607    -0.601    pixel_clk
    SLICE_X104Y90        FDRE                                         r  v_sync_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  v_sync_counter_reg[10]/Q
                         net (fo=34, routed)          0.218    -0.219    v_sync_counter_reg[10]
    SLICE_X104Y90        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.109 r  v_sync_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.109    v_sync_counter_reg[8]_i_1_n_5
    SLICE_X104Y90        FDRE                                         r  v_sync_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.878    -0.837    pixel_clk
    SLICE_X104Y90        FDRE                                         r  v_sync_counter_reg[10]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.114    -0.486    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.134    -0.352    v_sync_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.274ns (55.660%)  route 0.218ns (44.340%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.607    -0.601    pixel_clk
    SLICE_X104Y91        FDRE                                         r  v_sync_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  v_sync_counter_reg[14]/Q
                         net (fo=33, routed)          0.218    -0.218    v_sync_counter_reg[14]
    SLICE_X104Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.108 r  v_sync_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.108    v_sync_counter_reg[12]_i_1_n_5
    SLICE_X104Y91        FDRE                                         r  v_sync_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.878    -0.837    pixel_clk
    SLICE_X104Y91        FDRE                                         r  v_sync_counter_reg[14]/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.114    -0.486    
    SLICE_X104Y91        FDRE (Hold_fdre_C_D)         0.134    -0.352    v_sync_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.252ns (53.124%)  route 0.222ns (46.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.635    -0.573    pixel_clk
    SLICE_X110Y90        FDRE                                         r  h_sync_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  h_sync_counter_reg[15]/Q
                         net (fo=25, routed)          0.222    -0.209    h_sync_counter_reg_n_0_[15]
    SLICE_X110Y90        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.098 r  h_sync_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    h_sync_counter_reg[16]_i_1_n_5
    SLICE_X110Y90        FDRE                                         r  h_sync_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.907    -0.808    pixel_clk
    SLICE_X110Y90        FDRE                                         r  h_sync_counter_reg[15]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.114    -0.458    
    SLICE_X110Y90        FDRE (Hold_fdre_C_D)         0.105    -0.353    h_sync_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.252ns (53.025%)  route 0.223ns (46.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.634    -0.574    pixel_clk
    SLICE_X110Y88        FDRE                                         r  h_sync_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  h_sync_counter_reg[7]/Q
                         net (fo=28, routed)          0.223    -0.209    h_sync_counter_reg_n_0_[7]
    SLICE_X110Y88        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.098 r  h_sync_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.098    h_sync_counter_reg[8]_i_1_n_5
    SLICE_X110Y88        FDRE                                         r  h_sync_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.906    -0.809    pixel_clk
    SLICE_X110Y88        FDRE                                         r  h_sync_counter_reg[7]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.114    -0.459    
    SLICE_X110Y88        FDRE (Hold_fdre_C_D)         0.105    -0.354    h_sync_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 v_sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.275ns (53.407%)  route 0.240ns (46.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.606    -0.602    pixel_clk
    SLICE_X104Y88        FDRE                                         r  v_sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  v_sync_counter_reg[1]/Q
                         net (fo=27, routed)          0.240    -0.198    v_sync_counter_reg[1]
    SLICE_X104Y88        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.087 r  v_sync_counter_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000    -0.087    v_sync_counter_reg[0]_i_3_n_6
    SLICE_X104Y88        FDRE                                         r  v_sync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.877    -0.838    pixel_clk
    SLICE_X104Y88        FDRE                                         r  v_sync_counter_reg[1]/C
                         clock pessimism              0.237    -0.602    
                         clock uncertainty            0.114    -0.487    
    SLICE_X104Y88        FDRE (Hold_fdre_C_D)         0.134    -0.353    v_sync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.252ns (51.786%)  route 0.235ns (48.214%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.635    -0.573    pixel_clk
    SLICE_X110Y91        FDRE                                         r  h_sync_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  h_sync_counter_reg[19]/Q
                         net (fo=24, routed)          0.235    -0.197    h_sync_counter_reg_n_0_[19]
    SLICE_X110Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.086 r  h_sync_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.086    h_sync_counter_reg[20]_i_1_n_5
    SLICE_X110Y91        FDRE                                         r  h_sync_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.907    -0.808    pixel_clk
    SLICE_X110Y91        FDRE                                         r  h_sync_counter_reg[19]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.114    -0.458    
    SLICE_X110Y91        FDRE (Hold_fdre_C_D)         0.105    -0.353    h_sync_counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 h_sync_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.252ns (51.625%)  route 0.236ns (48.375%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.633    -0.575    pixel_clk
    SLICE_X110Y87        FDRE                                         r  h_sync_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  h_sync_counter_reg[3]/Q
                         net (fo=27, routed)          0.236    -0.197    h_sync_counter_reg_n_0_[3]
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.086 r  h_sync_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.086    h_sync_counter_reg[4]_i_1_n_5
    SLICE_X110Y87        FDRE                                         r  h_sync_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager_instance/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_manager_instance/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_manager_instance/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_manager_instance/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_manager_instance/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_manager_instance/inst/clkout1_buf/O
                         net (fo=80, routed)          0.904    -0.811    pixel_clk
    SLICE_X110Y87        FDRE                                         r  h_sync_counter_reg[3]/C
                         clock pessimism              0.237    -0.575    
                         clock uncertainty            0.114    -0.460    
    SLICE_X110Y87        FDRE (Hold_fdre_C_D)         0.105    -0.355    h_sync_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.269    





