Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sun Oct  8 17:54:51 2017
| Host         : ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_system_timing_summary_routed.rpt -rpx main_system_timing_summary_routed.rpx
| Design       : main_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     75.883        0.000                      0                  182        0.167        0.000                      0                  182       41.160        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        75.883        0.000                      0                  182        0.167        0.000                      0                  182       41.160        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       75.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.883ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 3.185ns (44.127%)  route 4.033ns (55.873%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.624     5.168    spm/sysclk
    SLICE_X64Y21         FDRE                                         r  spm/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  spm/byte_count_reg[1]/Q
                         net (fo=1, routed)           0.578     6.264    spm/byte_count[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.920 r  spm/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.920    spm/state2_carry_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    spm/state2_carry__0_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.148    spm/state2_carry__1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.482 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.964     8.447    spm/state2_carry__2_n_6
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.303     8.750 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.750    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.207 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.982    10.188    spm/state1_carry__0_n_2
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.357    10.545 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.838    11.383    spm/i__i_2__0_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I0_O)        0.332    11.715 r  spm/__7/i_/O
                         net (fo=16, routed)          0.671    12.386    spm/__7/i__n_0
    SLICE_X64Y22         FDRE                                         r  spm/byte_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.505    88.200    spm/sysclk
    SLICE_X64Y22         FDRE                                         r  spm/byte_count_reg[5]/C
                         clock pessimism              0.273    88.473    
                         clock uncertainty           -0.035    88.438    
    SLICE_X64Y22         FDRE (Setup_fdre_C_CE)      -0.169    88.269    spm/byte_count_reg[5]
  -------------------------------------------------------------------
                         required time                         88.269    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                 75.883    

Slack (MET) :             75.883ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 3.185ns (44.127%)  route 4.033ns (55.873%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.624     5.168    spm/sysclk
    SLICE_X64Y21         FDRE                                         r  spm/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  spm/byte_count_reg[1]/Q
                         net (fo=1, routed)           0.578     6.264    spm/byte_count[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.920 r  spm/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.920    spm/state2_carry_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    spm/state2_carry__0_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.148    spm/state2_carry__1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.482 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.964     8.447    spm/state2_carry__2_n_6
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.303     8.750 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.750    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.207 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.982    10.188    spm/state1_carry__0_n_2
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.357    10.545 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.838    11.383    spm/i__i_2__0_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I0_O)        0.332    11.715 r  spm/__7/i_/O
                         net (fo=16, routed)          0.671    12.386    spm/__7/i__n_0
    SLICE_X64Y22         FDRE                                         r  spm/byte_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.505    88.200    spm/sysclk
    SLICE_X64Y22         FDRE                                         r  spm/byte_count_reg[6]/C
                         clock pessimism              0.273    88.473    
                         clock uncertainty           -0.035    88.438    
    SLICE_X64Y22         FDRE (Setup_fdre_C_CE)      -0.169    88.269    spm/byte_count_reg[6]
  -------------------------------------------------------------------
                         required time                         88.269    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                 75.883    

Slack (MET) :             75.883ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 3.185ns (44.127%)  route 4.033ns (55.873%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.624     5.168    spm/sysclk
    SLICE_X64Y21         FDRE                                         r  spm/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  spm/byte_count_reg[1]/Q
                         net (fo=1, routed)           0.578     6.264    spm/byte_count[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.920 r  spm/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.920    spm/state2_carry_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    spm/state2_carry__0_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.148    spm/state2_carry__1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.482 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.964     8.447    spm/state2_carry__2_n_6
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.303     8.750 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.750    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.207 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.982    10.188    spm/state1_carry__0_n_2
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.357    10.545 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.838    11.383    spm/i__i_2__0_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I0_O)        0.332    11.715 r  spm/__7/i_/O
                         net (fo=16, routed)          0.671    12.386    spm/__7/i__n_0
    SLICE_X64Y22         FDRE                                         r  spm/byte_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.505    88.200    spm/sysclk
    SLICE_X64Y22         FDRE                                         r  spm/byte_count_reg[7]/C
                         clock pessimism              0.273    88.473    
                         clock uncertainty           -0.035    88.438    
    SLICE_X64Y22         FDRE (Setup_fdre_C_CE)      -0.169    88.269    spm/byte_count_reg[7]
  -------------------------------------------------------------------
                         required time                         88.269    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                 75.883    

Slack (MET) :             75.883ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.218ns  (logic 3.185ns (44.127%)  route 4.033ns (55.873%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 88.200 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.624     5.168    spm/sysclk
    SLICE_X64Y21         FDRE                                         r  spm/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  spm/byte_count_reg[1]/Q
                         net (fo=1, routed)           0.578     6.264    spm/byte_count[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.920 r  spm/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.920    spm/state2_carry_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    spm/state2_carry__0_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.148    spm/state2_carry__1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.482 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.964     8.447    spm/state2_carry__2_n_6
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.303     8.750 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.750    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.207 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.982    10.188    spm/state1_carry__0_n_2
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.357    10.545 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.838    11.383    spm/i__i_2__0_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I0_O)        0.332    11.715 r  spm/__7/i_/O
                         net (fo=16, routed)          0.671    12.386    spm/__7/i__n_0
    SLICE_X64Y22         FDRE                                         r  spm/byte_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.505    88.200    spm/sysclk
    SLICE_X64Y22         FDRE                                         r  spm/byte_count_reg[8]/C
                         clock pessimism              0.273    88.473    
                         clock uncertainty           -0.035    88.438    
    SLICE_X64Y22         FDRE (Setup_fdre_C_CE)      -0.169    88.269    spm/byte_count_reg[8]
  -------------------------------------------------------------------
                         required time                         88.269    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                 75.883    

Slack (MET) :             76.019ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 3.185ns (45.212%)  route 3.860ns (54.788%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 88.213 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.624     5.168    spm/sysclk
    SLICE_X64Y21         FDRE                                         r  spm/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  spm/byte_count_reg[1]/Q
                         net (fo=1, routed)           0.578     6.264    spm/byte_count[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.920 r  spm/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.920    spm/state2_carry_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    spm/state2_carry__0_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.148    spm/state2_carry__1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.482 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.964     8.447    spm/state2_carry__2_n_6
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.303     8.750 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.750    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.207 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.982    10.188    spm/state1_carry__0_n_2
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.357    10.545 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.283    10.828    spm/i__i_2__0_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.332    11.160 r  spm/__1/i_/O
                         net (fo=15, routed)          1.053    12.212    spm/__1/i__n_0
    SLICE_X58Y5          FDRE                                         r  spm/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.518    88.213    spm/sysclk
    SLICE_X58Y5          FDRE                                         r  spm/count_reg[6]/C
                         clock pessimism              0.259    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X58Y5          FDRE (Setup_fdre_C_CE)      -0.205    88.232    spm/count_reg[6]
  -------------------------------------------------------------------
                         required time                         88.232    
                         arrival time                         -12.212    
  -------------------------------------------------------------------
                         slack                                 76.019    

Slack (MET) :             76.019ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 3.185ns (45.212%)  route 3.860ns (54.788%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 88.213 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.624     5.168    spm/sysclk
    SLICE_X64Y21         FDRE                                         r  spm/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  spm/byte_count_reg[1]/Q
                         net (fo=1, routed)           0.578     6.264    spm/byte_count[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.920 r  spm/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.920    spm/state2_carry_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    spm/state2_carry__0_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.148    spm/state2_carry__1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.482 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.964     8.447    spm/state2_carry__2_n_6
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.303     8.750 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.750    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.207 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.982    10.188    spm/state1_carry__0_n_2
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.357    10.545 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.283    10.828    spm/i__i_2__0_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.332    11.160 r  spm/__1/i_/O
                         net (fo=15, routed)          1.053    12.212    spm/__1/i__n_0
    SLICE_X58Y5          FDRE                                         r  spm/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.518    88.213    spm/sysclk
    SLICE_X58Y5          FDRE                                         r  spm/count_reg[7]/C
                         clock pessimism              0.259    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X58Y5          FDRE (Setup_fdre_C_CE)      -0.205    88.232    spm/count_reg[7]
  -------------------------------------------------------------------
                         required time                         88.232    
                         arrival time                         -12.212    
  -------------------------------------------------------------------
                         slack                                 76.019    

Slack (MET) :             76.019ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 3.185ns (45.212%)  route 3.860ns (54.788%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 88.213 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.624     5.168    spm/sysclk
    SLICE_X64Y21         FDRE                                         r  spm/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  spm/byte_count_reg[1]/Q
                         net (fo=1, routed)           0.578     6.264    spm/byte_count[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.920 r  spm/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.920    spm/state2_carry_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    spm/state2_carry__0_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.148    spm/state2_carry__1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.482 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.964     8.447    spm/state2_carry__2_n_6
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.303     8.750 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.750    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.207 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.982    10.188    spm/state1_carry__0_n_2
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.357    10.545 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.283    10.828    spm/i__i_2__0_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.332    11.160 r  spm/__1/i_/O
                         net (fo=15, routed)          1.053    12.212    spm/__1/i__n_0
    SLICE_X58Y5          FDRE                                         r  spm/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.518    88.213    spm/sysclk
    SLICE_X58Y5          FDRE                                         r  spm/count_reg[8]/C
                         clock pessimism              0.259    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X58Y5          FDRE (Setup_fdre_C_CE)      -0.205    88.232    spm/count_reg[8]
  -------------------------------------------------------------------
                         required time                         88.232    
                         arrival time                         -12.212    
  -------------------------------------------------------------------
                         slack                                 76.019    

Slack (MET) :             76.022ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 3.185ns (44.999%)  route 3.893ns (55.001%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.624     5.168    spm/sysclk
    SLICE_X64Y21         FDRE                                         r  spm/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  spm/byte_count_reg[1]/Q
                         net (fo=1, routed)           0.578     6.264    spm/byte_count[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.920 r  spm/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.920    spm/state2_carry_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    spm/state2_carry__0_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.148    spm/state2_carry__1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.482 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.964     8.447    spm/state2_carry__2_n_6
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.303     8.750 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.750    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.207 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.982    10.188    spm/state1_carry__0_n_2
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.357    10.545 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.838    11.383    spm/i__i_2__0_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I0_O)        0.332    11.715 r  spm/__7/i_/O
                         net (fo=16, routed)          0.531    12.246    spm/__7/i__n_0
    SLICE_X64Y23         FDRE                                         r  spm/byte_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.504    88.199    spm/sysclk
    SLICE_X64Y23         FDRE                                         r  spm/byte_count_reg[10]/C
                         clock pessimism              0.273    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X64Y23         FDRE (Setup_fdre_C_CE)      -0.169    88.268    spm/byte_count_reg[10]
  -------------------------------------------------------------------
                         required time                         88.268    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                 76.022    

Slack (MET) :             76.022ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 3.185ns (44.999%)  route 3.893ns (55.001%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.624     5.168    spm/sysclk
    SLICE_X64Y21         FDRE                                         r  spm/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  spm/byte_count_reg[1]/Q
                         net (fo=1, routed)           0.578     6.264    spm/byte_count[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.920 r  spm/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.920    spm/state2_carry_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    spm/state2_carry__0_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.148    spm/state2_carry__1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.482 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.964     8.447    spm/state2_carry__2_n_6
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.303     8.750 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.750    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.207 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.982    10.188    spm/state1_carry__0_n_2
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.357    10.545 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.838    11.383    spm/i__i_2__0_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I0_O)        0.332    11.715 r  spm/__7/i_/O
                         net (fo=16, routed)          0.531    12.246    spm/__7/i__n_0
    SLICE_X64Y23         FDRE                                         r  spm/byte_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.504    88.199    spm/sysclk
    SLICE_X64Y23         FDRE                                         r  spm/byte_count_reg[11]/C
                         clock pessimism              0.273    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X64Y23         FDRE (Setup_fdre_C_CE)      -0.169    88.268    spm/byte_count_reg[11]
  -------------------------------------------------------------------
                         required time                         88.268    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                 76.022    

Slack (MET) :             76.022ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/byte_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 3.185ns (44.999%)  route 3.893ns (55.001%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.624     5.168    spm/sysclk
    SLICE_X64Y21         FDRE                                         r  spm/byte_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.686 r  spm/byte_count_reg[1]/Q
                         net (fo=1, routed)           0.578     6.264    spm/byte_count[1]
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.920 r  spm/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.920    spm/state2_carry_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.034    spm/state2_carry__0_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.148 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.148    spm/state2_carry__1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.482 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.964     8.447    spm/state2_carry__2_n_6
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.303     8.750 r  spm/state1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.750    spm/state1_carry__0_i_2_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.207 f  spm/state1_carry__0/CO[1]
                         net (fo=4, routed)           0.982    10.188    spm/state1_carry__0_n_2
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.357    10.545 r  spm/i__i_2__0/O
                         net (fo=3, routed)           0.838    11.383    spm/i__i_2__0_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I0_O)        0.332    11.715 r  spm/__7/i_/O
                         net (fo=16, routed)          0.531    12.246    spm/__7/i__n_0
    SLICE_X64Y23         FDRE                                         r  spm/byte_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         1.504    88.199    spm/sysclk
    SLICE_X64Y23         FDRE                                         r  spm/byte_count_reg[12]/C
                         clock pessimism              0.273    88.472    
                         clock uncertainty           -0.035    88.437    
    SLICE_X64Y23         FDRE (Setup_fdre_C_CE)      -0.169    88.268    spm/byte_count_reg[12]
  -------------------------------------------------------------------
                         required time                         88.268    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                 76.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 spm/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            brightness_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.581     1.485    spm/sysclk
    SLICE_X59Y25         FDRE                                         r  spm/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  spm/data_in_reg[5]/Q
                         net (fo=1, routed)           0.102     1.728    data_in[5]
    SLICE_X60Y25         FDRE                                         r  brightness_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.848     1.997    led_OBUF_BUFG[1]
    SLICE_X60Y25         FDRE                                         r  brightness_reg[5]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.063     1.561    brightness_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 spm/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            brightness_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.581     1.485    spm/sysclk
    SLICE_X59Y25         FDRE                                         r  spm/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  spm/data_in_reg[6]/Q
                         net (fo=1, routed)           0.102     1.728    data_in[6]
    SLICE_X60Y25         FDRE                                         r  brightness_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.848     1.997    led_OBUF_BUFG[1]
    SLICE_X60Y25         FDRE                                         r  brightness_reg[6]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.063     1.561    brightness_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 spm/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            brightness_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.581     1.485    spm/sysclk
    SLICE_X58Y25         FDRE                                         r  spm/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  spm/data_in_reg[1]/Q
                         net (fo=1, routed)           0.106     1.731    data_in[1]
    SLICE_X61Y25         FDRE                                         r  brightness_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.848     1.997    led_OBUF_BUFG[1]
    SLICE_X61Y25         FDRE                                         r  brightness_reg[1]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.066     1.564    brightness_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 spm/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            brightness_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.581     1.485    spm/sysclk
    SLICE_X59Y25         FDRE                                         r  spm/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  spm/data_in_reg[0]/Q
                         net (fo=1, routed)           0.153     1.779    data_in[0]
    SLICE_X61Y25         FDRE                                         r  brightness_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.848     1.997    led_OBUF_BUFG[1]
    SLICE_X61Y25         FDRE                                         r  brightness_reg[0]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.070     1.568    brightness_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 spm/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.594     1.498    spm/sysclk
    SLICE_X58Y5          FDRE                                         r  spm/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y5          FDRE (Prop_fdre_C_Q)         0.128     1.626 r  spm/count_reg[7]/Q
                         net (fo=3, routed)           0.077     1.702    spm/count[7]
    SLICE_X58Y5          LUT4 (Prop_lut4_I0_O)        0.099     1.801 r  spm/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.801    spm/count[8]_i_2_n_0
    SLICE_X58Y5          FDRE                                         r  spm/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.864     2.013    spm/sysclk
    SLICE_X58Y5          FDRE                                         r  spm/count_reg[8]/C
                         clock pessimism             -0.515     1.498    
    SLICE_X58Y5          FDRE (Hold_fdre_C_D)         0.092     1.590    spm/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 spm/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.045%)  route 0.107ns (33.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.585     1.489    spm/sysclk
    SLICE_X60Y20         FDRE                                         r  spm/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.653 f  spm/FSM_sequential_state_reg[0]/Q
                         net (fo=22, routed)          0.107     1.760    spm/state_0[0]
    SLICE_X61Y20         LUT4 (Prop_lut4_I0_O)        0.045     1.805 r  spm/_inferred__2/i_/O
                         net (fo=1, routed)           0.000     1.805    spm/_inferred__2/i__n_0
    SLICE_X61Y20         FDRE                                         r  spm/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.853     2.002    spm/sysclk
    SLICE_X61Y20         FDRE                                         r  spm/cs_reg[0]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X61Y20         FDRE (Hold_fdre_C_D)         0.091     1.593    spm/cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 spm/buffer_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.129%)  route 0.123ns (39.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.584     1.488    spm/sysclk
    SLICE_X58Y21         FDRE                                         r  spm/buffer_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  spm/buffer_in_reg[11]/Q
                         net (fo=1, routed)           0.123     1.752    spm/buffer_in_reg_n_0_[11]
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.797 r  spm/buffer_in[10]_i_1/O
                         net (fo=1, routed)           0.000     1.797    spm/buffer_in[10]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  spm/buffer_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.852     2.001    spm/sysclk
    SLICE_X58Y21         FDRE                                         r  spm/buffer_in_reg[10]/C
                         clock pessimism             -0.513     1.488    
    SLICE_X58Y21         FDRE (Hold_fdre_C_D)         0.092     1.580    spm/buffer_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 spm/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            brightness_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.581     1.485    spm/sysclk
    SLICE_X59Y25         FDRE                                         r  spm/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.128     1.613 r  spm/data_in_reg[4]/Q
                         net (fo=1, routed)           0.105     1.717    data_in[4]
    SLICE_X60Y25         FDRE                                         r  brightness_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.848     1.997    led_OBUF_BUFG[1]
    SLICE_X60Y25         FDRE                                         r  brightness_reg[4]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)        -0.002     1.496    brightness_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 spm/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.903%)  route 0.141ns (43.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.594     1.498    spm/sysclk
    SLICE_X59Y6          FDRE                                         r  spm/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  spm/count_reg[2]/Q
                         net (fo=6, routed)           0.141     1.780    spm/count[2]
    SLICE_X58Y6          LUT4 (Prop_lut4_I0_O)        0.045     1.825 r  spm/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.825    spm/count[3]_i_1_n_0
    SLICE_X58Y6          FDRE                                         r  spm/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.864     2.013    spm/sysclk
    SLICE_X58Y6          FDRE                                         r  spm/count_reg[3]/C
                         clock pessimism             -0.502     1.511    
    SLICE_X58Y6          FDRE (Hold_fdre_C_D)         0.091     1.602    spm/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 spm/buffer_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.582     1.486    spm/sysclk
    SLICE_X61Y23         FDRE                                         r  spm/buffer_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  spm/buffer_out_reg[13]/Q
                         net (fo=1, routed)           0.138     1.765    spm/p_0_in[14]
    SLICE_X61Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.810 r  spm/buffer_out[14]_i_1/O
                         net (fo=1, routed)           0.000     1.810    spm/buffer_out[14]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  spm/buffer_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    led_OBUF[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  led_OBUF_BUFG[1]_inst/O
                         net (fo=108, routed)         0.849     1.998    spm/sysclk
    SLICE_X61Y23         FDRE                                         r  spm/buffer_out_reg[14]/C
                         clock pessimism             -0.512     1.486    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.091     1.577    spm/buffer_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  led_OBUF_BUFG[1]_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y25   brightness_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y25   brightness_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y25   brightness_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X60Y25   brightness_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X60Y25   brightness_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X60Y25   brightness_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X60Y25   brightness_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X61Y25   brightness_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X60Y24   dm/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y117   r_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y117   r_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y117   r_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y117   r_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X60Y20   spm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X60Y20   spm/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X60Y20   spm/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X58Y21   spm/buffer_in_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X58Y21   spm/buffer_in_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X59Y21   spm/buffer_in_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y25   dm/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X62Y25   dm/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y116   r_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y119   r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y119   r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y119   r_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y119   r_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y116   r_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   r_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y121   r_reg[21]/C



