#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jun 27 11:00:12 2020
# Process ID: 23380
# Current directory: C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.runs/synth_1
# Command line: vivado.exe -log uart_eco.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_eco.tcl
# Log file: C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.runs/synth_1/uart_eco.vds
# Journal file: C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_eco.tcl -notrace
Command: synth_design -top uart_eco -part xc7k325tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1011.664 ; gain = 234.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_eco' [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/uart_eco.v:1]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/uart_eco.v:3]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/uart_eco.v:4]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/uart_eco.v:5]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/uart_eco.v:13]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/uart_eco.v:14]
INFO: [Synth 8-6157] synthesizing module 'usart_rx' [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/usart_rx.v:1]
	Parameter CLOCK_FRQ bound to: 50000000 - type: integer 
	Parameter BADRATE bound to: 115200 - type: integer 
	Parameter UART_COUTER_MAX bound to: 434 - type: integer 
	Parameter UART_BIT bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element baud_counter_reg was removed.  [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/usart_rx.v:47]
WARNING: [Synth 8-6014] Unused sequential element baud_rat_clk_reg was removed.  [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/usart_rx.v:35]
WARNING: [Synth 8-5788] Register rx_valid_flag_pre2_reg in module usart_rx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/usart_rx.v:30]
WARNING: [Synth 8-5788] Register rx_valid_flag_pre1_reg in module usart_rx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/usart_rx.v:51]
WARNING: [Synth 8-5788] Register rx_data_byte_reg_reg in module usart_rx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/usart_rx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'usart_rx' (1#1) [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/usart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'usart_tx' [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/usart_tx.v:1]
	Parameter CLOCK_FRQ bound to: 50000000 - type: integer 
	Parameter BADRATE bound to: 115200 - type: integer 
	Parameter UART_COUTER_MAX bound to: 434 - type: integer 
	Parameter UART_BIT bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'usart_tx' (2#1) [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/usart_tx.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'usart_tx_inst'. This will prevent further optimization [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/uart_eco.v:25]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'usart_rx_inst'. This will prevent further optimization [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/uart_eco.v:16]
INFO: [Synth 8-6155] done synthesizing module 'uart_eco' (3#1) [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/uart_eco.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1083.777 ; gain = 307.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1083.777 ; gain = 307.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1083.777 ; gain = 307.047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1083.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/constrs_1/new/uart_eco.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/constrs_1/new/uart_eco.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/constrs_1/new/uart_eco.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_eco_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_eco_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1182.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1182.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1182.047 ; gain = 405.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1182.047 ; gain = 405.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1182.047 ; gain = 405.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1182.047 ; gain = 405.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module usart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module usart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'usart_tx_inst/tx_counter_reg[9]' (FDCE) to 'usart_tx_inst/tx_counter_reg[19]'
INFO: [Synth 8-3886] merging instance 'usart_tx_inst/tx_counter_reg[10]' (FDCE) to 'usart_tx_inst/tx_counter_reg[19]'
INFO: [Synth 8-3886] merging instance 'usart_tx_inst/tx_counter_reg[11]' (FDCE) to 'usart_tx_inst/tx_counter_reg[19]'
INFO: [Synth 8-3886] merging instance 'usart_tx_inst/tx_counter_reg[12]' (FDCE) to 'usart_tx_inst/tx_counter_reg[19]'
INFO: [Synth 8-3886] merging instance 'usart_tx_inst/tx_counter_reg[13]' (FDCE) to 'usart_tx_inst/tx_counter_reg[19]'
INFO: [Synth 8-3886] merging instance 'usart_tx_inst/tx_counter_reg[14]' (FDCE) to 'usart_tx_inst/tx_counter_reg[19]'
INFO: [Synth 8-3886] merging instance 'usart_tx_inst/tx_counter_reg[15]' (FDCE) to 'usart_tx_inst/tx_counter_reg[19]'
INFO: [Synth 8-3886] merging instance 'usart_tx_inst/tx_counter_reg[16]' (FDCE) to 'usart_tx_inst/tx_counter_reg[19]'
INFO: [Synth 8-3886] merging instance 'usart_tx_inst/tx_counter_reg[17]' (FDCE) to 'usart_tx_inst/tx_counter_reg[19]'
INFO: [Synth 8-3886] merging instance 'usart_tx_inst/tx_counter_reg[18]' (FDCE) to 'usart_tx_inst/tx_counter_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usart_tx_inst/\tx_counter_reg[19] )
INFO: [Synth 8-3886] merging instance 'usart_tx_inst/tx_bit_cnt_reg_reg[7]' (FDCE) to 'usart_tx_inst/tx_bit_cnt_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'usart_tx_inst/tx_bit_cnt_reg_reg[6]' (FDCE) to 'usart_tx_inst/tx_bit_cnt_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'usart_tx_inst/tx_bit_cnt_reg_reg[5]' (FDCE) to 'usart_tx_inst/tx_bit_cnt_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usart_tx_inst/\tx_bit_cnt_reg_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1182.047 ; gain = 405.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1182.047 ; gain = 405.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1182.047 ; gain = 405.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1182.047 ; gain = 405.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.srcs/sources_1/new/usart_rx.v:51]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1187.793 ; gain = 411.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1187.793 ; gain = 411.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1187.793 ; gain = 411.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1187.793 ; gain = 411.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1187.793 ; gain = 411.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1187.793 ; gain = 411.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     4|
|4     |LUT2   |     4|
|5     |LUT3   |     6|
|6     |LUT4   |     7|
|7     |LUT5   |    16|
|8     |LUT6   |    39|
|9     |FDCE   |    50|
|10    |FDPE   |     1|
|11    |FDRE   |    13|
|12    |FDSE   |     1|
|13    |IBUF   |     3|
|14    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------+------+
|      |Instance        |Module   |Cells |
+------+----------------+---------+------+
|1     |top             |         |   151|
|2     |  usart_rx_inst |usart_rx |   100|
|3     |  usart_tx_inst |usart_tx |    46|
+------+----------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1187.793 ; gain = 411.063
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1187.793 ; gain = 312.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1187.793 ; gain = 411.063
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1199.852 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1210.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1210.609 ; gain = 785.031
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1210.609 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/K7325/DEMO/k707_uart_eco/k707_uart_eco.runs/synth_1/uart_eco.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_eco_utilization_synth.rpt -pb uart_eco_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 27 11:00:45 2020...
