Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Sat Sep 23 15:55:57 2017
| Host             : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.417 |
| Dynamic (W)              | 1.268 |
| Device Static (W)        | 0.149 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 68.7  |
| Junction Temperature (C) | 41.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        3 |       --- |             --- |
| Slice Logic              |     0.002 |     2290 |       --- |             --- |
|   LUT as Logic           |     0.002 |      651 |     53200 |            1.22 |
|   Register               |    <0.001 |     1104 |    106400 |            1.04 |
|   CARRY4                 |    <0.001 |       12 |     13300 |            0.09 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   LUT as Shift Register  |    <0.001 |       63 |     17400 |            0.36 |
|   Others                 |     0.000 |      249 |       --- |             --- |
| Signals                  |     0.002 |     1616 |       --- |             --- |
| I/O                      |     0.003 |        8 |       125 |            6.40 |
| PS7                      |     1.256 |        1 |       --- |             --- |
| Static Power             |     0.149 |          |           |                 |
| Total                    |     1.417 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.022 |       0.009 |      0.013 |
| Vccaux    |       1.800 |     0.020 |       0.000 |      0.020 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.674 |       0.647 |      0.027 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                 |     1.268 |
|   design_1_i                                                                     |     1.265 |
|     axi_quad_spi_0                                                               |     0.004 |
|       U0                                                                         |     0.004 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                            |     0.004 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                     |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                   |    <0.001 |
|               I_DECODER                                                          |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I   |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I    |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                               |     0.003 |
|             CONTROL_REG_I                                                        |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                              |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                         |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                         |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                      |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                        |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                               |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                     |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gr1.gr1_int.rfwft                                        |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                     |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                               |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                     |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gr1.gr1_int.rfwft                                        |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_12_15                                     |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             INTERRUPT_CONTROL_I                                                  |    <0.001 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                      |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                          |    <0.001 |
|             SOFT_RESET_I                                                         |    <0.001 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                         |    <0.001 |
|     processing_system7_0                                                         |     1.256 |
|       inst                                                                       |     1.256 |
|     ps7_0_axi_periph                                                             |     0.004 |
|       s00_couplers                                                               |     0.004 |
|         auto_pc                                                                  |     0.004 |
|           inst                                                                   |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                 |     0.004 |
|               RD.ar_channel_0                                                    |    <0.001 |
|                 ar_cmd_fsm_0                                                     |    <0.001 |
|                 cmd_translator_0                                                 |    <0.001 |
|                   incr_cmd_0                                                     |    <0.001 |
|                   wrap_cmd_0                                                     |    <0.001 |
|               RD.r_channel_0                                                     |    <0.001 |
|                 rd_data_fifo_0                                                   |    <0.001 |
|                 transaction_fifo_0                                               |    <0.001 |
|               SI_REG                                                             |     0.001 |
|                 ar_pipe                                                          |    <0.001 |
|                 aw_pipe                                                          |    <0.001 |
|                 b_pipe                                                           |    <0.001 |
|                 r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                    |    <0.001 |
|                 aw_cmd_fsm_0                                                     |    <0.001 |
|                 cmd_translator_0                                                 |    <0.001 |
|                   incr_cmd_0                                                     |    <0.001 |
|                   wrap_cmd_0                                                     |    <0.001 |
|               WR.b_channel_0                                                     |    <0.001 |
|                 bid_fifo_0                                                       |    <0.001 |
|                 bresp_fifo_0                                                     |    <0.001 |
|     rst_ps7_0_100M                                                               |    <0.001 |
|       U0                                                                         |    <0.001 |
|         EXT_LPF                                                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                              |    <0.001 |
|         SEQ                                                                      |    <0.001 |
|           SEQ_COUNTER                                                            |    <0.001 |
+----------------------------------------------------------------------------------+-----------+


