/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 336 864)
	(text "DATA_OUT_VAR_TEENSY" (rect 5 0 137 12)(font "Arial" ))
	(text "inst" (rect 8 832 20 844)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "DATA[511..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "DATA[511..0]" (rect 21 27 77 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 320 32)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_01[7..0]" (rect 0 0 151 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_01[7..0]" (rect 148 27 299 39)(font "Arial" ))
		(line (pt 320 32)(pt 304 32)(line_width 3))
	)
	(port
		(pt 320 48)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_02[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_02[7..0]" (rect 147 43 299 55)(font "Arial" ))
		(line (pt 320 48)(pt 304 48)(line_width 3))
	)
	(port
		(pt 320 64)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_03[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_03[7..0]" (rect 147 59 299 71)(font "Arial" ))
		(line (pt 320 64)(pt 304 64)(line_width 3))
	)
	(port
		(pt 320 80)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_04[7..0]" (rect 0 0 153 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_04[7..0]" (rect 146 75 299 87)(font "Arial" ))
		(line (pt 320 80)(pt 304 80)(line_width 3))
	)
	(port
		(pt 320 96)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_05[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_05[7..0]" (rect 147 91 299 103)(font "Arial" ))
		(line (pt 320 96)(pt 304 96)(line_width 3))
	)
	(port
		(pt 320 112)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_06[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_06[7..0]" (rect 147 107 299 119)(font "Arial" ))
		(line (pt 320 112)(pt 304 112)(line_width 3))
	)
	(port
		(pt 320 128)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_07[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_07[7..0]" (rect 147 123 299 135)(font "Arial" ))
		(line (pt 320 128)(pt 304 128)(line_width 3))
	)
	(port
		(pt 320 144)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_08[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_08[7..0]" (rect 147 139 299 151)(font "Arial" ))
		(line (pt 320 144)(pt 304 144)(line_width 3))
	)
	(port
		(pt 320 160)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_09[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_09[7..0]" (rect 147 155 299 167)(font "Arial" ))
		(line (pt 320 160)(pt 304 160)(line_width 3))
	)
	(port
		(pt 320 176)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_10[7..0]" (rect 0 0 151 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_10[7..0]" (rect 148 171 299 183)(font "Arial" ))
		(line (pt 320 176)(pt 304 176)(line_width 3))
	)
	(port
		(pt 320 192)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_11[7..0]" (rect 0 0 149 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_11[7..0]" (rect 150 187 299 199)(font "Arial" ))
		(line (pt 320 192)(pt 304 192)(line_width 3))
	)
	(port
		(pt 320 208)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_12[7..0]" (rect 0 0 151 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_12[7..0]" (rect 148 203 299 215)(font "Arial" ))
		(line (pt 320 208)(pt 304 208)(line_width 3))
	)
	(port
		(pt 320 224)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_13[7..0]" (rect 0 0 151 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_13[7..0]" (rect 148 219 299 231)(font "Arial" ))
		(line (pt 320 224)(pt 304 224)(line_width 3))
	)
	(port
		(pt 320 240)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_14[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_14[7..0]" (rect 147 235 299 247)(font "Arial" ))
		(line (pt 320 240)(pt 304 240)(line_width 3))
	)
	(port
		(pt 320 256)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_15[7..0]" (rect 0 0 151 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_15[7..0]" (rect 148 251 299 263)(font "Arial" ))
		(line (pt 320 256)(pt 304 256)(line_width 3))
	)
	(port
		(pt 320 272)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_16[7..0]" (rect 0 0 151 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_16[7..0]" (rect 148 267 299 279)(font "Arial" ))
		(line (pt 320 272)(pt 304 272)(line_width 3))
	)
	(port
		(pt 320 288)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_17[7..0]" (rect 0 0 151 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_17[7..0]" (rect 148 283 299 295)(font "Arial" ))
		(line (pt 320 288)(pt 304 288)(line_width 3))
	)
	(port
		(pt 320 304)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_18[7..0]" (rect 0 0 151 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_18[7..0]" (rect 148 299 299 311)(font "Arial" ))
		(line (pt 320 304)(pt 304 304)(line_width 3))
	)
	(port
		(pt 320 320)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_19[7..0]" (rect 0 0 151 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_19[7..0]" (rect 148 315 299 327)(font "Arial" ))
		(line (pt 320 320)(pt 304 320)(line_width 3))
	)
	(port
		(pt 320 336)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_20[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_20[7..0]" (rect 147 331 299 343)(font "Arial" ))
		(line (pt 320 336)(pt 304 336)(line_width 3))
	)
	(port
		(pt 320 352)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_21[7..0]" (rect 0 0 151 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_21[7..0]" (rect 148 347 299 359)(font "Arial" ))
		(line (pt 320 352)(pt 304 352)(line_width 3))
	)
	(port
		(pt 320 368)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_22[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_22[7..0]" (rect 147 363 299 375)(font "Arial" ))
		(line (pt 320 368)(pt 304 368)(line_width 3))
	)
	(port
		(pt 320 384)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_23[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_23[7..0]" (rect 147 379 299 391)(font "Arial" ))
		(line (pt 320 384)(pt 304 384)(line_width 3))
	)
	(port
		(pt 320 400)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_24[7..0]" (rect 0 0 153 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_24[7..0]" (rect 146 395 299 407)(font "Arial" ))
		(line (pt 320 400)(pt 304 400)(line_width 3))
	)
	(port
		(pt 320 416)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_25[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_25[7..0]" (rect 147 411 299 423)(font "Arial" ))
		(line (pt 320 416)(pt 304 416)(line_width 3))
	)
	(port
		(pt 320 432)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_26[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_26[7..0]" (rect 147 427 299 439)(font "Arial" ))
		(line (pt 320 432)(pt 304 432)(line_width 3))
	)
	(port
		(pt 320 448)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_27[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_27[7..0]" (rect 147 443 299 455)(font "Arial" ))
		(line (pt 320 448)(pt 304 448)(line_width 3))
	)
	(port
		(pt 320 464)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_28[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_28[7..0]" (rect 147 459 299 471)(font "Arial" ))
		(line (pt 320 464)(pt 304 464)(line_width 3))
	)
	(port
		(pt 320 480)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_29[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_29[7..0]" (rect 147 475 299 487)(font "Arial" ))
		(line (pt 320 480)(pt 304 480)(line_width 3))
	)
	(port
		(pt 320 496)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_30[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_30[7..0]" (rect 147 491 299 503)(font "Arial" ))
		(line (pt 320 496)(pt 304 496)(line_width 3))
	)
	(port
		(pt 320 512)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_31[7..0]" (rect 0 0 151 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_31[7..0]" (rect 148 507 299 519)(font "Arial" ))
		(line (pt 320 512)(pt 304 512)(line_width 3))
	)
	(port
		(pt 320 528)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_32[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_32[7..0]" (rect 147 523 299 535)(font "Arial" ))
		(line (pt 320 528)(pt 304 528)(line_width 3))
	)
	(port
		(pt 320 544)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_33[7..0]" (rect 0 0 152 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_33[7..0]" (rect 147 539 299 551)(font "Arial" ))
		(line (pt 320 544)(pt 304 544)(line_width 3))
	)
	(port
		(pt 320 560)
		(output)
		(text "TEENSY_TO_FPGA_8BIT_34[7..0]" (rect 0 0 153 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_8BIT_34[7..0]" (rect 146 555 299 567)(font "Arial" ))
		(line (pt 320 560)(pt 304 560)(line_width 3))
	)
	(port
		(pt 320 576)
		(output)
		(text "TEENSY_TO_FPGA_16BIT_01[15..0]" (rect 0 0 158 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_16BIT_01[15..0]" (rect 141 571 299 583)(font "Arial" ))
		(line (pt 320 576)(pt 304 576)(line_width 3))
	)
	(port
		(pt 320 592)
		(output)
		(text "TEENSY_TO_FPGA_16BIT_02[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_16BIT_02[15..0]" (rect 140 587 299 599)(font "Arial" ))
		(line (pt 320 592)(pt 304 592)(line_width 3))
	)
	(port
		(pt 320 608)
		(output)
		(text "TEENSY_TO_FPGA_16BIT_03[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_16BIT_03[15..0]" (rect 140 603 299 615)(font "Arial" ))
		(line (pt 320 608)(pt 304 608)(line_width 3))
	)
	(port
		(pt 320 624)
		(output)
		(text "TEENSY_TO_FPGA_16BIT_04[15..0]" (rect 0 0 160 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_16BIT_04[15..0]" (rect 139 619 299 631)(font "Arial" ))
		(line (pt 320 624)(pt 304 624)(line_width 3))
	)
	(port
		(pt 320 640)
		(output)
		(text "TEENSY_TO_FPGA_16BIT_05[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_16BIT_05[15..0]" (rect 140 635 299 647)(font "Arial" ))
		(line (pt 320 640)(pt 304 640)(line_width 3))
	)
	(port
		(pt 320 656)
		(output)
		(text "TEENSY_TO_FPGA_16BIT_06[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_16BIT_06[15..0]" (rect 140 651 299 663)(font "Arial" ))
		(line (pt 320 656)(pt 304 656)(line_width 3))
	)
	(port
		(pt 320 672)
		(output)
		(text "TEENSY_TO_FPGA_16BIT_07[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_16BIT_07[15..0]" (rect 140 667 299 679)(font "Arial" ))
		(line (pt 320 672)(pt 304 672)(line_width 3))
	)
	(port
		(pt 320 688)
		(output)
		(text "TEENSY_TO_FPGA_16BIT_08[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_16BIT_08[15..0]" (rect 140 683 299 695)(font "Arial" ))
		(line (pt 320 688)(pt 304 688)(line_width 3))
	)
	(port
		(pt 320 704)
		(output)
		(text "TEENSY_TO_FPGA_16BIT_09[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_16BIT_09[15..0]" (rect 140 699 299 711)(font "Arial" ))
		(line (pt 320 704)(pt 304 704)(line_width 3))
	)
	(port
		(pt 320 720)
		(output)
		(text "TEENSY_TO_FPGA_16BIT_10[15..0]" (rect 0 0 158 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_16BIT_10[15..0]" (rect 141 715 299 727)(font "Arial" ))
		(line (pt 320 720)(pt 304 720)(line_width 3))
	)
	(port
		(pt 320 736)
		(output)
		(text "TEENSY_TO_FPGA_16BIT_11[15..0]" (rect 0 0 156 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_16BIT_11[15..0]" (rect 143 731 299 743)(font "Arial" ))
		(line (pt 320 736)(pt 304 736)(line_width 3))
	)
	(port
		(pt 320 752)
		(output)
		(text "TEENSY_TO_FPGA_16BIT_12[15..0]" (rect 0 0 158 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_16BIT_12[15..0]" (rect 141 747 299 759)(font "Arial" ))
		(line (pt 320 752)(pt 304 752)(line_width 3))
	)
	(port
		(pt 320 768)
		(output)
		(text "TEENSY_TO_FPGA_16BIT_13[15..0]" (rect 0 0 158 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_16BIT_13[15..0]" (rect 141 763 299 775)(font "Arial" ))
		(line (pt 320 768)(pt 304 768)(line_width 3))
	)
	(port
		(pt 320 784)
		(output)
		(text "TEENSY_TO_FPGA_16BIT_14[15..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_16BIT_14[15..0]" (rect 140 779 299 791)(font "Arial" ))
		(line (pt 320 784)(pt 304 784)(line_width 3))
	)
	(port
		(pt 320 800)
		(output)
		(text "TEENSY_TO_FPGA_16BIT_15[15..0]" (rect 0 0 158 12)(font "Arial" ))
		(text "TEENSY_TO_FPGA_16BIT_15[15..0]" (rect 141 795 299 807)(font "Arial" ))
		(line (pt 320 800)(pt 304 800)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 304 832)(line_width 1))
	)
)
