/* Generated by Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os) */

module clk_buf_primitive_inst(clock_input, clock_output);
  input clock_input;
  output clock_output;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap397$iopadmap$clk_buf_primitive_inst.clock_output.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap397$iopadmap$clk_buf_primitive_inst.clock_output.C ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap397$iopadmap$clk_buf_primitive_inst.clock_output.O ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap396$iopadmap$clk_buf_primitive_inst.clock_input.I ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap396$iopadmap$clk_buf_primitive_inst.clock_input.EN ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap396$iopadmap$clk_buf_primitive_inst.clock_input.O ;
  wire \$iopadmap$clock_input ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/clk_buf_primitive_inst/results_dir/.././rtl/clk_buf_primitive_inst.v:2.9-2.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/clk_buf_primitive_inst/results_dir/.././rtl/clk_buf_primitive_inst.v:2.9-2.20" *)
  wire clock_input;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/clk_buf_primitive_inst/results_dir/.././rtl/clk_buf_primitive_inst.v:3.10-3.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/clk_buf_primitive_inst/results_dir/.././rtl/clk_buf_primitive_inst.v:3.10-3.22" *)
  wire clock_output;
  wire \$iopadmap$clock_output ;
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$clk_buf_primitive_inst.clock_output  (
    .O(clock_output),
    .I(\$iopadmap$clock_output )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/03_17_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$clk_buf_primitive_inst.clock_input  (
    .O(\$iopadmap$clock_input ),
    .EN(1'h1),
    .I(clock_input)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19march-jiracheck/clk_buf_primitive_inst/results_dir/.././rtl/clk_buf_primitive_inst.v:7.11-10.4" *)
  CLK_BUF clk_buf_inst (
    .I(\$iopadmap$clock_input ),
    .O(\$iopadmap$clock_output )
  );
endmodule
