<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="Timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.1.1.200.1

Wed Oct  4 02:15:22 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -sp 7_High-Performance_1.0V -hsp m -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt Lattice_Project_1_impl_1.tw1 Lattice_Project_1_impl_1_map.udb -gui

-------------------------------------------
Design:          main
Family:          LIFCL
Device:          LIFCL-40
Package:         CABGA256
Performance:     7_High-Performance_1.0V
Package Status:                     Final          Version 39
Performance Hardware Data Status :   Final Version 117.1
-------------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI>        <A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at Speed Grade 7_High-Performance_1.0V Corner at 85 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
<LI>    <A href=#Timing_rpt_HoldFastCornerMinDegreeNoAV>3  Hold at Speed Grade m Corner at 0 Degrees</A></LI>
<LI>        <A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV>3.1  Endpoint slacks</A></LI>
<LI>        <A href=#Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV>3.2  Detailed Report</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_generated_clock -name {PLL_1_clkos_o} -source [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 3 [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] 
create_generated_clock -name {PLL_1_clkop_o} -source [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] 
create_generated_clock -name {DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o} -source [get_pins {DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN}] -divide_by 2 [get_pins {DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT }] 
create_clock -name {PLL_1_clki_i} -period 6.4 [get_ports PLL_1_clki_i]

Operating conditions:
--------------------
    Core voltage:  1 V
ldc_set_vcc -bank 0 3.29999995231628
    Bank 0 voltage: 3.3 V
ldc_set_vcc -bank 0 -derate 0
    Bank 0 voltage: 3.3 V
ldc_set_vcc -bank 4 1.5
    Bank 4 voltage: 1.5 V
ldc_set_vcc -bank 3 1.5
    Bank 3 voltage: 1.5 V
ldc_set_vcc -bank 1 3.29999995231628
    Bank 1 voltage: 3.3 V
ldc_set_vcc -core 1

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>1.2  Constraint Coverage</big></U></B>

Constraint Coverage: 16.6667%

<A name="Timing_rpt_OverallSummary"></A><B><U><big>1.3  Overall Summary</big></U></B>

 Setup at Speed Grade 7_High-Performance_1.0V Corner at 85 Degrees    Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at 0 Degrees                            Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>1.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>1.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/Q                           
                                        |          No required time
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/Q                           
                                        |          No required time
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ/Q                           
                                        |          No required time
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[6].u_DQ_BB_IOL/TOUT                           
                                        |          No required time
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ/Q                           
                                        |          No required time
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[4].u_DQ_BB_IOL/TOUT                           
                                        |          No required time
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ/Q                           
                                        |          No required time
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[2].u_DQ_BB_IOL/TOUT                           
                                        |          No required time
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ/Q                           
                                        |          No required time
DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[0].u_DQ_BB_IOL/TOUT                           
                                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        59
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>1.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
dqs1_io                                 |                    output
dq_dqs1_io[6]                           |                    output
dq_dqs1_io[4]                           |                    output
dq_dqs1_io[2]                           |                    output
dq_dqs1_io[0]                           |                    output
dq_dqs1_io[1]                           |                    output
dq_dqs1_io[3]                           |                    output
dq_dqs1_io[5]                           |                    output
dq_dqs1_io[7]                           |                    output
dqs0_io                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        53
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.5  Combinational Loop</big></U></B>

None


<A name="Timing_rpt_SetupSlowCornerMaxDegree"></A><B><U><big>2  Setup at Speed Grade 7_High-Performance_1.0V Corner at 85 Degrees</big></U></B>
<A name="Timing_rpt_ClockSummarySetupSlowCornerMaxDegree"></A><B><U><big>2.1  Clock Summary</big></U></B>
<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1.1 Clock "DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o"</big></U></B>

create_generated_clock -name {DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o} -source [get_pins {DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN}] -divide_by 2 [get_pins {DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT }] 

Single Clock Domain
------------------------------------------------------------------------------------------------------------
Clock DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o|                    |       Period       |     Frequency      
------------------------------------------------------------------------------------------------------------
 From DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o|             Target |           4.267 ns |        234.375 MHz 
                                             | Actual (all paths) |           4.000 ns |        250.000 MHz 
DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_addr_cmd_cke_odt/DDR_CKE[0].DDR_CKE_X2.u_CKE_ODDRX1/SCLK (MPW)                                                                
                                             |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
------------------------------------------------------------------------------------------------------------

Clock Domain Crossing
-----------------------------------------------------------------------------------------------------------
Clock DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o|   Worst Time Between Edges   |           Comment            
-----------------------------------------------------------------------------------------------------------
 From PLL_1_clkop_o                          |                         ---- |                      No path 
 From PLL_1_clkos_o                          |                         ---- |                      No path 
 From PLL_1_clki_i                           |                         ---- |                      No path 
-----------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.1.2 Clock "PLL_1_clkop_o"</big></U></B>

create_generated_clock -name {PLL_1_clkop_o} -source [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
          Clock PLL_1_clkop_o           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From PLL_1_clkop_o                     |             Target |           6.400 ns |        156.250 MHz 
                                        | Actual (all paths) |           4.000 ns |        250.000 MHz 
MIPI_DPHY_1_inst/lscc_mipi_dphy_inst/RECEIVER.lscc_mipi_wrapper_rx/HARD_IP.CIL.u_dphy_cil.DPHY_inst/LMMICLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
          Clock PLL_1_clkop_o           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o                                                              
                                        |                         ---- |                      No path 
 From PLL_1_clkos_o                     |                         ---- |                      No path 
 From PLL_1_clki_i                      |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_3"></A><B><U><big>2.1.3 Clock "PLL_1_clkos_o"</big></U></B>

create_generated_clock -name {PLL_1_clkos_o} -source [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 3 [get_pins {PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
          Clock PLL_1_clkos_o           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From PLL_1_clkos_o                     |             Target |           2.133 ns |        468.750 MHz 
                                        | Actual (all paths) |           1.874 ns |        533.618 MHz 
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/WRCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/WRCLK} (MPW)                                                                
                                        |   (50% duty cycle) |           1.874 ns |        533.618 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
          Clock PLL_1_clkos_o           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o                                                              
                                        |                     2.133 ns |             slack = 2.264 ns 
 From PLL_1_clkop_o                     |                         ---- |                      No path 
 From PLL_1_clki_i                      |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_4"></A><B><U><big>2.1.4 Clock "PLL_1_clki_i"</big></U></B>

create_clock -name {PLL_1_clki_i} -period 6.4 [get_ports PLL_1_clki_i]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock PLL_1_clki_i           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From PLL_1_clki_i                      |             Target |           6.400 ns |        156.250 MHz 
                                        | Actual (all paths) |           1.058 ns |        945.180 MHz 
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B (MPW)                                                                
                                        |   (50% duty cycle) |           1.058 ns |        945.180 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock PLL_1_clki_i           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o                                                              
                                        |                         ---- |                      No path 
 From PLL_1_clkop_o                     |                         ---- |                      No path 
 From PLL_1_clkos_o                     |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree"></A><B><U><big>2.2  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck/DDR_CLK[0].u_DELAYB/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck/DDR_CLK[0].DDR_CLK_X2.u_ck_ODDRX2/SCLK}              
                                         |    2.264 ns 
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn/DDR_CSN[0].u_DELAYB/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn/DDR_CSN[0].DDR_CSN_X2.u_CSN_OSHX2/SCLK}              
                                         |    2.265 ns 
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ/SCLK              
                                         |    2.358 ns 
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ/SCLK              
                                         |    2.358 ns 
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ/SCLK              
                                         |    2.358 ns 
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ/SCLK              
                                         |    2.358 ns 
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ/SCLK              
                                         |    2.358 ns 
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ/SCLK              
                                         |    2.358 ns 
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ/SCLK              
                                         |    2.358 ns 
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/SCLK}              
                                         |    2.358 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportSetupSlowCornerMaxDegree"></A><B><U><big>2.3  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : {DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck/DDR_CLK[0].u_DELAYB/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck/DDR_CLK[0].DDR_CLK_X2.u_ck_ODDRX2/SCLK}  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.354 ns 
Setup Constraint : 2.133 ns 
Path Slack       : 2.264 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.475,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.775,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.775,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.260,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.560,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.560,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.510,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.864,
        "delay":0.354
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.864,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  0.475  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  0.260  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  0.560  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  0.560  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  1.510  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL      0.354                  1.864  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                       0.000                  1.864  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck/DDR_CLK[0].u_DELAYB/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck/DDR_CLK[0].DDR_CLK_X2.u_ck_ODDRX2/SCLK}",
        "phy_name":"DDR_MEM_1_ck_o_pad[0].bb_inst_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.865,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":3.005,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.005,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                       0.000                  1.865  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY          1.140                  3.005  43      
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck/DDR_CLK[0].u_DELAYB/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck/DDR_CLK[0].DDR_CLK_X2.u_ck_ODDRX2/SCLK}
                                                                             0.000                  3.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck/DDR_CLK[0].u_DELAYB/ECLK",
        "phy_name":"DDR_MEM_1_ck_o_pad[0].bb_inst_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":2.608,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":2.908,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.908,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.394,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":2.694,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":2.694,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":3.644,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.644,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  2.133  1       
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  2.608  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  2.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  2.694  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  2.694  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  3.644  24      
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck/DDR_CLK[0].u_DELAYB/ECLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_oddrx2_4_ck/DDR_CLK[0].DDR_CLK_X2.u_ck_ODDRX2/ECLK}
                                                                             0.000                  3.644  1       
                                                          Uncertainty     -(0.000)                  3.644  
                                                          Setup time     -(-1.625)                  5.269  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Required Time                                                                                       5.269  
Arrival Time                                                                                     -(3.005)  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                2.264  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : {DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn/DDR_CSN[0].u_DELAYB/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn/DDR_CSN[0].DDR_CSN_X2.u_CSN_OSHX2/SCLK}  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.354 ns 
Setup Constraint : 2.133 ns 
Path Slack       : 2.265 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.475,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.775,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.775,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.260,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.560,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.560,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.510,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.864,
        "delay":0.354
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.864,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  0.475  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  0.260  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  0.560  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  0.560  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  1.510  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL      0.354                  1.864  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                       0.000                  1.864  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn/DDR_CSN[0].u_DELAYB/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn/DDR_CSN[0].DDR_CSN_X2.u_CSN_OSHX2/SCLK}",
        "phy_name":"DDR_MEM_1_csn_o_pad[0].bb_inst_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.865,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":3.005,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.005,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                       0.000                  1.865  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY          1.140                  3.005  43      
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn/DDR_CSN[0].u_DELAYB/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn/DDR_CSN[0].DDR_CSN_X2.u_CSN_OSHX2/SCLK}
                                                                             0.000                  3.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn/DDR_CSN[0].u_DELAYB/ECLK",
        "phy_name":"DDR_MEM_1_csn_o_pad[0].bb_inst_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":2.608,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":2.908,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.908,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.394,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":2.694,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":2.694,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":3.644,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.644,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  2.133  1       
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  2.608  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  2.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  2.694  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  2.694  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  3.644  24      
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn/DDR_CSN[0].u_DELAYB/ECLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DDR3_DDR3L_CLK_ADDR_CMD_ENABLE.u1_moshx2_4_csn/DDR_CSN[0].DDR_CSN_X2.u_CSN_OSHX2/ECLK}
                                                                             0.000                  3.644  1       
                                                          Uncertainty     -(0.000)                  3.644  
                                                          Setup time     -(-1.626)                  5.270  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Required Time                                                                                       5.270  
Arrival Time                                                                                     -(3.005)  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                2.265  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ/SCLK  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.354 ns 
Setup Constraint : 2.133 ns 
Path Slack       : 2.358 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.475,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.775,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.775,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.260,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.560,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.560,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.510,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.864,
        "delay":0.354
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.864,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  0.475  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  0.260  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  0.560  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  0.560  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  1.510  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL      0.354                  1.864  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                       0.000                  1.864  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ/SCLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[5].u_DQ_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.865,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":3.005,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.005,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                       0.000                  1.865  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY          1.140                  3.005  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ/SCLK
                                                                             0.000                  3.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[5].u_DQ_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":2.608,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":2.908,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.908,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.394,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":2.694,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":2.694,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":3.644,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.644,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  2.133  1       
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  2.608  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  2.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  2.694  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  2.694  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  3.644  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ/ECLK
                                                                             0.000                  3.644  1       
                                                          Uncertainty     -(0.000)                  3.644  
                                                          Setup time     -(-1.719)                  5.363  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Required Time                                                                                       5.363  
Arrival Time                                                                                     -(3.005)  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                2.358  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ/SCLK  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.354 ns 
Setup Constraint : 2.133 ns 
Path Slack       : 2.358 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.475,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.775,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.775,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.260,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.560,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.560,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.510,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.864,
        "delay":0.354
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.864,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  0.475  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  0.260  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  0.560  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  0.560  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  1.510  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL      0.354                  1.864  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                       0.000                  1.864  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ/SCLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[3].u_DQ_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.865,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":3.005,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.005,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                       0.000                  1.865  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY          1.140                  3.005  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ/SCLK
                                                                             0.000                  3.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[3].u_DQ_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":2.608,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":2.908,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.908,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.394,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":2.694,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":2.694,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":3.644,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.644,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  2.133  1       
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  2.608  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  2.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  2.694  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  2.694  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  3.644  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ/ECLK
                                                                             0.000                  3.644  1       
                                                          Uncertainty     -(0.000)                  3.644  
                                                          Setup time     -(-1.719)                  5.363  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Required Time                                                                                       5.363  
Arrival Time                                                                                     -(3.005)  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                2.358  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ/SCLK  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.354 ns 
Setup Constraint : 2.133 ns 
Path Slack       : 2.358 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.475,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.775,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.775,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.260,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.560,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.560,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.510,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.864,
        "delay":0.354
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.864,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  0.475  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  0.260  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  0.560  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  0.560  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  1.510  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL      0.354                  1.864  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                       0.000                  1.864  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ/SCLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[1].u_DQ_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.865,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":3.005,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.005,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                       0.000                  1.865  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY          1.140                  3.005  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ/SCLK
                                                                             0.000                  3.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[1].u_DQ_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":2.608,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":2.908,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.908,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.394,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":2.694,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":2.694,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":3.644,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.644,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  2.133  1       
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  2.608  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  2.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  2.694  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  2.694  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  3.644  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ/ECLK
                                                                             0.000                  3.644  1       
                                                          Uncertainty     -(0.000)                  3.644  
                                                          Setup time     -(-1.719)                  5.363  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Required Time                                                                                       5.363  
Arrival Time                                                                                     -(3.005)  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                2.358  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ/SCLK  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.354 ns 
Setup Constraint : 2.133 ns 
Path Slack       : 2.358 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.475,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.775,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.775,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.260,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.560,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.560,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.510,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.864,
        "delay":0.354
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.864,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  0.475  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  0.260  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  0.560  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  0.560  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  1.510  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL      0.354                  1.864  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                       0.000                  1.864  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ/SCLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[0].u_DQ_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.865,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":3.005,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.005,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                       0.000                  1.865  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY          1.140                  3.005  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ/SCLK
                                                                             0.000                  3.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[0].u_DQ_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":2.608,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":2.908,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.908,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.394,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":2.694,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":2.694,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":3.644,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.644,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  2.133  1       
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  2.608  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  2.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  2.694  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  2.694  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  3.644  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ/ECLK
                                                                             0.000                  3.644  1       
                                                          Uncertainty     -(0.000)                  3.644  
                                                          Setup time     -(-1.719)                  5.363  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Required Time                                                                                       5.363  
Arrival Time                                                                                     -(3.005)  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                2.358  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ/SCLK  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.354 ns 
Setup Constraint : 2.133 ns 
Path Slack       : 2.358 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.475,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.775,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.775,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.260,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.560,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.560,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.510,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.864,
        "delay":0.354
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.864,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  0.475  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  0.260  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  0.560  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  0.560  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  1.510  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL      0.354                  1.864  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                       0.000                  1.864  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ/SCLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[2].u_DQ_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.865,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":3.005,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.005,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                       0.000                  1.865  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY          1.140                  3.005  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ/SCLK
                                                                             0.000                  3.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[2].u_DQ_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":2.608,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":2.908,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.908,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.394,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":2.694,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":2.694,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":3.644,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.644,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  2.133  1       
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  2.608  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  2.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  2.694  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  2.694  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  3.644  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ/ECLK
                                                                             0.000                  3.644  1       
                                                          Uncertainty     -(0.000)                  3.644  
                                                          Setup time     -(-1.719)                  5.363  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Required Time                                                                                       5.363  
Arrival Time                                                                                     -(3.005)  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                2.358  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ/SCLK  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.354 ns 
Setup Constraint : 2.133 ns 
Path Slack       : 2.358 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.475,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.775,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.775,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.260,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.560,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.560,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.510,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.864,
        "delay":0.354
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.864,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  0.475  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  0.260  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  0.560  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  0.560  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  1.510  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL      0.354                  1.864  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                       0.000                  1.864  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ/SCLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[4].u_DQ_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.865,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":3.005,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.005,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                       0.000                  1.865  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY          1.140                  3.005  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ/SCLK
                                                                             0.000                  3.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[4].u_DQ_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":2.608,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":2.908,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.908,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.394,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":2.694,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":2.694,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":3.644,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.644,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  2.133  1       
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  2.608  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  2.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  2.694  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  2.694  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  3.644  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ/ECLK
                                                                             0.000                  3.644  1       
                                                          Uncertainty     -(0.000)                  3.644  
                                                          Setup time     -(-1.719)                  5.363  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Required Time                                                                                       5.363  
Arrival Time                                                                                     -(3.005)  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                2.358  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ/SCLK  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.354 ns 
Setup Constraint : 2.133 ns 
Path Slack       : 2.358 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.475,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.775,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.775,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.260,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.560,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.560,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.510,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.864,
        "delay":0.354
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.864,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  0.475  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  0.260  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  0.560  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  0.560  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  1.510  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL      0.354                  1.864  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                       0.000                  1.864  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ/SCLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[6].u_DQ_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.865,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":3.005,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.005,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                       0.000                  1.865  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY          1.140                  3.005  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ/SCLK
                                                                             0.000                  3.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[6].u_DQ_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":2.608,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":2.908,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.908,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.394,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":2.694,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":2.694,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":3.644,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.644,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  2.133  1       
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  2.608  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  2.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  2.694  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  2.694  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  3.644  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ/ECLK
                                                                             0.000                  3.644  1       
                                                          Uncertainty     -(0.000)                  3.644  
                                                          Setup time     -(-1.719)                  5.363  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Required Time                                                                                       5.363  
Arrival Time                                                                                     -(3.005)  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                2.358  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : {DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/SCLK}  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.354 ns 
Setup Constraint : 2.133 ns 
Path Slack       : 2.358 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.475,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.775,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.775,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.260,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.560,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.560,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.510,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.864,
        "delay":0.354
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.864,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  0.475  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  0.775  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  0.260  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  0.560  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  0.560  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  1.510  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL      0.354                  1.864  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                       0.000                  1.864  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/SCLK}",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQS_BLOCK.u_DQS_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.865,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":3.005,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.005,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                       0.000                  1.865  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY          1.140                  3.005  43      
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/SCLK}
                                                                             0.000                  3.005  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQS_BLOCK.u_DQS_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":2.133,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":2.608,
        "delay":0.475
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":2.908,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.908,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":2.394,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":2.694,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":2.694,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":3.644,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":3.644,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr       Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  2.133  1       
PLL_1_clki_i                              main            CLOCK LATENCY      0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY          0.000                  2.133  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL           0.475                  2.608  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY          0.300                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                           0.000                  2.908  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                          -0.514                  2.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY          0.300                  2.694  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL        0.000                  2.694  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY          0.950                  3.644  24      
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/ECLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/ECLK}
                                                                             0.000                  3.644  1       
                                                          Uncertainty     -(0.000)                  3.644  
                                                          Setup time     -(-1.719)                  5.363  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Required Time                                                                                       5.363  
Arrival Time                                                                                     -(3.005)  
----------------------------------------  --------------  -------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                2.358  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



<A name="Timing_rpt_HoldFastCornerMinDegreeNoAV"></A><B><U><big>3  Hold at Speed Grade m Corner at 0 Degrees</big></U></B>
<A name="Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV"></A><B><U><big>3.1  Endpoint slacks</big></U></B>
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/SCLK}              
                                         |    1.670 ns 
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQ/SCLK}              
                                         |    1.670 ns 
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ/SCLK              
                                         |    1.670 ns 
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ/SCLK              
                                         |    1.670 ns 
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ/SCLK              
                                         |    1.670 ns 
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ/SCLK              
                                         |    1.670 ns 
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ/SCLK              
                                         |    1.670 ns 
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ/SCLK              
                                         |    1.670 ns 
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ/SCLK              
                                         |    1.670 ns 
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/SCLK}              
                                         |    1.670 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV"></A><B><U><big>3.2  Detailed Report</big></U></B>


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : {DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/SCLK}  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.386 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.670 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.730,
        "delay":0.386
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.730,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL   0.386                  1.730  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                    0.000                  1.730  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/SCLK}",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQS_BLOCK.u_DQS_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.731,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":2.871,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.871,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                    0.000                  1.731  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY       1.140                  2.871  43      
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/SCLK}
                                                                          0.000                  2.871  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_8.u1_dq_dqs_dm_unit.DQS_BLOCK.u_DQS_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.344,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/ECLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_8.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/ECLK}
                                                                          0.000                  1.344  1       
                                                          Uncertainty     0.000                  1.344  
                                                          Hold time      -0.144                  1.200  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.200  
Arrival Time                                                                                     2.870  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             1.670  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : {DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQ/SCLK}  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.386 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.670 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.730,
        "delay":0.386
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.730,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL   0.386                  1.730  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                    0.000                  1.730  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQ/SCLK}",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[7].u_DQ_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.731,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":2.871,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.871,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                    0.000                  1.731  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY       1.140                  2.871  43      
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQ/SCLK}
                                                                          0.000                  2.871  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[7].u_DQ_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.344,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[7].DQ_X2.u_DQ_ODDRX2DQ/ECLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQ/ECLK}
                                                                          0.000                  1.344  1       
                                                          Uncertainty     0.000                  1.344  
                                                          Hold time      -0.144                  1.200  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.200  
Arrival Time                                                                                     2.870  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             1.670  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ/SCLK  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.386 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.670 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.730,
        "delay":0.386
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.730,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL   0.386                  1.730  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                    0.000                  1.730  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ/SCLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[5].u_DQ_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.731,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":2.871,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.871,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                    0.000                  1.731  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY       1.140                  2.871  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ/SCLK
                                                                          0.000                  2.871  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[5].u_DQ_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.344,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[5].DQ_X2.u_DQ_ODDRX2DQ/ECLK
                                                                          0.000                  1.344  1       
                                                          Uncertainty     0.000                  1.344  
                                                          Hold time      -0.144                  1.200  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.200  
Arrival Time                                                                                     2.870  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             1.670  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ/SCLK  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.386 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.670 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.730,
        "delay":0.386
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.730,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL   0.386                  1.730  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                    0.000                  1.730  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ/SCLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[3].u_DQ_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.731,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":2.871,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.871,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                    0.000                  1.731  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY       1.140                  2.871  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ/SCLK
                                                                          0.000                  2.871  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[3].u_DQ_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.344,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[3].DQ_X2.u_DQ_ODDRX2DQ/ECLK
                                                                          0.000                  1.344  1       
                                                          Uncertainty     0.000                  1.344  
                                                          Hold time      -0.144                  1.200  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.200  
Arrival Time                                                                                     2.870  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             1.670  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ/SCLK  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.386 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.670 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.730,
        "delay":0.386
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.730,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL   0.386                  1.730  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                    0.000                  1.730  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ/SCLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[1].u_DQ_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.731,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":2.871,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.871,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                    0.000                  1.731  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY       1.140                  2.871  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ/SCLK
                                                                          0.000                  2.871  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[1].u_DQ_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.344,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[1].DQ_X2.u_DQ_ODDRX2DQ/ECLK
                                                                          0.000                  1.344  1       
                                                          Uncertainty     0.000                  1.344  
                                                          Hold time      -0.144                  1.200  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.200  
Arrival Time                                                                                     2.870  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             1.670  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ/SCLK  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.386 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.670 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.730,
        "delay":0.386
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.730,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL   0.386                  1.730  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                    0.000                  1.730  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ/SCLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[0].u_DQ_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.731,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":2.871,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.871,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                    0.000                  1.731  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY       1.140                  2.871  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ/SCLK
                                                                          0.000                  2.871  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[0].u_DQ_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.344,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[0].DQ_X2.u_DQ_ODDRX2DQ/ECLK
                                                                          0.000                  1.344  1       
                                                          Uncertainty     0.000                  1.344  
                                                          Hold time      -0.144                  1.200  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.200  
Arrival Time                                                                                     2.870  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             1.670  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ/SCLK  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.386 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.670 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.730,
        "delay":0.386
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.730,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL   0.386                  1.730  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                    0.000                  1.730  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ/SCLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[2].u_DQ_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.731,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":2.871,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.871,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                    0.000                  1.731  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY       1.140                  2.871  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ/SCLK
                                                                          0.000                  2.871  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[2].u_DQ_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.344,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[2].DQ_X2.u_DQ_ODDRX2DQ/ECLK
                                                                          0.000                  1.344  1       
                                                          Uncertainty     0.000                  1.344  
                                                          Hold time      -0.144                  1.200  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.200  
Arrival Time                                                                                     2.870  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             1.670  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ/SCLK  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.386 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.670 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.730,
        "delay":0.386
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.730,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL   0.386                  1.730  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                    0.000                  1.730  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ/SCLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[4].u_DQ_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.731,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":2.871,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.871,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                    0.000                  1.731  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY       1.140                  2.871  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ/SCLK
                                                                          0.000                  2.871  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[4].u_DQ_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.344,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[4].DQ_X2.u_DQ_ODDRX2DQ/ECLK
                                                                          0.000                  1.344  1       
                                                          Uncertainty     0.000                  1.344  
                                                          Hold time      -0.144                  1.200  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.200  
Arrival Time                                                                                     2.870  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             1.670  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ/SCLK  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.386 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.670 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.730,
        "delay":0.386
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.730,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL   0.386                  1.730  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                    0.000                  1.730  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ/SCLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[6].u_DQ_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.731,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":2.871,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.871,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                    0.000                  1.731  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY       1.140                  2.871  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ/SCLK
                                                                          0.000                  2.871  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQ_BLOCK[6].u_DQ_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.344,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQ_BLOCK[6].DQ_X2.u_DQ_ODDRX2DQ/ECLK
                                                                          0.000                  1.344  1       
                                                          Uncertainty     0.000                  1.344  
                                                          Hold time      -0.144                  1.200  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.200  
Arrival Time                                                                                     2.870  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             1.670  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT  (ECLKDIV_CORE)
Path End         : {DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/SCLK}  (IOLOGIC_CORE)
Source Clock     : DDR_MEM_1_inst/lscc_ddr_mem_inst/sclk_o (R)
Destination Clock: PLL_1_clkos_o (R)
Logic Level      : 1
Delay Ratio      : 100.0% (route), 0.0% (logic)
Clock Skew       : -0.386 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.670 ns  (Passed)


Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
        },
        "arrive":1.730,
        "delay":0.386
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.730,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE    CLKDIVOUT_DEL   0.386                  1.730  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT
                                          ECLKDIV_CORE                    0.000                  1.730  1       


Data Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKDIV.ECLKDIV_inst/DIVOUT",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKDIV.ECLKDIV_inst/DIVOUT"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/SCLK}",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQS_BLOCK.u_DQS_BB_IOL/SCLKOUT"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":1.731,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.sclk_o"
        },
        "arrive":2.871,
        "delay":1.140
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":2.871,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                          ECLKDIV_CORE                    0.000                  1.731  43      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/sclk_o
                                                          NET DELAY       1.140                  2.871  43      
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/SCLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/SCLK}
                                                                          0.000                  2.871  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"PLL_1_clki_i",
        "phy_name":"PLL_1_clki_i"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/ECLK",
        "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.DW_16.u1_dq_dqs_dm_unit.DQS_BLOCK.u_DQS_BB_IOL/ECLK"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/PLL_1_clki_i",
            "phy_name":"PLL_1_clki_i"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/IOPAD"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O",
            "phy_name":"PLL_1_inst.lscc_pll_inst.genblk1.u0_BB/PADDI"
        },
        "arrive":0.309,
        "delay":0.309
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/clki_w",
            "phy_name":"PLL_1_inst.lscc_pll_inst.clki_w"
        },
        "arrive":0.609,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.609,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/REFCK"
        },
        "pin1":
        {
            "log_name":"PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS",
            "phy_name":"PLL_1_inst.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS"
        },
        "arrive":0.094,
        "delay":-0.514
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o",
            "phy_name":"PLL_1_clkos_o"
        },
        "arrive":0.394,
        "delay":0.300
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN"
        },
        "pin1":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.u1_common_logic.u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT"
        },
        "arrive":0.394,
        "delay":0.000
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w",
            "phy_name":"DDR_MEM_1_inst.lscc_ddr_mem_inst.eclkout_w"
        },
        "arrive":1.344,
        "delay":0.950
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"",
            "phy_name":""
        },
        "pin1":
        {
            "log_name":"",
            "phy_name":""
        },
        "arrive":1.344,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
                                                          CONSTRAINT      0.000                  0.000  1       
PLL_1_clki_i                              main            CLOCK LATENCY   0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/PLL_1_clki_i                     NET DELAY       0.000                  0.000  1       
PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/B->PLL_1_inst/lscc_pll_inst/genblk1.u0_BB/O
                                          DIFFIO18_CORE   PADI_DEL        0.309                  0.309  1       
PLL_1_inst/lscc_pll_inst/clki_w                           NET DELAY       0.300                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE                        0.000                  0.609  1       
PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->PLL_1_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE                       -0.514                  0.094  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/PLL_1_clkos_o
                                                          NET DELAY       0.300                  0.394  1       
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKIN->DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/u0_ECLKSYNC.ECLKSYNC_inst/ECLKOUT
                                          ECLKSYNC_CORE   CLK2OUT_DEL     0.000                  0.394  24      
DDR_MEM_1_inst/lscc_ddr_mem_inst/u1_common_logic/eclkout_w
                                                          NET DELAY       0.950                  1.344  24      
{DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/DQS_BLOCK.DQS_X2.u_ODDRX2DQS/ECLK   DDR_MEM_1_inst/lscc_ddr_mem_inst/DW_16.u1_dq_dqs_dm_unit/TS_BLOCK.TS_X2.u_TSHX2DQS/ECLK}
                                                                          0.000                  1.344  1       
                                                          Uncertainty     0.000                  1.344  
                                                          Hold time      -0.144                  1.200  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Required Time                                                                                   -1.200  
Arrival Time                                                                                     2.870  
----------------------------------------  --------------  -------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                             1.670  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################








<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_ConstraintCoverage>1.2  Constraint Coverage</A></LI>
<LI><A href=#Timing_rpt_OverallSummary>1.3  Overall Summary</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>1.4  Unconstrained Report</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.5  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_SetupSlowCornerMaxDegree>2  Setup at User Specified Speed Grade Corner at User Specified Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_ClockSummarySetupSlowCornerMaxDegree>2.1  Clock Summary</A></LI>
<LI><A href=#Timing_rpt_EndpointSlackSetupSlowCornerMaxDegree>2.2  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportSetupSlowCornerMaxDegree>2.3  Detailed Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_HoldFastCornerMinDegreeNoAV>3  Hold at User Specified Speed Grade Corner at Minimum Degrees</A></LI>
<UL>
<LI><A href=#Timing_rpt_EndpointSlackHoldFastCornerMinDegreeNoAV>3.1  Endpoint slacks</A></LI>
<LI><A href=#Timing_rpt_DetailReportHoldFastCornerMinDegreeNoAV>3.2  Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
