Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 17 16:44:21 2025
| Host         : Pepo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tetris_top_timing_summary_routed.rpt -pb tetris_top_timing_summary_routed.pb -rpx tetris_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tetris_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       20          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_inst/pix_clk_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.117        0.000                      0                  641        0.189        0.000                      0                  641        3.000        0.000                       0                   475  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
sys_clk_pin                {0.000 5.000}      10.000          100.000         
u_clk_wiz/inst/clk_in1     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_tetris  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_tetris  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                      8.117        0.000                      0                    3        0.488        0.000                      0                    3        4.500        0.000                       0                     3  
u_clk_wiz/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_tetris       24.599        0.000                      0                  638        0.189        0.000                      0                  638       19.500        0.000                       0                   468  
  clkfbout_clk_wiz_tetris                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock               
----------               ----------               --------               
(none)                                                                     
(none)                   clk_out1_clk_wiz_tetris                           
(none)                   clkfbout_clk_wiz_tetris                           
(none)                                            clk_out1_clk_wiz_tetris  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.117ns  (required time - arrival time)
  Source:                 vga_inst/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/div_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.580ns (30.902%)  route 1.297ns (69.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           4.141     5.623    vga_inst/clk_100MHz
    SLICE_X17Y48         FDRE                                         r  vga_inst/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.456     6.079 f  vga_inst/div_cnt_reg[0]/Q
                         net (fo=2, routed)           1.297     7.376    vga_inst/div_cnt_reg_n_0_[0]
    SLICE_X17Y48         LUT1 (Prop_lut1_I0_O)        0.124     7.500 r  vga_inst/div_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     7.500    vga_inst/plusOp[0]
    SLICE_X17Y48         FDRE                                         r  vga_inst/div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           3.520    14.931    vga_inst/clk_100MHz
    SLICE_X17Y48         FDRE                                         r  vga_inst/div_cnt_reg[0]/C
                         clock pessimism              0.692    15.623    
                         clock uncertainty           -0.035    15.587    
    SLICE_X17Y48         FDRE (Setup_fdre_C_D)        0.029    15.616    vga_inst/div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.616    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  8.117    

Slack (MET) :             8.135ns  (required time - arrival time)
  Source:                 vga_inst/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.608ns (31.918%)  route 1.297ns (68.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           4.141     5.623    vga_inst/clk_100MHz
    SLICE_X17Y48         FDRE                                         r  vga_inst/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.456     6.079 r  vga_inst/div_cnt_reg[0]/Q
                         net (fo=2, routed)           1.297     7.376    vga_inst/div_cnt_reg_n_0_[0]
    SLICE_X17Y48         LUT2 (Prop_lut2_I0_O)        0.152     7.528 r  vga_inst/div_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.528    vga_inst/plusOp[1]
    SLICE_X17Y48         FDRE                                         r  vga_inst/div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           3.520    14.931    vga_inst/clk_100MHz
    SLICE_X17Y48         FDRE                                         r  vga_inst/div_cnt_reg[1]/C
                         clock pessimism              0.692    15.623    
                         clock uncertainty           -0.035    15.587    
    SLICE_X17Y48         FDRE (Setup_fdre_C_D)        0.075    15.662    vga_inst/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.662    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  8.135    

Slack (MET) :             8.271ns  (required time - arrival time)
  Source:                 vga_inst/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/pix_clk_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.419ns (29.148%)  route 1.018ns (70.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.692ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           4.141     5.623    vga_inst/clk_100MHz
    SLICE_X17Y48         FDRE                                         r  vga_inst/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.419     6.042 r  vga_inst/div_cnt_reg[1]/Q
                         net (fo=2, routed)           1.018     7.060    vga_inst/p_0_in
    SLICE_X17Y48         FDRE                                         r  vga_inst/pix_clk_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           3.520    14.931    vga_inst/clk_100MHz
    SLICE_X17Y48         FDRE                                         r  vga_inst/pix_clk_i_reg/C
                         clock pessimism              0.692    15.623    
                         clock uncertainty           -0.035    15.587    
    SLICE_X17Y48         FDRE (Setup_fdre_C_D)       -0.256    15.331    vga_inst/pix_clk_i_reg
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  8.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 vga_inst/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/pix_clk_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.128ns (25.574%)  route 0.372ns (74.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.749     1.998    vga_inst/clk_100MHz
    SLICE_X17Y48         FDRE                                         r  vga_inst/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.128     2.126 r  vga_inst/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.372     2.499    vga_inst/p_0_in
    SLICE_X17Y48         FDRE                                         r  vga_inst/pix_clk_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           2.035     2.472    vga_inst/clk_100MHz
    SLICE_X17Y48         FDRE                                         r  vga_inst/pix_clk_i_reg/C
                         clock pessimism             -0.474     1.998    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.012     2.010    vga_inst/pix_clk_i_reg
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 vga_inst/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.228ns (36.820%)  route 0.391ns (63.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.749     1.998    vga_inst/clk_100MHz
    SLICE_X17Y48         FDRE                                         r  vga_inst/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.128     2.126 r  vga_inst/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.391     2.518    vga_inst/p_0_in
    SLICE_X17Y48         LUT2 (Prop_lut2_I1_O)        0.100     2.618 r  vga_inst/div_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.618    vga_inst/plusOp[1]
    SLICE_X17Y48         FDRE                                         r  vga_inst/div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           2.035     2.472    vga_inst/clk_100MHz
    SLICE_X17Y48         FDRE                                         r  vga_inst/div_cnt_reg[1]/C
                         clock pessimism             -0.474     1.998    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.107     2.105    vga_inst/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 vga_inst/div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/div_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.708%)  route 0.462ns (71.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.472ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.749     1.998    vga_inst/clk_100MHz
    SLICE_X17Y48         FDRE                                         r  vga_inst/div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     2.139 f  vga_inst/div_cnt_reg[0]/Q
                         net (fo=2, routed)           0.462     2.601    vga_inst/div_cnt_reg_n_0_[0]
    SLICE_X17Y48         LUT1 (Prop_lut1_I0_O)        0.045     2.646 r  vga_inst/div_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.646    vga_inst/plusOp[0]
    SLICE_X17Y48         FDRE                                         r  vga_inst/div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           2.035     2.472    vga_inst/clk_100MHz
    SLICE_X17Y48         FDRE                                         r  vga_inst/div_cnt_reg[0]/C
                         clock pessimism             -0.474     1.998    
    SLICE_X17Y48         FDRE (Hold_fdre_C_D)         0.091     2.089    vga_inst/div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.557    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y48  vga_inst/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y48  vga_inst/div_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y48  vga_inst/pix_clk_i_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y48  vga_inst/div_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y48  vga_inst/div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y48  vga_inst/div_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y48  vga_inst/div_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y48  vga_inst/pix_clk_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y48  vga_inst/pix_clk_i_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y48  vga_inst/div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y48  vga_inst/div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y48  vga_inst/div_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y48  vga_inst/div_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y48  vga_inst/pix_clk_i_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y48  vga_inst/pix_clk_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  u_clk_wiz/inst/clk_in1
  To Clock:  u_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_tetris
  To Clock:  clk_out1_clk_wiz_tetris

Setup :            0  Failing Endpoints,  Worst Slack       24.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.599ns  (required time - arrival time)
  Source:                 piece_ctrl_inst/y_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            piece_ctrl_inst/x_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_tetris rise@40.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        15.313ns  (logic 4.310ns (28.146%)  route 11.003ns (71.854%))
  Logic Levels:           18  (CARRY4=10 LUT2=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 37.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.633    -2.388    piece_ctrl_inst/clk_out1
    SLICE_X33Y66         FDCE                                         r  piece_ctrl_inst/y_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.932 r  piece_ctrl_inst/y_reg_reg[0]_rep__0/Q
                         net (fo=95, routed)          2.317     0.385    piece_ctrl_inst/y_reg_reg[0]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     0.509 r  piece_ctrl_inst/rot_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     0.509    piece_ctrl_inst/rot_reg[1]_i_163_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.736 r  piece_ctrl_inst/rot_reg_reg[1]_i_58/O[1]
                         net (fo=16, routed)          1.880     2.616    piece_ctrl_inst/rot_reg_reg[1]_i_58_n_6
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.303     2.919 r  piece_ctrl_inst/x_reg[0]_i_264/O
                         net (fo=1, routed)           0.000     2.919    piece_ctrl_inst/x_reg[0]_i_264_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.167 r  piece_ctrl_inst/x_reg_reg[0]_i_95/O[2]
                         net (fo=12, routed)          0.939     4.106    board_inst/x_reg_reg[0]_i_33_0[2]
    SLICE_X33Y51         MUXF7 (Prop_muxf7_S_O)       0.474     4.580 r  board_inst/x_reg_reg[0]_i_274/O
                         net (fo=1, routed)           0.797     5.377    board_inst/x_reg_reg[0]_i_274_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.298     5.675 f  board_inst/x_reg[0]_i_100/O
                         net (fo=1, routed)           0.000     5.675    board_inst/x_reg[0]_i_100_n_0
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     5.892 f  board_inst/x_reg_reg[0]_i_33/O
                         net (fo=1, routed)           1.295     7.187    piece_ctrl_inst/x_reg[0]_i_3_4
    SLICE_X36Y61         LUT6 (Prop_lut6_I2_O)        0.299     7.486 f  piece_ctrl_inst/x_reg[0]_i_14/O
                         net (fo=2, routed)           0.966     8.451    piece_ctrl_inst/x_reg[0]_i_14_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.575 f  piece_ctrl_inst/x_reg[0]_i_25/O
                         net (fo=32, routed)          1.920    10.495    piece_ctrl_inst/x_reg[0]_i_25_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  piece_ctrl_inst/x_reg[0]_i_7/O
                         net (fo=30, routed)          0.880    11.500    piece_ctrl_inst/x_reg[0]_i_7_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.898 r  piece_ctrl_inst/x_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    piece_ctrl_inst/x_reg_reg[0]_i_2_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  piece_ctrl_inst/x_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.012    piece_ctrl_inst/x_reg_reg[4]_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.126 r  piece_ctrl_inst/x_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.126    piece_ctrl_inst/x_reg_reg[8]_i_1_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.240 r  piece_ctrl_inst/x_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.240    piece_ctrl_inst/x_reg_reg[12]_i_1_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.354 r  piece_ctrl_inst/x_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.354    piece_ctrl_inst/x_reg_reg[16]_i_1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.468 r  piece_ctrl_inst/x_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.468    piece_ctrl_inst/x_reg_reg[20]_i_1_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.582 r  piece_ctrl_inst/x_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.591    piece_ctrl_inst/x_reg_reg[24]_i_1_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.925 r  piece_ctrl_inst/x_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.925    piece_ctrl_inst/x_reg_reg[28]_i_1_n_6
    SLICE_X37Y75         FDCE                                         r  piece_ctrl_inst/x_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.502    37.071    piece_ctrl_inst/clk_out1
    SLICE_X37Y75         FDCE                                         r  piece_ctrl_inst/x_reg_reg[29]/C
                         clock pessimism              0.489    37.559    
                         clock uncertainty           -0.098    37.462    
    SLICE_X37Y75         FDCE (Setup_fdce_C_D)        0.062    37.524    piece_ctrl_inst/x_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         37.524    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                 24.599    

Slack (MET) :             24.620ns  (required time - arrival time)
  Source:                 piece_ctrl_inst/y_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            piece_ctrl_inst/x_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_tetris rise@40.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        15.292ns  (logic 4.289ns (28.047%)  route 11.003ns (71.953%))
  Logic Levels:           18  (CARRY4=10 LUT2=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 37.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.633    -2.388    piece_ctrl_inst/clk_out1
    SLICE_X33Y66         FDCE                                         r  piece_ctrl_inst/y_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.932 r  piece_ctrl_inst/y_reg_reg[0]_rep__0/Q
                         net (fo=95, routed)          2.317     0.385    piece_ctrl_inst/y_reg_reg[0]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     0.509 r  piece_ctrl_inst/rot_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     0.509    piece_ctrl_inst/rot_reg[1]_i_163_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.736 r  piece_ctrl_inst/rot_reg_reg[1]_i_58/O[1]
                         net (fo=16, routed)          1.880     2.616    piece_ctrl_inst/rot_reg_reg[1]_i_58_n_6
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.303     2.919 r  piece_ctrl_inst/x_reg[0]_i_264/O
                         net (fo=1, routed)           0.000     2.919    piece_ctrl_inst/x_reg[0]_i_264_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.167 r  piece_ctrl_inst/x_reg_reg[0]_i_95/O[2]
                         net (fo=12, routed)          0.939     4.106    board_inst/x_reg_reg[0]_i_33_0[2]
    SLICE_X33Y51         MUXF7 (Prop_muxf7_S_O)       0.474     4.580 r  board_inst/x_reg_reg[0]_i_274/O
                         net (fo=1, routed)           0.797     5.377    board_inst/x_reg_reg[0]_i_274_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.298     5.675 f  board_inst/x_reg[0]_i_100/O
                         net (fo=1, routed)           0.000     5.675    board_inst/x_reg[0]_i_100_n_0
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     5.892 f  board_inst/x_reg_reg[0]_i_33/O
                         net (fo=1, routed)           1.295     7.187    piece_ctrl_inst/x_reg[0]_i_3_4
    SLICE_X36Y61         LUT6 (Prop_lut6_I2_O)        0.299     7.486 f  piece_ctrl_inst/x_reg[0]_i_14/O
                         net (fo=2, routed)           0.966     8.451    piece_ctrl_inst/x_reg[0]_i_14_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.575 f  piece_ctrl_inst/x_reg[0]_i_25/O
                         net (fo=32, routed)          1.920    10.495    piece_ctrl_inst/x_reg[0]_i_25_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  piece_ctrl_inst/x_reg[0]_i_7/O
                         net (fo=30, routed)          0.880    11.500    piece_ctrl_inst/x_reg[0]_i_7_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.898 r  piece_ctrl_inst/x_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    piece_ctrl_inst/x_reg_reg[0]_i_2_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  piece_ctrl_inst/x_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.012    piece_ctrl_inst/x_reg_reg[4]_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.126 r  piece_ctrl_inst/x_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.126    piece_ctrl_inst/x_reg_reg[8]_i_1_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.240 r  piece_ctrl_inst/x_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.240    piece_ctrl_inst/x_reg_reg[12]_i_1_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.354 r  piece_ctrl_inst/x_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.354    piece_ctrl_inst/x_reg_reg[16]_i_1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.468 r  piece_ctrl_inst/x_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.468    piece_ctrl_inst/x_reg_reg[20]_i_1_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.582 r  piece_ctrl_inst/x_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.591    piece_ctrl_inst/x_reg_reg[24]_i_1_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.904 r  piece_ctrl_inst/x_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.904    piece_ctrl_inst/x_reg_reg[28]_i_1_n_4
    SLICE_X37Y75         FDCE                                         r  piece_ctrl_inst/x_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.502    37.071    piece_ctrl_inst/clk_out1
    SLICE_X37Y75         FDCE                                         r  piece_ctrl_inst/x_reg_reg[31]/C
                         clock pessimism              0.489    37.559    
                         clock uncertainty           -0.098    37.462    
    SLICE_X37Y75         FDCE (Setup_fdce_C_D)        0.062    37.524    piece_ctrl_inst/x_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         37.524    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                 24.620    

Slack (MET) :             24.694ns  (required time - arrival time)
  Source:                 piece_ctrl_inst/y_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            piece_ctrl_inst/x_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_tetris rise@40.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        15.218ns  (logic 4.215ns (27.697%)  route 11.003ns (72.303%))
  Logic Levels:           18  (CARRY4=10 LUT2=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 37.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.633    -2.388    piece_ctrl_inst/clk_out1
    SLICE_X33Y66         FDCE                                         r  piece_ctrl_inst/y_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.932 r  piece_ctrl_inst/y_reg_reg[0]_rep__0/Q
                         net (fo=95, routed)          2.317     0.385    piece_ctrl_inst/y_reg_reg[0]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     0.509 r  piece_ctrl_inst/rot_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     0.509    piece_ctrl_inst/rot_reg[1]_i_163_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.736 r  piece_ctrl_inst/rot_reg_reg[1]_i_58/O[1]
                         net (fo=16, routed)          1.880     2.616    piece_ctrl_inst/rot_reg_reg[1]_i_58_n_6
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.303     2.919 r  piece_ctrl_inst/x_reg[0]_i_264/O
                         net (fo=1, routed)           0.000     2.919    piece_ctrl_inst/x_reg[0]_i_264_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.167 r  piece_ctrl_inst/x_reg_reg[0]_i_95/O[2]
                         net (fo=12, routed)          0.939     4.106    board_inst/x_reg_reg[0]_i_33_0[2]
    SLICE_X33Y51         MUXF7 (Prop_muxf7_S_O)       0.474     4.580 r  board_inst/x_reg_reg[0]_i_274/O
                         net (fo=1, routed)           0.797     5.377    board_inst/x_reg_reg[0]_i_274_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.298     5.675 f  board_inst/x_reg[0]_i_100/O
                         net (fo=1, routed)           0.000     5.675    board_inst/x_reg[0]_i_100_n_0
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     5.892 f  board_inst/x_reg_reg[0]_i_33/O
                         net (fo=1, routed)           1.295     7.187    piece_ctrl_inst/x_reg[0]_i_3_4
    SLICE_X36Y61         LUT6 (Prop_lut6_I2_O)        0.299     7.486 f  piece_ctrl_inst/x_reg[0]_i_14/O
                         net (fo=2, routed)           0.966     8.451    piece_ctrl_inst/x_reg[0]_i_14_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.575 f  piece_ctrl_inst/x_reg[0]_i_25/O
                         net (fo=32, routed)          1.920    10.495    piece_ctrl_inst/x_reg[0]_i_25_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  piece_ctrl_inst/x_reg[0]_i_7/O
                         net (fo=30, routed)          0.880    11.500    piece_ctrl_inst/x_reg[0]_i_7_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.898 r  piece_ctrl_inst/x_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    piece_ctrl_inst/x_reg_reg[0]_i_2_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  piece_ctrl_inst/x_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.012    piece_ctrl_inst/x_reg_reg[4]_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.126 r  piece_ctrl_inst/x_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.126    piece_ctrl_inst/x_reg_reg[8]_i_1_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.240 r  piece_ctrl_inst/x_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.240    piece_ctrl_inst/x_reg_reg[12]_i_1_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.354 r  piece_ctrl_inst/x_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.354    piece_ctrl_inst/x_reg_reg[16]_i_1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.468 r  piece_ctrl_inst/x_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.468    piece_ctrl_inst/x_reg_reg[20]_i_1_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.582 r  piece_ctrl_inst/x_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.591    piece_ctrl_inst/x_reg_reg[24]_i_1_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.830 r  piece_ctrl_inst/x_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.830    piece_ctrl_inst/x_reg_reg[28]_i_1_n_5
    SLICE_X37Y75         FDCE                                         r  piece_ctrl_inst/x_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.502    37.071    piece_ctrl_inst/clk_out1
    SLICE_X37Y75         FDCE                                         r  piece_ctrl_inst/x_reg_reg[30]/C
                         clock pessimism              0.489    37.559    
                         clock uncertainty           -0.098    37.462    
    SLICE_X37Y75         FDCE (Setup_fdce_C_D)        0.062    37.524    piece_ctrl_inst/x_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         37.524    
                         arrival time                         -12.830    
  -------------------------------------------------------------------
                         slack                                 24.694    

Slack (MET) :             24.710ns  (required time - arrival time)
  Source:                 piece_ctrl_inst/y_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            piece_ctrl_inst/x_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_tetris rise@40.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        15.202ns  (logic 4.199ns (27.621%)  route 11.003ns (72.379%))
  Logic Levels:           18  (CARRY4=10 LUT2=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 37.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.633    -2.388    piece_ctrl_inst/clk_out1
    SLICE_X33Y66         FDCE                                         r  piece_ctrl_inst/y_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.932 r  piece_ctrl_inst/y_reg_reg[0]_rep__0/Q
                         net (fo=95, routed)          2.317     0.385    piece_ctrl_inst/y_reg_reg[0]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     0.509 r  piece_ctrl_inst/rot_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     0.509    piece_ctrl_inst/rot_reg[1]_i_163_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.736 r  piece_ctrl_inst/rot_reg_reg[1]_i_58/O[1]
                         net (fo=16, routed)          1.880     2.616    piece_ctrl_inst/rot_reg_reg[1]_i_58_n_6
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.303     2.919 r  piece_ctrl_inst/x_reg[0]_i_264/O
                         net (fo=1, routed)           0.000     2.919    piece_ctrl_inst/x_reg[0]_i_264_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.167 r  piece_ctrl_inst/x_reg_reg[0]_i_95/O[2]
                         net (fo=12, routed)          0.939     4.106    board_inst/x_reg_reg[0]_i_33_0[2]
    SLICE_X33Y51         MUXF7 (Prop_muxf7_S_O)       0.474     4.580 r  board_inst/x_reg_reg[0]_i_274/O
                         net (fo=1, routed)           0.797     5.377    board_inst/x_reg_reg[0]_i_274_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.298     5.675 f  board_inst/x_reg[0]_i_100/O
                         net (fo=1, routed)           0.000     5.675    board_inst/x_reg[0]_i_100_n_0
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     5.892 f  board_inst/x_reg_reg[0]_i_33/O
                         net (fo=1, routed)           1.295     7.187    piece_ctrl_inst/x_reg[0]_i_3_4
    SLICE_X36Y61         LUT6 (Prop_lut6_I2_O)        0.299     7.486 f  piece_ctrl_inst/x_reg[0]_i_14/O
                         net (fo=2, routed)           0.966     8.451    piece_ctrl_inst/x_reg[0]_i_14_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.575 f  piece_ctrl_inst/x_reg[0]_i_25/O
                         net (fo=32, routed)          1.920    10.495    piece_ctrl_inst/x_reg[0]_i_25_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  piece_ctrl_inst/x_reg[0]_i_7/O
                         net (fo=30, routed)          0.880    11.500    piece_ctrl_inst/x_reg[0]_i_7_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.898 r  piece_ctrl_inst/x_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    piece_ctrl_inst/x_reg_reg[0]_i_2_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  piece_ctrl_inst/x_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.012    piece_ctrl_inst/x_reg_reg[4]_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.126 r  piece_ctrl_inst/x_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.126    piece_ctrl_inst/x_reg_reg[8]_i_1_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.240 r  piece_ctrl_inst/x_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.240    piece_ctrl_inst/x_reg_reg[12]_i_1_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.354 r  piece_ctrl_inst/x_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.354    piece_ctrl_inst/x_reg_reg[16]_i_1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.468 r  piece_ctrl_inst/x_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.468    piece_ctrl_inst/x_reg_reg[20]_i_1_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.582 r  piece_ctrl_inst/x_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.591    piece_ctrl_inst/x_reg_reg[24]_i_1_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.814 r  piece_ctrl_inst/x_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.814    piece_ctrl_inst/x_reg_reg[28]_i_1_n_7
    SLICE_X37Y75         FDCE                                         r  piece_ctrl_inst/x_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.502    37.071    piece_ctrl_inst/clk_out1
    SLICE_X37Y75         FDCE                                         r  piece_ctrl_inst/x_reg_reg[28]/C
                         clock pessimism              0.489    37.559    
                         clock uncertainty           -0.098    37.462    
    SLICE_X37Y75         FDCE (Setup_fdce_C_D)        0.062    37.524    piece_ctrl_inst/x_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         37.524    
                         arrival time                         -12.814    
  -------------------------------------------------------------------
                         slack                                 24.710    

Slack (MET) :             24.722ns  (required time - arrival time)
  Source:                 piece_ctrl_inst/y_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            piece_ctrl_inst/x_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_tetris rise@40.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        15.190ns  (logic 4.196ns (27.623%)  route 10.994ns (72.377%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 37.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.633    -2.388    piece_ctrl_inst/clk_out1
    SLICE_X33Y66         FDCE                                         r  piece_ctrl_inst/y_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.932 r  piece_ctrl_inst/y_reg_reg[0]_rep__0/Q
                         net (fo=95, routed)          2.317     0.385    piece_ctrl_inst/y_reg_reg[0]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     0.509 r  piece_ctrl_inst/rot_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     0.509    piece_ctrl_inst/rot_reg[1]_i_163_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.736 r  piece_ctrl_inst/rot_reg_reg[1]_i_58/O[1]
                         net (fo=16, routed)          1.880     2.616    piece_ctrl_inst/rot_reg_reg[1]_i_58_n_6
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.303     2.919 r  piece_ctrl_inst/x_reg[0]_i_264/O
                         net (fo=1, routed)           0.000     2.919    piece_ctrl_inst/x_reg[0]_i_264_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.167 r  piece_ctrl_inst/x_reg_reg[0]_i_95/O[2]
                         net (fo=12, routed)          0.939     4.106    board_inst/x_reg_reg[0]_i_33_0[2]
    SLICE_X33Y51         MUXF7 (Prop_muxf7_S_O)       0.474     4.580 r  board_inst/x_reg_reg[0]_i_274/O
                         net (fo=1, routed)           0.797     5.377    board_inst/x_reg_reg[0]_i_274_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.298     5.675 f  board_inst/x_reg[0]_i_100/O
                         net (fo=1, routed)           0.000     5.675    board_inst/x_reg[0]_i_100_n_0
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     5.892 f  board_inst/x_reg_reg[0]_i_33/O
                         net (fo=1, routed)           1.295     7.187    piece_ctrl_inst/x_reg[0]_i_3_4
    SLICE_X36Y61         LUT6 (Prop_lut6_I2_O)        0.299     7.486 f  piece_ctrl_inst/x_reg[0]_i_14/O
                         net (fo=2, routed)           0.966     8.451    piece_ctrl_inst/x_reg[0]_i_14_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.575 f  piece_ctrl_inst/x_reg[0]_i_25/O
                         net (fo=32, routed)          1.920    10.495    piece_ctrl_inst/x_reg[0]_i_25_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  piece_ctrl_inst/x_reg[0]_i_7/O
                         net (fo=30, routed)          0.880    11.500    piece_ctrl_inst/x_reg[0]_i_7_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.898 r  piece_ctrl_inst/x_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    piece_ctrl_inst/x_reg_reg[0]_i_2_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  piece_ctrl_inst/x_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.012    piece_ctrl_inst/x_reg_reg[4]_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.126 r  piece_ctrl_inst/x_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.126    piece_ctrl_inst/x_reg_reg[8]_i_1_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.240 r  piece_ctrl_inst/x_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.240    piece_ctrl_inst/x_reg_reg[12]_i_1_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.354 r  piece_ctrl_inst/x_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.354    piece_ctrl_inst/x_reg_reg[16]_i_1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.468 r  piece_ctrl_inst/x_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.468    piece_ctrl_inst/x_reg_reg[20]_i_1_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.802 r  piece_ctrl_inst/x_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.802    piece_ctrl_inst/x_reg_reg[24]_i_1_n_6
    SLICE_X37Y74         FDCE                                         r  piece_ctrl_inst/x_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.502    37.071    piece_ctrl_inst/clk_out1
    SLICE_X37Y74         FDCE                                         r  piece_ctrl_inst/x_reg_reg[25]/C
                         clock pessimism              0.489    37.559    
                         clock uncertainty           -0.098    37.462    
    SLICE_X37Y74         FDCE (Setup_fdce_C_D)        0.062    37.524    piece_ctrl_inst/x_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         37.524    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                 24.722    

Slack (MET) :             24.743ns  (required time - arrival time)
  Source:                 piece_ctrl_inst/y_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            piece_ctrl_inst/x_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_tetris rise@40.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        15.169ns  (logic 4.175ns (27.523%)  route 10.994ns (72.477%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 37.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.633    -2.388    piece_ctrl_inst/clk_out1
    SLICE_X33Y66         FDCE                                         r  piece_ctrl_inst/y_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.932 r  piece_ctrl_inst/y_reg_reg[0]_rep__0/Q
                         net (fo=95, routed)          2.317     0.385    piece_ctrl_inst/y_reg_reg[0]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     0.509 r  piece_ctrl_inst/rot_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     0.509    piece_ctrl_inst/rot_reg[1]_i_163_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.736 r  piece_ctrl_inst/rot_reg_reg[1]_i_58/O[1]
                         net (fo=16, routed)          1.880     2.616    piece_ctrl_inst/rot_reg_reg[1]_i_58_n_6
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.303     2.919 r  piece_ctrl_inst/x_reg[0]_i_264/O
                         net (fo=1, routed)           0.000     2.919    piece_ctrl_inst/x_reg[0]_i_264_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.167 r  piece_ctrl_inst/x_reg_reg[0]_i_95/O[2]
                         net (fo=12, routed)          0.939     4.106    board_inst/x_reg_reg[0]_i_33_0[2]
    SLICE_X33Y51         MUXF7 (Prop_muxf7_S_O)       0.474     4.580 r  board_inst/x_reg_reg[0]_i_274/O
                         net (fo=1, routed)           0.797     5.377    board_inst/x_reg_reg[0]_i_274_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.298     5.675 f  board_inst/x_reg[0]_i_100/O
                         net (fo=1, routed)           0.000     5.675    board_inst/x_reg[0]_i_100_n_0
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     5.892 f  board_inst/x_reg_reg[0]_i_33/O
                         net (fo=1, routed)           1.295     7.187    piece_ctrl_inst/x_reg[0]_i_3_4
    SLICE_X36Y61         LUT6 (Prop_lut6_I2_O)        0.299     7.486 f  piece_ctrl_inst/x_reg[0]_i_14/O
                         net (fo=2, routed)           0.966     8.451    piece_ctrl_inst/x_reg[0]_i_14_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.575 f  piece_ctrl_inst/x_reg[0]_i_25/O
                         net (fo=32, routed)          1.920    10.495    piece_ctrl_inst/x_reg[0]_i_25_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  piece_ctrl_inst/x_reg[0]_i_7/O
                         net (fo=30, routed)          0.880    11.500    piece_ctrl_inst/x_reg[0]_i_7_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.898 r  piece_ctrl_inst/x_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    piece_ctrl_inst/x_reg_reg[0]_i_2_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  piece_ctrl_inst/x_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.012    piece_ctrl_inst/x_reg_reg[4]_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.126 r  piece_ctrl_inst/x_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.126    piece_ctrl_inst/x_reg_reg[8]_i_1_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.240 r  piece_ctrl_inst/x_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.240    piece_ctrl_inst/x_reg_reg[12]_i_1_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.354 r  piece_ctrl_inst/x_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.354    piece_ctrl_inst/x_reg_reg[16]_i_1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.468 r  piece_ctrl_inst/x_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.468    piece_ctrl_inst/x_reg_reg[20]_i_1_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.781 r  piece_ctrl_inst/x_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.781    piece_ctrl_inst/x_reg_reg[24]_i_1_n_4
    SLICE_X37Y74         FDCE                                         r  piece_ctrl_inst/x_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.502    37.071    piece_ctrl_inst/clk_out1
    SLICE_X37Y74         FDCE                                         r  piece_ctrl_inst/x_reg_reg[27]/C
                         clock pessimism              0.489    37.559    
                         clock uncertainty           -0.098    37.462    
    SLICE_X37Y74         FDCE (Setup_fdce_C_D)        0.062    37.524    piece_ctrl_inst/x_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         37.524    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                 24.743    

Slack (MET) :             24.817ns  (required time - arrival time)
  Source:                 piece_ctrl_inst/y_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            piece_ctrl_inst/x_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_tetris rise@40.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        15.095ns  (logic 4.101ns (27.168%)  route 10.994ns (72.832%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 37.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.633    -2.388    piece_ctrl_inst/clk_out1
    SLICE_X33Y66         FDCE                                         r  piece_ctrl_inst/y_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.932 r  piece_ctrl_inst/y_reg_reg[0]_rep__0/Q
                         net (fo=95, routed)          2.317     0.385    piece_ctrl_inst/y_reg_reg[0]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     0.509 r  piece_ctrl_inst/rot_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     0.509    piece_ctrl_inst/rot_reg[1]_i_163_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.736 r  piece_ctrl_inst/rot_reg_reg[1]_i_58/O[1]
                         net (fo=16, routed)          1.880     2.616    piece_ctrl_inst/rot_reg_reg[1]_i_58_n_6
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.303     2.919 r  piece_ctrl_inst/x_reg[0]_i_264/O
                         net (fo=1, routed)           0.000     2.919    piece_ctrl_inst/x_reg[0]_i_264_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.167 r  piece_ctrl_inst/x_reg_reg[0]_i_95/O[2]
                         net (fo=12, routed)          0.939     4.106    board_inst/x_reg_reg[0]_i_33_0[2]
    SLICE_X33Y51         MUXF7 (Prop_muxf7_S_O)       0.474     4.580 r  board_inst/x_reg_reg[0]_i_274/O
                         net (fo=1, routed)           0.797     5.377    board_inst/x_reg_reg[0]_i_274_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.298     5.675 f  board_inst/x_reg[0]_i_100/O
                         net (fo=1, routed)           0.000     5.675    board_inst/x_reg[0]_i_100_n_0
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     5.892 f  board_inst/x_reg_reg[0]_i_33/O
                         net (fo=1, routed)           1.295     7.187    piece_ctrl_inst/x_reg[0]_i_3_4
    SLICE_X36Y61         LUT6 (Prop_lut6_I2_O)        0.299     7.486 f  piece_ctrl_inst/x_reg[0]_i_14/O
                         net (fo=2, routed)           0.966     8.451    piece_ctrl_inst/x_reg[0]_i_14_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.575 f  piece_ctrl_inst/x_reg[0]_i_25/O
                         net (fo=32, routed)          1.920    10.495    piece_ctrl_inst/x_reg[0]_i_25_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  piece_ctrl_inst/x_reg[0]_i_7/O
                         net (fo=30, routed)          0.880    11.500    piece_ctrl_inst/x_reg[0]_i_7_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.898 r  piece_ctrl_inst/x_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    piece_ctrl_inst/x_reg_reg[0]_i_2_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  piece_ctrl_inst/x_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.012    piece_ctrl_inst/x_reg_reg[4]_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.126 r  piece_ctrl_inst/x_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.126    piece_ctrl_inst/x_reg_reg[8]_i_1_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.240 r  piece_ctrl_inst/x_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.240    piece_ctrl_inst/x_reg_reg[12]_i_1_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.354 r  piece_ctrl_inst/x_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.354    piece_ctrl_inst/x_reg_reg[16]_i_1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.468 r  piece_ctrl_inst/x_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.468    piece_ctrl_inst/x_reg_reg[20]_i_1_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.707 r  piece_ctrl_inst/x_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.707    piece_ctrl_inst/x_reg_reg[24]_i_1_n_5
    SLICE_X37Y74         FDCE                                         r  piece_ctrl_inst/x_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.502    37.071    piece_ctrl_inst/clk_out1
    SLICE_X37Y74         FDCE                                         r  piece_ctrl_inst/x_reg_reg[26]/C
                         clock pessimism              0.489    37.559    
                         clock uncertainty           -0.098    37.462    
    SLICE_X37Y74         FDCE (Setup_fdce_C_D)        0.062    37.524    piece_ctrl_inst/x_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         37.524    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                 24.817    

Slack (MET) :             24.833ns  (required time - arrival time)
  Source:                 piece_ctrl_inst/y_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            piece_ctrl_inst/x_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_tetris rise@40.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        15.079ns  (logic 4.085ns (27.091%)  route 10.994ns (72.909%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.929ns = ( 37.071 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.633    -2.388    piece_ctrl_inst/clk_out1
    SLICE_X33Y66         FDCE                                         r  piece_ctrl_inst/y_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.932 r  piece_ctrl_inst/y_reg_reg[0]_rep__0/Q
                         net (fo=95, routed)          2.317     0.385    piece_ctrl_inst/y_reg_reg[0]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     0.509 r  piece_ctrl_inst/rot_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     0.509    piece_ctrl_inst/rot_reg[1]_i_163_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.736 r  piece_ctrl_inst/rot_reg_reg[1]_i_58/O[1]
                         net (fo=16, routed)          1.880     2.616    piece_ctrl_inst/rot_reg_reg[1]_i_58_n_6
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.303     2.919 r  piece_ctrl_inst/x_reg[0]_i_264/O
                         net (fo=1, routed)           0.000     2.919    piece_ctrl_inst/x_reg[0]_i_264_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.167 r  piece_ctrl_inst/x_reg_reg[0]_i_95/O[2]
                         net (fo=12, routed)          0.939     4.106    board_inst/x_reg_reg[0]_i_33_0[2]
    SLICE_X33Y51         MUXF7 (Prop_muxf7_S_O)       0.474     4.580 r  board_inst/x_reg_reg[0]_i_274/O
                         net (fo=1, routed)           0.797     5.377    board_inst/x_reg_reg[0]_i_274_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.298     5.675 f  board_inst/x_reg[0]_i_100/O
                         net (fo=1, routed)           0.000     5.675    board_inst/x_reg[0]_i_100_n_0
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     5.892 f  board_inst/x_reg_reg[0]_i_33/O
                         net (fo=1, routed)           1.295     7.187    piece_ctrl_inst/x_reg[0]_i_3_4
    SLICE_X36Y61         LUT6 (Prop_lut6_I2_O)        0.299     7.486 f  piece_ctrl_inst/x_reg[0]_i_14/O
                         net (fo=2, routed)           0.966     8.451    piece_ctrl_inst/x_reg[0]_i_14_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.575 f  piece_ctrl_inst/x_reg[0]_i_25/O
                         net (fo=32, routed)          1.920    10.495    piece_ctrl_inst/x_reg[0]_i_25_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  piece_ctrl_inst/x_reg[0]_i_7/O
                         net (fo=30, routed)          0.880    11.500    piece_ctrl_inst/x_reg[0]_i_7_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.898 r  piece_ctrl_inst/x_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    piece_ctrl_inst/x_reg_reg[0]_i_2_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  piece_ctrl_inst/x_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.012    piece_ctrl_inst/x_reg_reg[4]_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.126 r  piece_ctrl_inst/x_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.126    piece_ctrl_inst/x_reg_reg[8]_i_1_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.240 r  piece_ctrl_inst/x_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.240    piece_ctrl_inst/x_reg_reg[12]_i_1_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.354 r  piece_ctrl_inst/x_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.354    piece_ctrl_inst/x_reg_reg[16]_i_1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.468 r  piece_ctrl_inst/x_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.468    piece_ctrl_inst/x_reg_reg[20]_i_1_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.691 r  piece_ctrl_inst/x_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.691    piece_ctrl_inst/x_reg_reg[24]_i_1_n_7
    SLICE_X37Y74         FDCE                                         r  piece_ctrl_inst/x_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.502    37.071    piece_ctrl_inst/clk_out1
    SLICE_X37Y74         FDCE                                         r  piece_ctrl_inst/x_reg_reg[24]/C
                         clock pessimism              0.489    37.559    
                         clock uncertainty           -0.098    37.462    
    SLICE_X37Y74         FDCE (Setup_fdce_C_D)        0.062    37.524    piece_ctrl_inst/x_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         37.524    
                         arrival time                         -12.691    
  -------------------------------------------------------------------
                         slack                                 24.833    

Slack (MET) :             24.838ns  (required time - arrival time)
  Source:                 piece_ctrl_inst/y_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            piece_ctrl_inst/x_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_tetris rise@40.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 4.082ns (27.076%)  route 10.994ns (72.924%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 37.073 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.633    -2.388    piece_ctrl_inst/clk_out1
    SLICE_X33Y66         FDCE                                         r  piece_ctrl_inst/y_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.932 r  piece_ctrl_inst/y_reg_reg[0]_rep__0/Q
                         net (fo=95, routed)          2.317     0.385    piece_ctrl_inst/y_reg_reg[0]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     0.509 r  piece_ctrl_inst/rot_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     0.509    piece_ctrl_inst/rot_reg[1]_i_163_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.736 r  piece_ctrl_inst/rot_reg_reg[1]_i_58/O[1]
                         net (fo=16, routed)          1.880     2.616    piece_ctrl_inst/rot_reg_reg[1]_i_58_n_6
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.303     2.919 r  piece_ctrl_inst/x_reg[0]_i_264/O
                         net (fo=1, routed)           0.000     2.919    piece_ctrl_inst/x_reg[0]_i_264_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.167 r  piece_ctrl_inst/x_reg_reg[0]_i_95/O[2]
                         net (fo=12, routed)          0.939     4.106    board_inst/x_reg_reg[0]_i_33_0[2]
    SLICE_X33Y51         MUXF7 (Prop_muxf7_S_O)       0.474     4.580 r  board_inst/x_reg_reg[0]_i_274/O
                         net (fo=1, routed)           0.797     5.377    board_inst/x_reg_reg[0]_i_274_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.298     5.675 f  board_inst/x_reg[0]_i_100/O
                         net (fo=1, routed)           0.000     5.675    board_inst/x_reg[0]_i_100_n_0
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     5.892 f  board_inst/x_reg_reg[0]_i_33/O
                         net (fo=1, routed)           1.295     7.187    piece_ctrl_inst/x_reg[0]_i_3_4
    SLICE_X36Y61         LUT6 (Prop_lut6_I2_O)        0.299     7.486 f  piece_ctrl_inst/x_reg[0]_i_14/O
                         net (fo=2, routed)           0.966     8.451    piece_ctrl_inst/x_reg[0]_i_14_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.575 f  piece_ctrl_inst/x_reg[0]_i_25/O
                         net (fo=32, routed)          1.920    10.495    piece_ctrl_inst/x_reg[0]_i_25_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  piece_ctrl_inst/x_reg[0]_i_7/O
                         net (fo=30, routed)          0.880    11.500    piece_ctrl_inst/x_reg[0]_i_7_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.898 r  piece_ctrl_inst/x_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    piece_ctrl_inst/x_reg_reg[0]_i_2_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  piece_ctrl_inst/x_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.012    piece_ctrl_inst/x_reg_reg[4]_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.126 r  piece_ctrl_inst/x_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.126    piece_ctrl_inst/x_reg_reg[8]_i_1_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.240 r  piece_ctrl_inst/x_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.240    piece_ctrl_inst/x_reg_reg[12]_i_1_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.354 r  piece_ctrl_inst/x_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.354    piece_ctrl_inst/x_reg_reg[16]_i_1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.688 r  piece_ctrl_inst/x_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.688    piece_ctrl_inst/x_reg_reg[20]_i_1_n_6
    SLICE_X37Y73         FDCE                                         r  piece_ctrl_inst/x_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.504    37.073    piece_ctrl_inst/clk_out1
    SLICE_X37Y73         FDCE                                         r  piece_ctrl_inst/x_reg_reg[21]/C
                         clock pessimism              0.489    37.561    
                         clock uncertainty           -0.098    37.464    
    SLICE_X37Y73         FDCE (Setup_fdce_C_D)        0.062    37.526    piece_ctrl_inst/x_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         37.526    
                         arrival time                         -12.688    
  -------------------------------------------------------------------
                         slack                                 24.838    

Slack (MET) :             24.859ns  (required time - arrival time)
  Source:                 piece_ctrl_inst/y_reg_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            piece_ctrl_inst/x_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_tetris rise@40.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        15.055ns  (logic 4.061ns (26.974%)  route 10.994ns (73.026%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 37.073 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.633    -2.388    piece_ctrl_inst/clk_out1
    SLICE_X33Y66         FDCE                                         r  piece_ctrl_inst/y_reg_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.932 r  piece_ctrl_inst/y_reg_reg[0]_rep__0/Q
                         net (fo=95, routed)          2.317     0.385    piece_ctrl_inst/y_reg_reg[0]_rep__0_0
    SLICE_X52Y60         LUT2 (Prop_lut2_I0_O)        0.124     0.509 r  piece_ctrl_inst/rot_reg[1]_i_163/O
                         net (fo=1, routed)           0.000     0.509    piece_ctrl_inst/rot_reg[1]_i_163_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.736 r  piece_ctrl_inst/rot_reg_reg[1]_i_58/O[1]
                         net (fo=16, routed)          1.880     2.616    piece_ctrl_inst/rot_reg_reg[1]_i_58_n_6
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.303     2.919 r  piece_ctrl_inst/x_reg[0]_i_264/O
                         net (fo=1, routed)           0.000     2.919    piece_ctrl_inst/x_reg[0]_i_264_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.167 r  piece_ctrl_inst/x_reg_reg[0]_i_95/O[2]
                         net (fo=12, routed)          0.939     4.106    board_inst/x_reg_reg[0]_i_33_0[2]
    SLICE_X33Y51         MUXF7 (Prop_muxf7_S_O)       0.474     4.580 r  board_inst/x_reg_reg[0]_i_274/O
                         net (fo=1, routed)           0.797     5.377    board_inst/x_reg_reg[0]_i_274_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I3_O)        0.298     5.675 f  board_inst/x_reg[0]_i_100/O
                         net (fo=1, routed)           0.000     5.675    board_inst/x_reg[0]_i_100_n_0
    SLICE_X35Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     5.892 f  board_inst/x_reg_reg[0]_i_33/O
                         net (fo=1, routed)           1.295     7.187    piece_ctrl_inst/x_reg[0]_i_3_4
    SLICE_X36Y61         LUT6 (Prop_lut6_I2_O)        0.299     7.486 f  piece_ctrl_inst/x_reg[0]_i_14/O
                         net (fo=2, routed)           0.966     8.451    piece_ctrl_inst/x_reg[0]_i_14_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.575 f  piece_ctrl_inst/x_reg[0]_i_25/O
                         net (fo=32, routed)          1.920    10.495    piece_ctrl_inst/x_reg[0]_i_25_n_0
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  piece_ctrl_inst/x_reg[0]_i_7/O
                         net (fo=30, routed)          0.880    11.500    piece_ctrl_inst/x_reg[0]_i_7_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.898 r  piece_ctrl_inst/x_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    piece_ctrl_inst/x_reg_reg[0]_i_2_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.012 r  piece_ctrl_inst/x_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.012    piece_ctrl_inst/x_reg_reg[4]_i_1_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.126 r  piece_ctrl_inst/x_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.126    piece_ctrl_inst/x_reg_reg[8]_i_1_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.240 r  piece_ctrl_inst/x_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.240    piece_ctrl_inst/x_reg_reg[12]_i_1_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.354 r  piece_ctrl_inst/x_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.354    piece_ctrl_inst/x_reg_reg[16]_i_1_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.667 r  piece_ctrl_inst/x_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.667    piece_ctrl_inst/x_reg_reg[20]_i_1_n_4
    SLICE_X37Y73         FDCE                                         r  piece_ctrl_inst/x_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162    41.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.504    37.073    piece_ctrl_inst/clk_out1
    SLICE_X37Y73         FDCE                                         r  piece_ctrl_inst/x_reg_reg[23]/C
                         clock pessimism              0.489    37.561    
                         clock uncertainty           -0.098    37.464    
    SLICE_X37Y73         FDCE (Setup_fdce_C_D)        0.062    37.526    piece_ctrl_inst/x_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         37.526    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                 24.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 random_inst/lfsr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            random_inst/lfsr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_tetris rise@0.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.555    -0.859    random_inst/clk_out1
    SLICE_X39Y75         FDCE                                         r  random_inst/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDCE (Prop_fdce_C_Q)         0.141    -0.718 r  random_inst/lfsr_reg[4]/Q
                         net (fo=2, routed)           0.121    -0.597    random_inst/lfsr_reg_n_0_[4]
    SLICE_X38Y75         FDPE                                         r  random_inst/lfsr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.824    -1.287    random_inst/clk_out1
    SLICE_X38Y75         FDPE                                         r  random_inst/lfsr_reg[5]/C
                         clock pessimism              0.441    -0.846    
    SLICE_X38Y75         FDPE (Hold_fdpe_C_D)         0.060    -0.786    random_inst/lfsr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.786    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 board_inst/board_reg[15][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            board_inst/board_reg[15][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_tetris rise@0.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.633    -0.780    board_inst/clk_out1
    SLICE_X43Y40         FDCE                                         r  board_inst/board_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.639 r  board_inst/board_reg[15][1]/Q
                         net (fo=15, routed)          0.115    -0.524    board_inst/board_flat[151]
    SLICE_X43Y40         LUT6 (Prop_lut6_I5_O)        0.045    -0.479 r  board_inst/board[15][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    board_inst/board[15][1]_i_1_n_0
    SLICE_X43Y40         FDCE                                         r  board_inst/board_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.908    -1.203    board_inst/clk_out1
    SLICE_X43Y40         FDCE                                         r  board_inst/board_reg[15][1]/C
                         clock pessimism              0.423    -0.780    
    SLICE_X43Y40         FDCE (Hold_fdce_C_D)         0.091    -0.689    board_inst/board_reg[15][1]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 board_inst/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            board_inst/wr_ptr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_tetris rise@0.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.773ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.640    -0.773    board_inst/clk_out1
    SLICE_X20Y43         FDCE                                         r  board_inst/wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.632 r  board_inst/wr_ptr_reg[1]/Q
                         net (fo=12, routed)          0.132    -0.500    board_inst/wr_ptr_reg_n_0_[1]
    SLICE_X21Y43         LUT6 (Prop_lut6_I3_O)        0.045    -0.455 r  board_inst/wr_ptr[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.455    board_inst/wr_ptr[4]
    SLICE_X21Y43         FDCE                                         r  board_inst/wr_ptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.916    -1.195    board_inst/clk_out1
    SLICE_X21Y43         FDCE                                         r  board_inst/wr_ptr_reg[4]/C
                         clock pessimism              0.435    -0.760    
    SLICE_X21Y43         FDCE (Hold_fdce_C_D)         0.091    -0.669    board_inst/wr_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 board_inst/board_reg[15][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            board_inst/board_reg[15][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_tetris rise@0.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.205ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.631    -0.782    board_inst/clk_out1
    SLICE_X49Y41         FDCE                                         r  board_inst/board_reg[15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.641 r  board_inst/board_reg[15][5]/Q
                         net (fo=15, routed)          0.120    -0.521    board_inst/board_flat[155]
    SLICE_X49Y41         LUT6 (Prop_lut6_I5_O)        0.045    -0.476 r  board_inst/board[15][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.476    board_inst/board[15][5]_i_1_n_0
    SLICE_X49Y41         FDCE                                         r  board_inst/board_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.906    -1.205    board_inst/clk_out1
    SLICE_X49Y41         FDCE                                         r  board_inst/board_reg[15][5]/C
                         clock pessimism              0.422    -0.782    
    SLICE_X49Y41         FDCE (Hold_fdce_C_D)         0.092    -0.690    board_inst/board_reg[15][5]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 board_inst/board_reg[18][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            board_inst/board_reg[18][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_tetris rise@0.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.632    -0.781    board_inst/clk_out1
    SLICE_X41Y39         FDCE                                         r  board_inst/board_reg[18][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.640 r  board_inst/board_reg[18][1]/Q
                         net (fo=11, routed)          0.123    -0.518    board_inst/board_flat[181]
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.045    -0.473 r  board_inst/board[18][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.473    board_inst/board[18][1]_i_1_n_0
    SLICE_X41Y39         FDCE                                         r  board_inst/board_reg[18][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.908    -1.203    board_inst/clk_out1
    SLICE_X41Y39         FDCE                                         r  board_inst/board_reg[18][1]/C
                         clock pessimism              0.421    -0.781    
    SLICE_X41Y39         FDCE (Hold_fdce_C_D)         0.092    -0.689    board_inst/board_reg[18][1]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 game_ctrl_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_ctrl_inst/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_tetris rise@0.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.014%)  route 0.135ns (41.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.566    -0.848    game_ctrl_inst/clk_out1
    SLICE_X32Y66         FDCE                                         r  game_ctrl_inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.707 r  game_ctrl_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.135    -0.572    game_ctrl_inst/FSM_onehot_state_reg_n_0_[3]
    SLICE_X33Y68         LUT2 (Prop_lut2_I0_O)        0.045    -0.527 r  game_ctrl_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.527    game_ctrl_inst/FSM_onehot_state[4]_i_1_n_0
    SLICE_X33Y68         FDCE                                         r  game_ctrl_inst/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.833    -1.278    game_ctrl_inst/clk_out1
    SLICE_X33Y68         FDCE                                         r  game_ctrl_inst/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.442    -0.836    
    SLICE_X33Y68         FDCE (Hold_fdce_C_D)         0.092    -0.744    game_ctrl_inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 game_ctrl_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_ctrl_inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_tetris rise@0.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.833%)  route 0.136ns (42.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.566    -0.848    game_ctrl_inst/clk_out1
    SLICE_X32Y66         FDCE                                         r  game_ctrl_inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.707 r  game_ctrl_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.136    -0.571    game_ctrl_inst/FSM_onehot_state_reg_n_0_[3]
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.045    -0.526 r  game_ctrl_inst/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.526    game_ctrl_inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X33Y68         FDPE                                         r  game_ctrl_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.833    -1.278    game_ctrl_inst/clk_out1
    SLICE_X33Y68         FDPE                                         r  game_ctrl_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.442    -0.836    
    SLICE_X33Y68         FDPE (Hold_fdpe_C_D)         0.091    -0.745    game_ctrl_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 random_inst/lfsr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            piece_ctrl_inst/piece_id_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_tetris rise@0.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.409%)  route 0.168ns (44.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.555    -0.859    random_inst/clk_out1
    SLICE_X38Y75         FDCE                                         r  random_inst/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDCE (Prop_fdce_C_Q)         0.164    -0.695 f  random_inst/lfsr_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.527    random_inst/lfsr_reg_n_0_[0]
    SLICE_X38Y74         LUT5 (Prop_lut5_I0_O)        0.045    -0.482 r  random_inst/piece_id_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.482    piece_ctrl_inst/piece_id_reg_reg[1]_1
    SLICE_X38Y74         FDCE                                         r  piece_ctrl_inst/piece_id_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.824    -1.287    piece_ctrl_inst/clk_out1
    SLICE_X38Y74         FDCE                                         r  piece_ctrl_inst/piece_id_reg_reg[1]/C
                         clock pessimism              0.463    -0.824    
    SLICE_X38Y74         FDCE (Hold_fdce_C_D)         0.121    -0.703    piece_ctrl_inst/piece_id_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 board_inst/board_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            board_inst/board_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_tetris rise@0.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.368%)  route 0.127ns (40.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.196ns
    Source Clock Delay      (SCD):    -0.774ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.639    -0.774    board_inst/clk_out1
    SLICE_X27Y43         FDCE                                         r  board_inst/board_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.633 r  board_inst/board_reg[1][2]/Q
                         net (fo=11, routed)          0.127    -0.506    board_inst/board_flat[12]
    SLICE_X27Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.461 r  board_inst/board[1][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.461    board_inst/board[1][2]_i_1_n_0
    SLICE_X27Y43         FDCE                                         r  board_inst/board_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.915    -1.196    board_inst/clk_out1
    SLICE_X27Y43         FDCE                                         r  board_inst/board_reg[1][2]/C
                         clock pessimism              0.422    -0.774    
    SLICE_X27Y43         FDCE (Hold_fdce_C_D)         0.091    -0.683    board_inst/board_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 board_inst/board_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            board_inst/board_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_tetris
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_tetris rise@0.000ns - clk_out1_clk_wiz_tetris rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.542%)  route 0.132ns (41.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.199ns
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.637    -0.776    board_inst/clk_out1
    SLICE_X28Y42         FDCE                                         r  board_inst/board_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.635 r  board_inst/board_reg[1][6]/Q
                         net (fo=11, routed)          0.132    -0.504    board_inst/board_flat[16]
    SLICE_X28Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.459 r  board_inst/board[1][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.459    board_inst/board[1][6]_i_1_n_0
    SLICE_X28Y42         FDCE                                         r  board_inst/board_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.912    -1.199    board_inst/clk_out1
    SLICE_X28Y42         FDCE                                         r  board_inst/board_reg[1][6]/C
                         clock pessimism              0.423    -0.776    
    SLICE_X28Y42         FDCE (Hold_fdce_C_D)         0.092    -0.684    board_inst/board_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_tetris
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X23Y43     board_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X23Y43     board_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X26Y41     board_inst/board_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X27Y42     board_inst/board_reg[0][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X27Y41     board_inst/board_reg[0][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X27Y42     board_inst/board_reg[0][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X29Y40     board_inst/board_reg[0][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X29Y40     board_inst/board_reg[0][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X23Y43     board_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X23Y43     board_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X23Y43     board_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X23Y43     board_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y41     board_inst/board_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y41     board_inst/board_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y42     board_inst/board_reg[0][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y42     board_inst/board_reg[0][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y41     board_inst/board_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y41     board_inst/board_reg[0][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X23Y43     board_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X23Y43     board_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X23Y43     board_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X23Y43     board_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y41     board_inst/board_reg[0][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X26Y41     board_inst/board_reg[0][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y42     board_inst/board_reg[0][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y42     board_inst/board_reg[0][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y41     board_inst/board_reg[0][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X27Y41     board_inst/board_reg[0][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_tetris
  To Clock:  clkfbout_clk_wiz_tetris

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_tetris
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.262ns  (logic 10.030ns (30.155%)  route 23.232ns (69.845%))
  Logic Levels:           23  (CARRY4=10 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[7]/C
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vga_inst/v_count_reg[7]/Q
                         net (fo=41, routed)          1.539     1.958    vga_inst/pixel_y[7]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.322     2.280 r  vga_inst/vga_r_OBUF[3]_inst_i_431/O
                         net (fo=8, routed)           1.107     3.387    vga_inst/vga_r_OBUF[3]_inst_i_431_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     3.985 r  vga_inst/vga_r_OBUF[3]_inst_i_475/CO[3]
                         net (fo=1, routed)           0.000     3.985    vga_inst/vga_r_OBUF[3]_inst_i_475_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.308 r  vga_inst/vga_r_OBUF[3]_inst_i_427/O[1]
                         net (fo=4, routed)           1.313     5.621    vga_inst/vga_r_OBUF[3]_inst_i_427_n_6
    SLICE_X14Y50         LUT4 (Prop_lut4_I1_O)        0.306     5.927 r  vga_inst/vga_r_OBUF[3]_inst_i_363/O
                         net (fo=2, routed)           0.621     6.548    vga_inst/vga_r_OBUF[3]_inst_i_363_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I4_O)        0.124     6.672 r  vga_inst/vga_r_OBUF[3]_inst_i_367/O
                         net (fo=1, routed)           0.000     6.672    vga_inst/vga_r_OBUF[3]_inst_i_367_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.204 r  vga_inst/vga_r_OBUF[3]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_inst/vga_r_OBUF[3]_inst_i_271_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_inst/vga_r_OBUF[3]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_inst/vga_r_OBUF[3]_inst_i_198_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.541 r  vga_inst/vga_r_OBUF[3]_inst_i_92/O[0]
                         net (fo=8, routed)           1.396     8.937    vga_inst/vga_r_OBUF[3]_inst_i_92_n_7
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.299     9.236 r  vga_inst/vga_r_OBUF[3]_inst_i_349/O
                         net (fo=1, routed)           0.000     9.236    vga_inst/vga_r_OBUF[3]_inst_i_349_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.634 r  vga_inst/vga_r_OBUF[3]_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000     9.634    vga_inst/vga_r_OBUF[3]_inst_i_258_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.968 r  vga_inst/vga_r_OBUF[3]_inst_i_193/O[1]
                         net (fo=3, routed)           0.873    10.841    vga_inst/vga_r_OBUF[3]_inst_i_193_n_6
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.303    11.144 r  vga_inst/vga_r_OBUF[3]_inst_i_269/O
                         net (fo=1, routed)           0.000    11.144    vga_inst/vga_r_OBUF[3]_inst_i_269_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.677 r  vga_inst/vga_r_OBUF[3]_inst_i_195/CO[3]
                         net (fo=1, routed)           0.000    11.677    vga_inst/vga_r_OBUF[3]_inst_i_195_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.931 r  vga_inst/vga_r_OBUF[3]_inst_i_90/CO[0]
                         net (fo=30, routed)          1.138    13.069    vga_inst/vga_r_OBUF[3]_inst_i_90_n_3
    SLICE_X30Y57         LUT5 (Prop_lut5_I2_O)        0.367    13.436 r  vga_inst/vga_r_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000    13.436    vga_inst/vga_r_OBUF[3]_inst_i_64_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.688 r  vga_inst/vga_r_OBUF[3]_inst_i_22/O[0]
                         net (fo=50, routed)          3.551    17.239    board_inst/vga_r_OBUF[3]_inst_i_6[0]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.295    17.534 r  board_inst/vga_r_OBUF[3]_inst_i_120/O
                         net (fo=1, routed)           0.809    18.343    board_inst/vga_r_OBUF[3]_inst_i_120_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  board_inst/vga_r_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.841    19.308    board_inst/vga_r_OBUF[3]_inst_i_70_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.432 r  board_inst/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           1.150    20.582    vga_inst/vga_r_OBUF[3]_inst_i_1_2
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.706 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.792    21.498    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.124    21.622 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          8.102    29.724    vga_b_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    33.262 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.262    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.118ns  (logic 10.027ns (30.277%)  route 23.091ns (69.723%))
  Logic Levels:           23  (CARRY4=10 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[7]/C
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vga_inst/v_count_reg[7]/Q
                         net (fo=41, routed)          1.539     1.958    vga_inst/pixel_y[7]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.322     2.280 r  vga_inst/vga_r_OBUF[3]_inst_i_431/O
                         net (fo=8, routed)           1.107     3.387    vga_inst/vga_r_OBUF[3]_inst_i_431_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     3.985 r  vga_inst/vga_r_OBUF[3]_inst_i_475/CO[3]
                         net (fo=1, routed)           0.000     3.985    vga_inst/vga_r_OBUF[3]_inst_i_475_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.308 r  vga_inst/vga_r_OBUF[3]_inst_i_427/O[1]
                         net (fo=4, routed)           1.313     5.621    vga_inst/vga_r_OBUF[3]_inst_i_427_n_6
    SLICE_X14Y50         LUT4 (Prop_lut4_I1_O)        0.306     5.927 r  vga_inst/vga_r_OBUF[3]_inst_i_363/O
                         net (fo=2, routed)           0.621     6.548    vga_inst/vga_r_OBUF[3]_inst_i_363_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I4_O)        0.124     6.672 r  vga_inst/vga_r_OBUF[3]_inst_i_367/O
                         net (fo=1, routed)           0.000     6.672    vga_inst/vga_r_OBUF[3]_inst_i_367_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.204 r  vga_inst/vga_r_OBUF[3]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_inst/vga_r_OBUF[3]_inst_i_271_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_inst/vga_r_OBUF[3]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_inst/vga_r_OBUF[3]_inst_i_198_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.541 r  vga_inst/vga_r_OBUF[3]_inst_i_92/O[0]
                         net (fo=8, routed)           1.396     8.937    vga_inst/vga_r_OBUF[3]_inst_i_92_n_7
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.299     9.236 r  vga_inst/vga_r_OBUF[3]_inst_i_349/O
                         net (fo=1, routed)           0.000     9.236    vga_inst/vga_r_OBUF[3]_inst_i_349_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.634 r  vga_inst/vga_r_OBUF[3]_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000     9.634    vga_inst/vga_r_OBUF[3]_inst_i_258_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.968 r  vga_inst/vga_r_OBUF[3]_inst_i_193/O[1]
                         net (fo=3, routed)           0.873    10.841    vga_inst/vga_r_OBUF[3]_inst_i_193_n_6
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.303    11.144 r  vga_inst/vga_r_OBUF[3]_inst_i_269/O
                         net (fo=1, routed)           0.000    11.144    vga_inst/vga_r_OBUF[3]_inst_i_269_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.677 r  vga_inst/vga_r_OBUF[3]_inst_i_195/CO[3]
                         net (fo=1, routed)           0.000    11.677    vga_inst/vga_r_OBUF[3]_inst_i_195_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.931 r  vga_inst/vga_r_OBUF[3]_inst_i_90/CO[0]
                         net (fo=30, routed)          1.138    13.069    vga_inst/vga_r_OBUF[3]_inst_i_90_n_3
    SLICE_X30Y57         LUT5 (Prop_lut5_I2_O)        0.367    13.436 r  vga_inst/vga_r_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000    13.436    vga_inst/vga_r_OBUF[3]_inst_i_64_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.688 r  vga_inst/vga_r_OBUF[3]_inst_i_22/O[0]
                         net (fo=50, routed)          3.551    17.239    board_inst/vga_r_OBUF[3]_inst_i_6[0]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.295    17.534 r  board_inst/vga_r_OBUF[3]_inst_i_120/O
                         net (fo=1, routed)           0.809    18.343    board_inst/vga_r_OBUF[3]_inst_i_120_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  board_inst/vga_r_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.841    19.308    board_inst/vga_r_OBUF[3]_inst_i_70_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.432 r  board_inst/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           1.150    20.582    vga_inst/vga_r_OBUF[3]_inst_i_1_2
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.706 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.792    21.498    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.124    21.622 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.961    29.583    vga_b_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    33.118 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    33.118    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.979ns  (logic 10.039ns (30.441%)  route 22.940ns (69.559%))
  Logic Levels:           23  (CARRY4=10 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[7]/C
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vga_inst/v_count_reg[7]/Q
                         net (fo=41, routed)          1.539     1.958    vga_inst/pixel_y[7]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.322     2.280 r  vga_inst/vga_r_OBUF[3]_inst_i_431/O
                         net (fo=8, routed)           1.107     3.387    vga_inst/vga_r_OBUF[3]_inst_i_431_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     3.985 r  vga_inst/vga_r_OBUF[3]_inst_i_475/CO[3]
                         net (fo=1, routed)           0.000     3.985    vga_inst/vga_r_OBUF[3]_inst_i_475_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.308 r  vga_inst/vga_r_OBUF[3]_inst_i_427/O[1]
                         net (fo=4, routed)           1.313     5.621    vga_inst/vga_r_OBUF[3]_inst_i_427_n_6
    SLICE_X14Y50         LUT4 (Prop_lut4_I1_O)        0.306     5.927 r  vga_inst/vga_r_OBUF[3]_inst_i_363/O
                         net (fo=2, routed)           0.621     6.548    vga_inst/vga_r_OBUF[3]_inst_i_363_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I4_O)        0.124     6.672 r  vga_inst/vga_r_OBUF[3]_inst_i_367/O
                         net (fo=1, routed)           0.000     6.672    vga_inst/vga_r_OBUF[3]_inst_i_367_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.204 r  vga_inst/vga_r_OBUF[3]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_inst/vga_r_OBUF[3]_inst_i_271_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_inst/vga_r_OBUF[3]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_inst/vga_r_OBUF[3]_inst_i_198_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.541 r  vga_inst/vga_r_OBUF[3]_inst_i_92/O[0]
                         net (fo=8, routed)           1.396     8.937    vga_inst/vga_r_OBUF[3]_inst_i_92_n_7
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.299     9.236 r  vga_inst/vga_r_OBUF[3]_inst_i_349/O
                         net (fo=1, routed)           0.000     9.236    vga_inst/vga_r_OBUF[3]_inst_i_349_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.634 r  vga_inst/vga_r_OBUF[3]_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000     9.634    vga_inst/vga_r_OBUF[3]_inst_i_258_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.968 r  vga_inst/vga_r_OBUF[3]_inst_i_193/O[1]
                         net (fo=3, routed)           0.873    10.841    vga_inst/vga_r_OBUF[3]_inst_i_193_n_6
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.303    11.144 r  vga_inst/vga_r_OBUF[3]_inst_i_269/O
                         net (fo=1, routed)           0.000    11.144    vga_inst/vga_r_OBUF[3]_inst_i_269_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.677 r  vga_inst/vga_r_OBUF[3]_inst_i_195/CO[3]
                         net (fo=1, routed)           0.000    11.677    vga_inst/vga_r_OBUF[3]_inst_i_195_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.931 r  vga_inst/vga_r_OBUF[3]_inst_i_90/CO[0]
                         net (fo=30, routed)          1.138    13.069    vga_inst/vga_r_OBUF[3]_inst_i_90_n_3
    SLICE_X30Y57         LUT5 (Prop_lut5_I2_O)        0.367    13.436 r  vga_inst/vga_r_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000    13.436    vga_inst/vga_r_OBUF[3]_inst_i_64_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.688 r  vga_inst/vga_r_OBUF[3]_inst_i_22/O[0]
                         net (fo=50, routed)          3.551    17.239    board_inst/vga_r_OBUF[3]_inst_i_6[0]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.295    17.534 r  board_inst/vga_r_OBUF[3]_inst_i_120/O
                         net (fo=1, routed)           0.809    18.343    board_inst/vga_r_OBUF[3]_inst_i_120_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  board_inst/vga_r_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.841    19.308    board_inst/vga_r_OBUF[3]_inst_i_70_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.432 r  board_inst/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           1.150    20.582    vga_inst/vga_r_OBUF[3]_inst_i_1_2
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.706 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.792    21.498    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.124    21.622 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.810    29.432    vga_b_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    32.979 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.979    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.827ns  (logic 10.038ns (30.579%)  route 22.789ns (69.421%))
  Logic Levels:           23  (CARRY4=10 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[7]/C
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vga_inst/v_count_reg[7]/Q
                         net (fo=41, routed)          1.539     1.958    vga_inst/pixel_y[7]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.322     2.280 r  vga_inst/vga_r_OBUF[3]_inst_i_431/O
                         net (fo=8, routed)           1.107     3.387    vga_inst/vga_r_OBUF[3]_inst_i_431_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     3.985 r  vga_inst/vga_r_OBUF[3]_inst_i_475/CO[3]
                         net (fo=1, routed)           0.000     3.985    vga_inst/vga_r_OBUF[3]_inst_i_475_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.308 r  vga_inst/vga_r_OBUF[3]_inst_i_427/O[1]
                         net (fo=4, routed)           1.313     5.621    vga_inst/vga_r_OBUF[3]_inst_i_427_n_6
    SLICE_X14Y50         LUT4 (Prop_lut4_I1_O)        0.306     5.927 r  vga_inst/vga_r_OBUF[3]_inst_i_363/O
                         net (fo=2, routed)           0.621     6.548    vga_inst/vga_r_OBUF[3]_inst_i_363_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I4_O)        0.124     6.672 r  vga_inst/vga_r_OBUF[3]_inst_i_367/O
                         net (fo=1, routed)           0.000     6.672    vga_inst/vga_r_OBUF[3]_inst_i_367_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.204 r  vga_inst/vga_r_OBUF[3]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_inst/vga_r_OBUF[3]_inst_i_271_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_inst/vga_r_OBUF[3]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_inst/vga_r_OBUF[3]_inst_i_198_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.541 r  vga_inst/vga_r_OBUF[3]_inst_i_92/O[0]
                         net (fo=8, routed)           1.396     8.937    vga_inst/vga_r_OBUF[3]_inst_i_92_n_7
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.299     9.236 r  vga_inst/vga_r_OBUF[3]_inst_i_349/O
                         net (fo=1, routed)           0.000     9.236    vga_inst/vga_r_OBUF[3]_inst_i_349_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.634 r  vga_inst/vga_r_OBUF[3]_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000     9.634    vga_inst/vga_r_OBUF[3]_inst_i_258_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.968 r  vga_inst/vga_r_OBUF[3]_inst_i_193/O[1]
                         net (fo=3, routed)           0.873    10.841    vga_inst/vga_r_OBUF[3]_inst_i_193_n_6
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.303    11.144 r  vga_inst/vga_r_OBUF[3]_inst_i_269/O
                         net (fo=1, routed)           0.000    11.144    vga_inst/vga_r_OBUF[3]_inst_i_269_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.677 r  vga_inst/vga_r_OBUF[3]_inst_i_195/CO[3]
                         net (fo=1, routed)           0.000    11.677    vga_inst/vga_r_OBUF[3]_inst_i_195_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.931 r  vga_inst/vga_r_OBUF[3]_inst_i_90/CO[0]
                         net (fo=30, routed)          1.138    13.069    vga_inst/vga_r_OBUF[3]_inst_i_90_n_3
    SLICE_X30Y57         LUT5 (Prop_lut5_I2_O)        0.367    13.436 r  vga_inst/vga_r_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000    13.436    vga_inst/vga_r_OBUF[3]_inst_i_64_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.688 r  vga_inst/vga_r_OBUF[3]_inst_i_22/O[0]
                         net (fo=50, routed)          3.551    17.239    board_inst/vga_r_OBUF[3]_inst_i_6[0]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.295    17.534 r  board_inst/vga_r_OBUF[3]_inst_i_120/O
                         net (fo=1, routed)           0.809    18.343    board_inst/vga_r_OBUF[3]_inst_i_120_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  board_inst/vga_r_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.841    19.308    board_inst/vga_r_OBUF[3]_inst_i_70_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.432 r  board_inst/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           1.150    20.582    vga_inst/vga_r_OBUF[3]_inst_i_1_2
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.706 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.792    21.498    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.124    21.622 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.659    29.281    vga_b_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    32.827 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.827    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.677ns  (logic 10.038ns (30.721%)  route 22.638ns (69.279%))
  Logic Levels:           23  (CARRY4=10 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[7]/C
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vga_inst/v_count_reg[7]/Q
                         net (fo=41, routed)          1.539     1.958    vga_inst/pixel_y[7]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.322     2.280 r  vga_inst/vga_r_OBUF[3]_inst_i_431/O
                         net (fo=8, routed)           1.107     3.387    vga_inst/vga_r_OBUF[3]_inst_i_431_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     3.985 r  vga_inst/vga_r_OBUF[3]_inst_i_475/CO[3]
                         net (fo=1, routed)           0.000     3.985    vga_inst/vga_r_OBUF[3]_inst_i_475_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.308 r  vga_inst/vga_r_OBUF[3]_inst_i_427/O[1]
                         net (fo=4, routed)           1.313     5.621    vga_inst/vga_r_OBUF[3]_inst_i_427_n_6
    SLICE_X14Y50         LUT4 (Prop_lut4_I1_O)        0.306     5.927 r  vga_inst/vga_r_OBUF[3]_inst_i_363/O
                         net (fo=2, routed)           0.621     6.548    vga_inst/vga_r_OBUF[3]_inst_i_363_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I4_O)        0.124     6.672 r  vga_inst/vga_r_OBUF[3]_inst_i_367/O
                         net (fo=1, routed)           0.000     6.672    vga_inst/vga_r_OBUF[3]_inst_i_367_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.204 r  vga_inst/vga_r_OBUF[3]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_inst/vga_r_OBUF[3]_inst_i_271_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_inst/vga_r_OBUF[3]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_inst/vga_r_OBUF[3]_inst_i_198_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.541 r  vga_inst/vga_r_OBUF[3]_inst_i_92/O[0]
                         net (fo=8, routed)           1.396     8.937    vga_inst/vga_r_OBUF[3]_inst_i_92_n_7
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.299     9.236 r  vga_inst/vga_r_OBUF[3]_inst_i_349/O
                         net (fo=1, routed)           0.000     9.236    vga_inst/vga_r_OBUF[3]_inst_i_349_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.634 r  vga_inst/vga_r_OBUF[3]_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000     9.634    vga_inst/vga_r_OBUF[3]_inst_i_258_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.968 r  vga_inst/vga_r_OBUF[3]_inst_i_193/O[1]
                         net (fo=3, routed)           0.873    10.841    vga_inst/vga_r_OBUF[3]_inst_i_193_n_6
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.303    11.144 r  vga_inst/vga_r_OBUF[3]_inst_i_269/O
                         net (fo=1, routed)           0.000    11.144    vga_inst/vga_r_OBUF[3]_inst_i_269_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.677 r  vga_inst/vga_r_OBUF[3]_inst_i_195/CO[3]
                         net (fo=1, routed)           0.000    11.677    vga_inst/vga_r_OBUF[3]_inst_i_195_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.931 r  vga_inst/vga_r_OBUF[3]_inst_i_90/CO[0]
                         net (fo=30, routed)          1.138    13.069    vga_inst/vga_r_OBUF[3]_inst_i_90_n_3
    SLICE_X30Y57         LUT5 (Prop_lut5_I2_O)        0.367    13.436 r  vga_inst/vga_r_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000    13.436    vga_inst/vga_r_OBUF[3]_inst_i_64_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.688 r  vga_inst/vga_r_OBUF[3]_inst_i_22/O[0]
                         net (fo=50, routed)          3.551    17.239    board_inst/vga_r_OBUF[3]_inst_i_6[0]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.295    17.534 r  board_inst/vga_r_OBUF[3]_inst_i_120/O
                         net (fo=1, routed)           0.809    18.343    board_inst/vga_r_OBUF[3]_inst_i_120_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  board_inst/vga_r_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.841    19.308    board_inst/vga_r_OBUF[3]_inst_i_70_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.432 r  board_inst/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           1.150    20.582    vga_inst/vga_r_OBUF[3]_inst_i_1_2
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.706 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.792    21.498    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.124    21.622 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.509    29.130    vga_b_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    32.677 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.677    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.524ns  (logic 10.037ns (30.859%)  route 22.487ns (69.141%))
  Logic Levels:           23  (CARRY4=10 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[7]/C
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vga_inst/v_count_reg[7]/Q
                         net (fo=41, routed)          1.539     1.958    vga_inst/pixel_y[7]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.322     2.280 r  vga_inst/vga_r_OBUF[3]_inst_i_431/O
                         net (fo=8, routed)           1.107     3.387    vga_inst/vga_r_OBUF[3]_inst_i_431_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     3.985 r  vga_inst/vga_r_OBUF[3]_inst_i_475/CO[3]
                         net (fo=1, routed)           0.000     3.985    vga_inst/vga_r_OBUF[3]_inst_i_475_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.308 r  vga_inst/vga_r_OBUF[3]_inst_i_427/O[1]
                         net (fo=4, routed)           1.313     5.621    vga_inst/vga_r_OBUF[3]_inst_i_427_n_6
    SLICE_X14Y50         LUT4 (Prop_lut4_I1_O)        0.306     5.927 r  vga_inst/vga_r_OBUF[3]_inst_i_363/O
                         net (fo=2, routed)           0.621     6.548    vga_inst/vga_r_OBUF[3]_inst_i_363_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I4_O)        0.124     6.672 r  vga_inst/vga_r_OBUF[3]_inst_i_367/O
                         net (fo=1, routed)           0.000     6.672    vga_inst/vga_r_OBUF[3]_inst_i_367_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.204 r  vga_inst/vga_r_OBUF[3]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_inst/vga_r_OBUF[3]_inst_i_271_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_inst/vga_r_OBUF[3]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_inst/vga_r_OBUF[3]_inst_i_198_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.541 r  vga_inst/vga_r_OBUF[3]_inst_i_92/O[0]
                         net (fo=8, routed)           1.396     8.937    vga_inst/vga_r_OBUF[3]_inst_i_92_n_7
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.299     9.236 r  vga_inst/vga_r_OBUF[3]_inst_i_349/O
                         net (fo=1, routed)           0.000     9.236    vga_inst/vga_r_OBUF[3]_inst_i_349_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.634 r  vga_inst/vga_r_OBUF[3]_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000     9.634    vga_inst/vga_r_OBUF[3]_inst_i_258_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.968 r  vga_inst/vga_r_OBUF[3]_inst_i_193/O[1]
                         net (fo=3, routed)           0.873    10.841    vga_inst/vga_r_OBUF[3]_inst_i_193_n_6
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.303    11.144 r  vga_inst/vga_r_OBUF[3]_inst_i_269/O
                         net (fo=1, routed)           0.000    11.144    vga_inst/vga_r_OBUF[3]_inst_i_269_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.677 r  vga_inst/vga_r_OBUF[3]_inst_i_195/CO[3]
                         net (fo=1, routed)           0.000    11.677    vga_inst/vga_r_OBUF[3]_inst_i_195_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.931 r  vga_inst/vga_r_OBUF[3]_inst_i_90/CO[0]
                         net (fo=30, routed)          1.138    13.069    vga_inst/vga_r_OBUF[3]_inst_i_90_n_3
    SLICE_X30Y57         LUT5 (Prop_lut5_I2_O)        0.367    13.436 r  vga_inst/vga_r_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000    13.436    vga_inst/vga_r_OBUF[3]_inst_i_64_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.688 r  vga_inst/vga_r_OBUF[3]_inst_i_22/O[0]
                         net (fo=50, routed)          3.551    17.239    board_inst/vga_r_OBUF[3]_inst_i_6[0]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.295    17.534 r  board_inst/vga_r_OBUF[3]_inst_i_120/O
                         net (fo=1, routed)           0.809    18.343    board_inst/vga_r_OBUF[3]_inst_i_120_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  board_inst/vga_r_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.841    19.308    board_inst/vga_r_OBUF[3]_inst_i_70_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.432 r  board_inst/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           1.150    20.582    vga_inst/vga_r_OBUF[3]_inst_i_1_2
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.706 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.792    21.498    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.124    21.622 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.358    28.979    vga_b_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    32.524 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.524    vga_g[1]
    A5                                                                r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.380ns  (logic 10.044ns (31.018%)  route 22.336ns (68.982%))
  Logic Levels:           23  (CARRY4=10 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[7]/C
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vga_inst/v_count_reg[7]/Q
                         net (fo=41, routed)          1.539     1.958    vga_inst/pixel_y[7]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.322     2.280 r  vga_inst/vga_r_OBUF[3]_inst_i_431/O
                         net (fo=8, routed)           1.107     3.387    vga_inst/vga_r_OBUF[3]_inst_i_431_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     3.985 r  vga_inst/vga_r_OBUF[3]_inst_i_475/CO[3]
                         net (fo=1, routed)           0.000     3.985    vga_inst/vga_r_OBUF[3]_inst_i_475_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.308 r  vga_inst/vga_r_OBUF[3]_inst_i_427/O[1]
                         net (fo=4, routed)           1.313     5.621    vga_inst/vga_r_OBUF[3]_inst_i_427_n_6
    SLICE_X14Y50         LUT4 (Prop_lut4_I1_O)        0.306     5.927 r  vga_inst/vga_r_OBUF[3]_inst_i_363/O
                         net (fo=2, routed)           0.621     6.548    vga_inst/vga_r_OBUF[3]_inst_i_363_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I4_O)        0.124     6.672 r  vga_inst/vga_r_OBUF[3]_inst_i_367/O
                         net (fo=1, routed)           0.000     6.672    vga_inst/vga_r_OBUF[3]_inst_i_367_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.204 r  vga_inst/vga_r_OBUF[3]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_inst/vga_r_OBUF[3]_inst_i_271_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_inst/vga_r_OBUF[3]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_inst/vga_r_OBUF[3]_inst_i_198_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.541 r  vga_inst/vga_r_OBUF[3]_inst_i_92/O[0]
                         net (fo=8, routed)           1.396     8.937    vga_inst/vga_r_OBUF[3]_inst_i_92_n_7
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.299     9.236 r  vga_inst/vga_r_OBUF[3]_inst_i_349/O
                         net (fo=1, routed)           0.000     9.236    vga_inst/vga_r_OBUF[3]_inst_i_349_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.634 r  vga_inst/vga_r_OBUF[3]_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000     9.634    vga_inst/vga_r_OBUF[3]_inst_i_258_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.968 r  vga_inst/vga_r_OBUF[3]_inst_i_193/O[1]
                         net (fo=3, routed)           0.873    10.841    vga_inst/vga_r_OBUF[3]_inst_i_193_n_6
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.303    11.144 r  vga_inst/vga_r_OBUF[3]_inst_i_269/O
                         net (fo=1, routed)           0.000    11.144    vga_inst/vga_r_OBUF[3]_inst_i_269_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.677 r  vga_inst/vga_r_OBUF[3]_inst_i_195/CO[3]
                         net (fo=1, routed)           0.000    11.677    vga_inst/vga_r_OBUF[3]_inst_i_195_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.931 r  vga_inst/vga_r_OBUF[3]_inst_i_90/CO[0]
                         net (fo=30, routed)          1.138    13.069    vga_inst/vga_r_OBUF[3]_inst_i_90_n_3
    SLICE_X30Y57         LUT5 (Prop_lut5_I2_O)        0.367    13.436 r  vga_inst/vga_r_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000    13.436    vga_inst/vga_r_OBUF[3]_inst_i_64_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.688 r  vga_inst/vga_r_OBUF[3]_inst_i_22/O[0]
                         net (fo=50, routed)          3.551    17.239    board_inst/vga_r_OBUF[3]_inst_i_6[0]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.295    17.534 r  board_inst/vga_r_OBUF[3]_inst_i_120/O
                         net (fo=1, routed)           0.809    18.343    board_inst/vga_r_OBUF[3]_inst_i_120_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  board_inst/vga_r_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.841    19.308    board_inst/vga_r_OBUF[3]_inst_i_70_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.432 r  board_inst/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           1.150    20.582    vga_inst/vga_r_OBUF[3]_inst_i_1_2
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.706 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.792    21.498    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.124    21.622 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.207    28.828    vga_b_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    32.380 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.380    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.229ns  (logic 10.043ns (31.162%)  route 22.185ns (68.838%))
  Logic Levels:           23  (CARRY4=10 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[7]/C
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vga_inst/v_count_reg[7]/Q
                         net (fo=41, routed)          1.539     1.958    vga_inst/pixel_y[7]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.322     2.280 r  vga_inst/vga_r_OBUF[3]_inst_i_431/O
                         net (fo=8, routed)           1.107     3.387    vga_inst/vga_r_OBUF[3]_inst_i_431_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     3.985 r  vga_inst/vga_r_OBUF[3]_inst_i_475/CO[3]
                         net (fo=1, routed)           0.000     3.985    vga_inst/vga_r_OBUF[3]_inst_i_475_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.308 r  vga_inst/vga_r_OBUF[3]_inst_i_427/O[1]
                         net (fo=4, routed)           1.313     5.621    vga_inst/vga_r_OBUF[3]_inst_i_427_n_6
    SLICE_X14Y50         LUT4 (Prop_lut4_I1_O)        0.306     5.927 r  vga_inst/vga_r_OBUF[3]_inst_i_363/O
                         net (fo=2, routed)           0.621     6.548    vga_inst/vga_r_OBUF[3]_inst_i_363_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I4_O)        0.124     6.672 r  vga_inst/vga_r_OBUF[3]_inst_i_367/O
                         net (fo=1, routed)           0.000     6.672    vga_inst/vga_r_OBUF[3]_inst_i_367_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.204 r  vga_inst/vga_r_OBUF[3]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_inst/vga_r_OBUF[3]_inst_i_271_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_inst/vga_r_OBUF[3]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_inst/vga_r_OBUF[3]_inst_i_198_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.541 r  vga_inst/vga_r_OBUF[3]_inst_i_92/O[0]
                         net (fo=8, routed)           1.396     8.937    vga_inst/vga_r_OBUF[3]_inst_i_92_n_7
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.299     9.236 r  vga_inst/vga_r_OBUF[3]_inst_i_349/O
                         net (fo=1, routed)           0.000     9.236    vga_inst/vga_r_OBUF[3]_inst_i_349_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.634 r  vga_inst/vga_r_OBUF[3]_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000     9.634    vga_inst/vga_r_OBUF[3]_inst_i_258_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.968 r  vga_inst/vga_r_OBUF[3]_inst_i_193/O[1]
                         net (fo=3, routed)           0.873    10.841    vga_inst/vga_r_OBUF[3]_inst_i_193_n_6
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.303    11.144 r  vga_inst/vga_r_OBUF[3]_inst_i_269/O
                         net (fo=1, routed)           0.000    11.144    vga_inst/vga_r_OBUF[3]_inst_i_269_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.677 r  vga_inst/vga_r_OBUF[3]_inst_i_195/CO[3]
                         net (fo=1, routed)           0.000    11.677    vga_inst/vga_r_OBUF[3]_inst_i_195_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.931 r  vga_inst/vga_r_OBUF[3]_inst_i_90/CO[0]
                         net (fo=30, routed)          1.138    13.069    vga_inst/vga_r_OBUF[3]_inst_i_90_n_3
    SLICE_X30Y57         LUT5 (Prop_lut5_I2_O)        0.367    13.436 r  vga_inst/vga_r_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000    13.436    vga_inst/vga_r_OBUF[3]_inst_i_64_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.688 r  vga_inst/vga_r_OBUF[3]_inst_i_22/O[0]
                         net (fo=50, routed)          3.551    17.239    board_inst/vga_r_OBUF[3]_inst_i_6[0]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.295    17.534 r  board_inst/vga_r_OBUF[3]_inst_i_120/O
                         net (fo=1, routed)           0.809    18.343    board_inst/vga_r_OBUF[3]_inst_i_120_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  board_inst/vga_r_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.841    19.308    board_inst/vga_r_OBUF[3]_inst_i_70_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.432 r  board_inst/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           1.150    20.582    vga_inst/vga_r_OBUF[3]_inst_i_1_2
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.706 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.792    21.498    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.124    21.622 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.056    28.677    vga_b_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    32.229 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    32.229    vga_b[1]
    C7                                                                r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.907ns  (logic 10.015ns (31.389%)  route 21.892ns (68.611%))
  Logic Levels:           23  (CARRY4=10 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[7]/C
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vga_inst/v_count_reg[7]/Q
                         net (fo=41, routed)          1.539     1.958    vga_inst/pixel_y[7]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.322     2.280 r  vga_inst/vga_r_OBUF[3]_inst_i_431/O
                         net (fo=8, routed)           1.107     3.387    vga_inst/vga_r_OBUF[3]_inst_i_431_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     3.985 r  vga_inst/vga_r_OBUF[3]_inst_i_475/CO[3]
                         net (fo=1, routed)           0.000     3.985    vga_inst/vga_r_OBUF[3]_inst_i_475_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.308 r  vga_inst/vga_r_OBUF[3]_inst_i_427/O[1]
                         net (fo=4, routed)           1.313     5.621    vga_inst/vga_r_OBUF[3]_inst_i_427_n_6
    SLICE_X14Y50         LUT4 (Prop_lut4_I1_O)        0.306     5.927 r  vga_inst/vga_r_OBUF[3]_inst_i_363/O
                         net (fo=2, routed)           0.621     6.548    vga_inst/vga_r_OBUF[3]_inst_i_363_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I4_O)        0.124     6.672 r  vga_inst/vga_r_OBUF[3]_inst_i_367/O
                         net (fo=1, routed)           0.000     6.672    vga_inst/vga_r_OBUF[3]_inst_i_367_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.204 r  vga_inst/vga_r_OBUF[3]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_inst/vga_r_OBUF[3]_inst_i_271_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_inst/vga_r_OBUF[3]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_inst/vga_r_OBUF[3]_inst_i_198_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.541 r  vga_inst/vga_r_OBUF[3]_inst_i_92/O[0]
                         net (fo=8, routed)           1.396     8.937    vga_inst/vga_r_OBUF[3]_inst_i_92_n_7
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.299     9.236 r  vga_inst/vga_r_OBUF[3]_inst_i_349/O
                         net (fo=1, routed)           0.000     9.236    vga_inst/vga_r_OBUF[3]_inst_i_349_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.634 r  vga_inst/vga_r_OBUF[3]_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000     9.634    vga_inst/vga_r_OBUF[3]_inst_i_258_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.968 r  vga_inst/vga_r_OBUF[3]_inst_i_193/O[1]
                         net (fo=3, routed)           0.873    10.841    vga_inst/vga_r_OBUF[3]_inst_i_193_n_6
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.303    11.144 r  vga_inst/vga_r_OBUF[3]_inst_i_269/O
                         net (fo=1, routed)           0.000    11.144    vga_inst/vga_r_OBUF[3]_inst_i_269_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.677 r  vga_inst/vga_r_OBUF[3]_inst_i_195/CO[3]
                         net (fo=1, routed)           0.000    11.677    vga_inst/vga_r_OBUF[3]_inst_i_195_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.931 r  vga_inst/vga_r_OBUF[3]_inst_i_90/CO[0]
                         net (fo=30, routed)          1.138    13.069    vga_inst/vga_r_OBUF[3]_inst_i_90_n_3
    SLICE_X30Y57         LUT5 (Prop_lut5_I2_O)        0.367    13.436 r  vga_inst/vga_r_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000    13.436    vga_inst/vga_r_OBUF[3]_inst_i_64_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.688 r  vga_inst/vga_r_OBUF[3]_inst_i_22/O[0]
                         net (fo=50, routed)          3.551    17.239    board_inst/vga_r_OBUF[3]_inst_i_6[0]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.295    17.534 r  board_inst/vga_r_OBUF[3]_inst_i_120/O
                         net (fo=1, routed)           0.809    18.343    board_inst/vga_r_OBUF[3]_inst_i_120_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  board_inst/vga_r_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.841    19.308    board_inst/vga_r_OBUF[3]_inst_i_70_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.432 r  board_inst/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           1.150    20.582    vga_inst/vga_r_OBUF[3]_inst_i_1_2
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.706 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.792    21.498    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.124    21.622 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.762    28.384    vga_b_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    31.907 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    31.907    vga_b[2]
    D7                                                                r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.781ns  (logic 10.040ns (31.592%)  route 21.741ns (68.408%))
  Logic Levels:           23  (CARRY4=10 FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[7]/C
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vga_inst/v_count_reg[7]/Q
                         net (fo=41, routed)          1.539     1.958    vga_inst/pixel_y[7]
    SLICE_X17Y47         LUT3 (Prop_lut3_I1_O)        0.322     2.280 r  vga_inst/vga_r_OBUF[3]_inst_i_431/O
                         net (fo=8, routed)           1.107     3.387    vga_inst/vga_r_OBUF[3]_inst_i_431_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     3.985 r  vga_inst/vga_r_OBUF[3]_inst_i_475/CO[3]
                         net (fo=1, routed)           0.000     3.985    vga_inst/vga_r_OBUF[3]_inst_i_475_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.308 r  vga_inst/vga_r_OBUF[3]_inst_i_427/O[1]
                         net (fo=4, routed)           1.313     5.621    vga_inst/vga_r_OBUF[3]_inst_i_427_n_6
    SLICE_X14Y50         LUT4 (Prop_lut4_I1_O)        0.306     5.927 r  vga_inst/vga_r_OBUF[3]_inst_i_363/O
                         net (fo=2, routed)           0.621     6.548    vga_inst/vga_r_OBUF[3]_inst_i_363_n_0
    SLICE_X15Y52         LUT5 (Prop_lut5_I4_O)        0.124     6.672 r  vga_inst/vga_r_OBUF[3]_inst_i_367/O
                         net (fo=1, routed)           0.000     6.672    vga_inst/vga_r_OBUF[3]_inst_i_367_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.204 r  vga_inst/vga_r_OBUF[3]_inst_i_271/CO[3]
                         net (fo=1, routed)           0.000     7.204    vga_inst/vga_r_OBUF[3]_inst_i_271_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  vga_inst/vga_r_OBUF[3]_inst_i_198/CO[3]
                         net (fo=1, routed)           0.000     7.318    vga_inst/vga_r_OBUF[3]_inst_i_198_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.541 r  vga_inst/vga_r_OBUF[3]_inst_i_92/O[0]
                         net (fo=8, routed)           1.396     8.937    vga_inst/vga_r_OBUF[3]_inst_i_92_n_7
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.299     9.236 r  vga_inst/vga_r_OBUF[3]_inst_i_349/O
                         net (fo=1, routed)           0.000     9.236    vga_inst/vga_r_OBUF[3]_inst_i_349_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.634 r  vga_inst/vga_r_OBUF[3]_inst_i_258/CO[3]
                         net (fo=1, routed)           0.000     9.634    vga_inst/vga_r_OBUF[3]_inst_i_258_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.968 r  vga_inst/vga_r_OBUF[3]_inst_i_193/O[1]
                         net (fo=3, routed)           0.873    10.841    vga_inst/vga_r_OBUF[3]_inst_i_193_n_6
    SLICE_X30Y55         LUT4 (Prop_lut4_I1_O)        0.303    11.144 r  vga_inst/vga_r_OBUF[3]_inst_i_269/O
                         net (fo=1, routed)           0.000    11.144    vga_inst/vga_r_OBUF[3]_inst_i_269_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.677 r  vga_inst/vga_r_OBUF[3]_inst_i_195/CO[3]
                         net (fo=1, routed)           0.000    11.677    vga_inst/vga_r_OBUF[3]_inst_i_195_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.931 r  vga_inst/vga_r_OBUF[3]_inst_i_90/CO[0]
                         net (fo=30, routed)          1.138    13.069    vga_inst/vga_r_OBUF[3]_inst_i_90_n_3
    SLICE_X30Y57         LUT5 (Prop_lut5_I2_O)        0.367    13.436 r  vga_inst/vga_r_OBUF[3]_inst_i_64/O
                         net (fo=1, routed)           0.000    13.436    vga_inst/vga_r_OBUF[3]_inst_i_64_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.688 r  vga_inst/vga_r_OBUF[3]_inst_i_22/O[0]
                         net (fo=50, routed)          3.551    17.239    board_inst/vga_r_OBUF[3]_inst_i_6[0]
    SLICE_X51Y43         LUT6 (Prop_lut6_I3_O)        0.295    17.534 r  board_inst/vga_r_OBUF[3]_inst_i_120/O
                         net (fo=1, routed)           0.809    18.343    board_inst/vga_r_OBUF[3]_inst_i_120_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    18.467 r  board_inst/vga_r_OBUF[3]_inst_i_70/O
                         net (fo=1, routed)           0.841    19.308    board_inst/vga_r_OBUF[3]_inst_i_70_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.432 r  board_inst/vga_r_OBUF[3]_inst_i_26/O
                         net (fo=1, routed)           1.150    20.582    vga_inst/vga_r_OBUF[3]_inst_i_1_2
    SLICE_X30Y47         LUT6 (Prop_lut6_I4_O)        0.124    20.706 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.792    21.498    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.124    21.622 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.611    28.233    vga_b_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    31.781 r  vga_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.781    vga_r[1]
    B4                                                                r  vga_r[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/h_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.881%)  route 0.130ns (41.119%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE                         0.000     0.000 r  vga_inst/h_count_reg[0]/C
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_inst/h_count_reg[0]/Q
                         net (fo=7, routed)           0.130     0.271    vga_inst/pixel_x[0]
    SLICE_X29Y50         LUT4 (Prop_lut4_I2_O)        0.045     0.316 r  vga_inst/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.316    vga_inst/h_count[2]
    SLICE_X29Y50         FDCE                                         r  vga_inst/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/h_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.695%)  route 0.131ns (41.305%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE                         0.000     0.000 r  vga_inst/h_count_reg[0]/C
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_inst/h_count_reg[0]/Q
                         net (fo=7, routed)           0.131     0.272    vga_inst/pixel_x[0]
    SLICE_X29Y50         LUT3 (Prop_lut3_I2_O)        0.045     0.317 r  vga_inst/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.317    vga_inst/h_count[1]
    SLICE_X29Y50         FDCE                                         r  vga_inst/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/h_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.189ns (59.268%)  route 0.130ns (40.732%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDCE                         0.000     0.000 r  vga_inst/h_count_reg[0]/C
    SLICE_X28Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_inst/h_count_reg[0]/Q
                         net (fo=7, routed)           0.130     0.271    vga_inst/pixel_x[0]
    SLICE_X29Y50         LUT5 (Prop_lut5_I3_O)        0.048     0.319 r  vga_inst/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.319    vga_inst/h_count[3]
    SLICE_X29Y50         FDCE                                         r  vga_inst/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/v_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.227ns (64.364%)  route 0.126ns (35.636%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[3]/C
    SLICE_X18Y48         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_inst/v_count_reg[3]/Q
                         net (fo=35, routed)          0.126     0.254    vga_inst/pixel_y[3]
    SLICE_X18Y48         LUT6 (Prop_lut6_I4_O)        0.099     0.353 r  vga_inst/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.353    vga_inst/v_count[4]_i_1_n_0
    SLICE_X18Y48         FDCE                                         r  vga_inst/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.508%)  route 0.182ns (49.492%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[5]/C
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_inst/v_count_reg[5]/Q
                         net (fo=44, routed)          0.182     0.323    vga_inst/pixel_y[5]
    SLICE_X18Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.368 r  vga_inst/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.368    vga_inst/v_count[8]_i_1_n_0
    SLICE_X18Y47         FDCE                                         r  vga_inst/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/h_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.423%)  route 0.183ns (49.577%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE                         0.000     0.000 r  vga_inst/h_count_reg[2]/C
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_inst/h_count_reg[2]/Q
                         net (fo=7, routed)           0.183     0.324    vga_inst/pixel_x[2]
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.369 r  vga_inst/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.369    vga_inst/h_count[4]
    SLICE_X29Y50         FDCE                                         r  vga_inst/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/v_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.108%)  route 0.185ns (49.892%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[1]/C
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_inst/v_count_reg[1]/Q
                         net (fo=36, routed)          0.185     0.326    vga_inst/pixel_y[1]
    SLICE_X18Y47         LUT3 (Prop_lut3_I1_O)        0.045     0.371 r  vga_inst/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    vga_inst/v_count[1]_i_1_n_0
    SLICE_X18Y47         FDCE                                         r  vga_inst/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/v_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.817%)  route 0.195ns (51.183%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[6]/C
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_inst/v_count_reg[6]/Q
                         net (fo=39, routed)          0.195     0.336    vga_inst/pixel_y[6]
    SLICE_X18Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.381 r  vga_inst/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.381    vga_inst/v_count[0]_i_1_n_0
    SLICE_X18Y48         FDCE                                         r  vga_inst/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/h_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.184ns (45.382%)  route 0.221ns (54.618%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDCE                         0.000     0.000 r  vga_inst/h_count_reg[5]/C
    SLICE_X28Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_inst/h_count_reg[5]/Q
                         net (fo=13, routed)          0.221     0.362    vga_inst/pixel_x[5]
    SLICE_X28Y51         LUT4 (Prop_lut4_I2_O)        0.043     0.405 r  vga_inst/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.405    vga_inst/h_count[7]
    SLICE_X28Y51         FDCE                                         r  vga_inst/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/v_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.184ns (45.370%)  route 0.222ns (54.630%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[5]/C
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_inst/v_count_reg[5]/Q
                         net (fo=44, routed)          0.222     0.363    vga_inst/pixel_y[5]
    SLICE_X18Y47         LUT5 (Prop_lut5_I4_O)        0.043     0.406 r  vga_inst/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.406    vga_inst/v_count[7]_i_1_n_0
    SLICE_X18Y47         FDCE                                         r  vga_inst/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_tetris
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 piece_ctrl_inst/x_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.330ns  (logic 6.740ns (31.600%)  route 14.590ns (68.400%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.627    -2.394    piece_ctrl_inst/clk_out1
    SLICE_X37Y70         FDCE                                         r  piece_ctrl_inst/x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.938 r  piece_ctrl_inst/x_reg_reg[10]/Q
                         net (fo=16, routed)          2.428     0.489    vga_inst/x[9]
    SLICE_X31Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.613 r  vga_inst/vga_r_OBUF[3]_inst_i_463/O
                         net (fo=1, routed)           0.000     0.613    vga_inst/vga_r_OBUF[3]_inst_i_463_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.011 r  vga_inst/vga_r_OBUF[3]_inst_i_417/CO[3]
                         net (fo=1, routed)           0.000     1.011    vga_inst/vga_r_OBUF[3]_inst_i_417_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  vga_inst/vga_r_OBUF[3]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000     1.125    vga_inst/vga_r_OBUF[3]_inst_i_397_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  vga_inst/vga_r_OBUF[3]_inst_i_313/CO[3]
                         net (fo=1, routed)           0.000     1.239    vga_inst/vga_r_OBUF[3]_inst_i_313_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  vga_inst/vga_r_OBUF[3]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000     1.353    vga_inst/vga_r_OBUF[3]_inst_i_237_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  vga_inst/vga_r_OBUF[3]_inst_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.467    vga_inst/vga_r_OBUF[3]_inst_i_154_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.801 f  vga_inst/vga_r_OBUF[3]_inst_i_79/O[1]
                         net (fo=1, routed)           0.819     2.620    vga_inst/render_inst/piece_bit5[29]
    SLICE_X32Y63         LUT2 (Prop_lut2_I0_O)        0.303     2.923 r  vga_inst/vga_r_OBUF[3]_inst_i_168/O
                         net (fo=1, routed)           0.000     2.923    vga_inst/vga_r_OBUF[3]_inst_i_168_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.493 r  vga_inst/vga_r_OBUF[3]_inst_i_81/CO[2]
                         net (fo=1, routed)           1.013     4.506    piece_ctrl_inst/CO[0]
    SLICE_X33Y68         LUT5 (Prop_lut5_I3_O)        0.313     4.819 r  piece_ctrl_inst/vga_r_OBUF[3]_inst_i_28/O
                         net (fo=1, routed)           1.265     6.084    board_inst/vga_r_OBUF[3]_inst_i_1
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  board_inst/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.963     7.171    vga_inst/vga_b[0]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          8.102    15.397    vga_b_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    18.935 r  vga_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.935    vga_g[0]
    C6                                                                r  vga_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piece_ctrl_inst/x_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.186ns  (logic 6.737ns (31.800%)  route 14.449ns (68.200%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.627    -2.394    piece_ctrl_inst/clk_out1
    SLICE_X37Y70         FDCE                                         r  piece_ctrl_inst/x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.938 r  piece_ctrl_inst/x_reg_reg[10]/Q
                         net (fo=16, routed)          2.428     0.489    vga_inst/x[9]
    SLICE_X31Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.613 r  vga_inst/vga_r_OBUF[3]_inst_i_463/O
                         net (fo=1, routed)           0.000     0.613    vga_inst/vga_r_OBUF[3]_inst_i_463_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.011 r  vga_inst/vga_r_OBUF[3]_inst_i_417/CO[3]
                         net (fo=1, routed)           0.000     1.011    vga_inst/vga_r_OBUF[3]_inst_i_417_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  vga_inst/vga_r_OBUF[3]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000     1.125    vga_inst/vga_r_OBUF[3]_inst_i_397_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  vga_inst/vga_r_OBUF[3]_inst_i_313/CO[3]
                         net (fo=1, routed)           0.000     1.239    vga_inst/vga_r_OBUF[3]_inst_i_313_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  vga_inst/vga_r_OBUF[3]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000     1.353    vga_inst/vga_r_OBUF[3]_inst_i_237_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  vga_inst/vga_r_OBUF[3]_inst_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.467    vga_inst/vga_r_OBUF[3]_inst_i_154_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.801 f  vga_inst/vga_r_OBUF[3]_inst_i_79/O[1]
                         net (fo=1, routed)           0.819     2.620    vga_inst/render_inst/piece_bit5[29]
    SLICE_X32Y63         LUT2 (Prop_lut2_I0_O)        0.303     2.923 r  vga_inst/vga_r_OBUF[3]_inst_i_168/O
                         net (fo=1, routed)           0.000     2.923    vga_inst/vga_r_OBUF[3]_inst_i_168_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.493 r  vga_inst/vga_r_OBUF[3]_inst_i_81/CO[2]
                         net (fo=1, routed)           1.013     4.506    piece_ctrl_inst/CO[0]
    SLICE_X33Y68         LUT5 (Prop_lut5_I3_O)        0.313     4.819 r  piece_ctrl_inst/vga_r_OBUF[3]_inst_i_28/O
                         net (fo=1, routed)           1.265     6.084    board_inst/vga_r_OBUF[3]_inst_i_1
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  board_inst/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.963     7.171    vga_inst/vga_b[0]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.961    15.256    vga_b_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    18.791 r  vga_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.791    vga_r[2]
    C5                                                                r  vga_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piece_ctrl_inst/x_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.047ns  (logic 6.749ns (32.067%)  route 14.298ns (67.933%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.627    -2.394    piece_ctrl_inst/clk_out1
    SLICE_X37Y70         FDCE                                         r  piece_ctrl_inst/x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.938 r  piece_ctrl_inst/x_reg_reg[10]/Q
                         net (fo=16, routed)          2.428     0.489    vga_inst/x[9]
    SLICE_X31Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.613 r  vga_inst/vga_r_OBUF[3]_inst_i_463/O
                         net (fo=1, routed)           0.000     0.613    vga_inst/vga_r_OBUF[3]_inst_i_463_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.011 r  vga_inst/vga_r_OBUF[3]_inst_i_417/CO[3]
                         net (fo=1, routed)           0.000     1.011    vga_inst/vga_r_OBUF[3]_inst_i_417_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  vga_inst/vga_r_OBUF[3]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000     1.125    vga_inst/vga_r_OBUF[3]_inst_i_397_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  vga_inst/vga_r_OBUF[3]_inst_i_313/CO[3]
                         net (fo=1, routed)           0.000     1.239    vga_inst/vga_r_OBUF[3]_inst_i_313_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  vga_inst/vga_r_OBUF[3]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000     1.353    vga_inst/vga_r_OBUF[3]_inst_i_237_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  vga_inst/vga_r_OBUF[3]_inst_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.467    vga_inst/vga_r_OBUF[3]_inst_i_154_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.801 f  vga_inst/vga_r_OBUF[3]_inst_i_79/O[1]
                         net (fo=1, routed)           0.819     2.620    vga_inst/render_inst/piece_bit5[29]
    SLICE_X32Y63         LUT2 (Prop_lut2_I0_O)        0.303     2.923 r  vga_inst/vga_r_OBUF[3]_inst_i_168/O
                         net (fo=1, routed)           0.000     2.923    vga_inst/vga_r_OBUF[3]_inst_i_168_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.493 r  vga_inst/vga_r_OBUF[3]_inst_i_81/CO[2]
                         net (fo=1, routed)           1.013     4.506    piece_ctrl_inst/CO[0]
    SLICE_X33Y68         LUT5 (Prop_lut5_I3_O)        0.313     4.819 r  piece_ctrl_inst/vga_r_OBUF[3]_inst_i_28/O
                         net (fo=1, routed)           1.265     6.084    board_inst/vga_r_OBUF[3]_inst_i_1
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  board_inst/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.963     7.171    vga_inst/vga_b[0]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.810    15.105    vga_b_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    18.652 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.652    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piece_ctrl_inst/x_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.895ns  (logic 6.748ns (32.296%)  route 14.147ns (67.704%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.627    -2.394    piece_ctrl_inst/clk_out1
    SLICE_X37Y70         FDCE                                         r  piece_ctrl_inst/x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.938 r  piece_ctrl_inst/x_reg_reg[10]/Q
                         net (fo=16, routed)          2.428     0.489    vga_inst/x[9]
    SLICE_X31Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.613 r  vga_inst/vga_r_OBUF[3]_inst_i_463/O
                         net (fo=1, routed)           0.000     0.613    vga_inst/vga_r_OBUF[3]_inst_i_463_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.011 r  vga_inst/vga_r_OBUF[3]_inst_i_417/CO[3]
                         net (fo=1, routed)           0.000     1.011    vga_inst/vga_r_OBUF[3]_inst_i_417_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  vga_inst/vga_r_OBUF[3]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000     1.125    vga_inst/vga_r_OBUF[3]_inst_i_397_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  vga_inst/vga_r_OBUF[3]_inst_i_313/CO[3]
                         net (fo=1, routed)           0.000     1.239    vga_inst/vga_r_OBUF[3]_inst_i_313_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  vga_inst/vga_r_OBUF[3]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000     1.353    vga_inst/vga_r_OBUF[3]_inst_i_237_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  vga_inst/vga_r_OBUF[3]_inst_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.467    vga_inst/vga_r_OBUF[3]_inst_i_154_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.801 f  vga_inst/vga_r_OBUF[3]_inst_i_79/O[1]
                         net (fo=1, routed)           0.819     2.620    vga_inst/render_inst/piece_bit5[29]
    SLICE_X32Y63         LUT2 (Prop_lut2_I0_O)        0.303     2.923 r  vga_inst/vga_r_OBUF[3]_inst_i_168/O
                         net (fo=1, routed)           0.000     2.923    vga_inst/vga_r_OBUF[3]_inst_i_168_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.493 r  vga_inst/vga_r_OBUF[3]_inst_i_81/CO[2]
                         net (fo=1, routed)           1.013     4.506    piece_ctrl_inst/CO[0]
    SLICE_X33Y68         LUT5 (Prop_lut5_I3_O)        0.313     4.819 r  piece_ctrl_inst/vga_r_OBUF[3]_inst_i_28/O
                         net (fo=1, routed)           1.265     6.084    board_inst/vga_r_OBUF[3]_inst_i_1
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  board_inst/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.963     7.171    vga_inst/vga_b[0]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.659    14.954    vga_b_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    18.501 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.501    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piece_ctrl_inst/x_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.744ns  (logic 6.748ns (32.531%)  route 13.996ns (67.469%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.627    -2.394    piece_ctrl_inst/clk_out1
    SLICE_X37Y70         FDCE                                         r  piece_ctrl_inst/x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.938 r  piece_ctrl_inst/x_reg_reg[10]/Q
                         net (fo=16, routed)          2.428     0.489    vga_inst/x[9]
    SLICE_X31Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.613 r  vga_inst/vga_r_OBUF[3]_inst_i_463/O
                         net (fo=1, routed)           0.000     0.613    vga_inst/vga_r_OBUF[3]_inst_i_463_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.011 r  vga_inst/vga_r_OBUF[3]_inst_i_417/CO[3]
                         net (fo=1, routed)           0.000     1.011    vga_inst/vga_r_OBUF[3]_inst_i_417_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  vga_inst/vga_r_OBUF[3]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000     1.125    vga_inst/vga_r_OBUF[3]_inst_i_397_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  vga_inst/vga_r_OBUF[3]_inst_i_313/CO[3]
                         net (fo=1, routed)           0.000     1.239    vga_inst/vga_r_OBUF[3]_inst_i_313_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  vga_inst/vga_r_OBUF[3]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000     1.353    vga_inst/vga_r_OBUF[3]_inst_i_237_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  vga_inst/vga_r_OBUF[3]_inst_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.467    vga_inst/vga_r_OBUF[3]_inst_i_154_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.801 f  vga_inst/vga_r_OBUF[3]_inst_i_79/O[1]
                         net (fo=1, routed)           0.819     2.620    vga_inst/render_inst/piece_bit5[29]
    SLICE_X32Y63         LUT2 (Prop_lut2_I0_O)        0.303     2.923 r  vga_inst/vga_r_OBUF[3]_inst_i_168/O
                         net (fo=1, routed)           0.000     2.923    vga_inst/vga_r_OBUF[3]_inst_i_168_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.493 r  vga_inst/vga_r_OBUF[3]_inst_i_81/CO[2]
                         net (fo=1, routed)           1.013     4.506    piece_ctrl_inst/CO[0]
    SLICE_X33Y68         LUT5 (Prop_lut5_I3_O)        0.313     4.819 r  piece_ctrl_inst/vga_r_OBUF[3]_inst_i_28/O
                         net (fo=1, routed)           1.265     6.084    board_inst/vga_r_OBUF[3]_inst_i_1
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  board_inst/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.963     7.171    vga_inst/vga_b[0]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.509    14.803    vga_b_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    18.350 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.350    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piece_ctrl_inst/x_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.592ns  (logic 6.747ns (32.764%)  route 13.845ns (67.236%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.627    -2.394    piece_ctrl_inst/clk_out1
    SLICE_X37Y70         FDCE                                         r  piece_ctrl_inst/x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.938 r  piece_ctrl_inst/x_reg_reg[10]/Q
                         net (fo=16, routed)          2.428     0.489    vga_inst/x[9]
    SLICE_X31Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.613 r  vga_inst/vga_r_OBUF[3]_inst_i_463/O
                         net (fo=1, routed)           0.000     0.613    vga_inst/vga_r_OBUF[3]_inst_i_463_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.011 r  vga_inst/vga_r_OBUF[3]_inst_i_417/CO[3]
                         net (fo=1, routed)           0.000     1.011    vga_inst/vga_r_OBUF[3]_inst_i_417_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  vga_inst/vga_r_OBUF[3]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000     1.125    vga_inst/vga_r_OBUF[3]_inst_i_397_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  vga_inst/vga_r_OBUF[3]_inst_i_313/CO[3]
                         net (fo=1, routed)           0.000     1.239    vga_inst/vga_r_OBUF[3]_inst_i_313_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  vga_inst/vga_r_OBUF[3]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000     1.353    vga_inst/vga_r_OBUF[3]_inst_i_237_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  vga_inst/vga_r_OBUF[3]_inst_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.467    vga_inst/vga_r_OBUF[3]_inst_i_154_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.801 f  vga_inst/vga_r_OBUF[3]_inst_i_79/O[1]
                         net (fo=1, routed)           0.819     2.620    vga_inst/render_inst/piece_bit5[29]
    SLICE_X32Y63         LUT2 (Prop_lut2_I0_O)        0.303     2.923 r  vga_inst/vga_r_OBUF[3]_inst_i_168/O
                         net (fo=1, routed)           0.000     2.923    vga_inst/vga_r_OBUF[3]_inst_i_168_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.493 r  vga_inst/vga_r_OBUF[3]_inst_i_81/CO[2]
                         net (fo=1, routed)           1.013     4.506    piece_ctrl_inst/CO[0]
    SLICE_X33Y68         LUT5 (Prop_lut5_I3_O)        0.313     4.819 r  piece_ctrl_inst/vga_r_OBUF[3]_inst_i_28/O
                         net (fo=1, routed)           1.265     6.084    board_inst/vga_r_OBUF[3]_inst_i_1
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  board_inst/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.963     7.171    vga_inst/vga_b[0]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.358    14.653    vga_b_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    18.197 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.197    vga_g[1]
    A5                                                                r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piece_ctrl_inst/x_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.448ns  (logic 6.754ns (33.028%)  route 13.694ns (66.972%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.627    -2.394    piece_ctrl_inst/clk_out1
    SLICE_X37Y70         FDCE                                         r  piece_ctrl_inst/x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.938 r  piece_ctrl_inst/x_reg_reg[10]/Q
                         net (fo=16, routed)          2.428     0.489    vga_inst/x[9]
    SLICE_X31Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.613 r  vga_inst/vga_r_OBUF[3]_inst_i_463/O
                         net (fo=1, routed)           0.000     0.613    vga_inst/vga_r_OBUF[3]_inst_i_463_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.011 r  vga_inst/vga_r_OBUF[3]_inst_i_417/CO[3]
                         net (fo=1, routed)           0.000     1.011    vga_inst/vga_r_OBUF[3]_inst_i_417_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  vga_inst/vga_r_OBUF[3]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000     1.125    vga_inst/vga_r_OBUF[3]_inst_i_397_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  vga_inst/vga_r_OBUF[3]_inst_i_313/CO[3]
                         net (fo=1, routed)           0.000     1.239    vga_inst/vga_r_OBUF[3]_inst_i_313_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  vga_inst/vga_r_OBUF[3]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000     1.353    vga_inst/vga_r_OBUF[3]_inst_i_237_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  vga_inst/vga_r_OBUF[3]_inst_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.467    vga_inst/vga_r_OBUF[3]_inst_i_154_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.801 f  vga_inst/vga_r_OBUF[3]_inst_i_79/O[1]
                         net (fo=1, routed)           0.819     2.620    vga_inst/render_inst/piece_bit5[29]
    SLICE_X32Y63         LUT2 (Prop_lut2_I0_O)        0.303     2.923 r  vga_inst/vga_r_OBUF[3]_inst_i_168/O
                         net (fo=1, routed)           0.000     2.923    vga_inst/vga_r_OBUF[3]_inst_i_168_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.493 r  vga_inst/vga_r_OBUF[3]_inst_i_81/CO[2]
                         net (fo=1, routed)           1.013     4.506    piece_ctrl_inst/CO[0]
    SLICE_X33Y68         LUT5 (Prop_lut5_I3_O)        0.313     4.819 r  piece_ctrl_inst/vga_r_OBUF[3]_inst_i_28/O
                         net (fo=1, routed)           1.265     6.084    board_inst/vga_r_OBUF[3]_inst_i_1
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  board_inst/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.963     7.171    vga_inst/vga_b[0]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.207    14.502    vga_b_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    18.053 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.053    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piece_ctrl_inst/x_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.296ns  (logic 6.753ns (33.273%)  route 13.543ns (66.727%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.627    -2.394    piece_ctrl_inst/clk_out1
    SLICE_X37Y70         FDCE                                         r  piece_ctrl_inst/x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.938 r  piece_ctrl_inst/x_reg_reg[10]/Q
                         net (fo=16, routed)          2.428     0.489    vga_inst/x[9]
    SLICE_X31Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.613 r  vga_inst/vga_r_OBUF[3]_inst_i_463/O
                         net (fo=1, routed)           0.000     0.613    vga_inst/vga_r_OBUF[3]_inst_i_463_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.011 r  vga_inst/vga_r_OBUF[3]_inst_i_417/CO[3]
                         net (fo=1, routed)           0.000     1.011    vga_inst/vga_r_OBUF[3]_inst_i_417_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  vga_inst/vga_r_OBUF[3]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000     1.125    vga_inst/vga_r_OBUF[3]_inst_i_397_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  vga_inst/vga_r_OBUF[3]_inst_i_313/CO[3]
                         net (fo=1, routed)           0.000     1.239    vga_inst/vga_r_OBUF[3]_inst_i_313_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  vga_inst/vga_r_OBUF[3]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000     1.353    vga_inst/vga_r_OBUF[3]_inst_i_237_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  vga_inst/vga_r_OBUF[3]_inst_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.467    vga_inst/vga_r_OBUF[3]_inst_i_154_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.801 f  vga_inst/vga_r_OBUF[3]_inst_i_79/O[1]
                         net (fo=1, routed)           0.819     2.620    vga_inst/render_inst/piece_bit5[29]
    SLICE_X32Y63         LUT2 (Prop_lut2_I0_O)        0.303     2.923 r  vga_inst/vga_r_OBUF[3]_inst_i_168/O
                         net (fo=1, routed)           0.000     2.923    vga_inst/vga_r_OBUF[3]_inst_i_168_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.493 r  vga_inst/vga_r_OBUF[3]_inst_i_81/CO[2]
                         net (fo=1, routed)           1.013     4.506    piece_ctrl_inst/CO[0]
    SLICE_X33Y68         LUT5 (Prop_lut5_I3_O)        0.313     4.819 r  piece_ctrl_inst/vga_r_OBUF[3]_inst_i_28/O
                         net (fo=1, routed)           1.265     6.084    board_inst/vga_r_OBUF[3]_inst_i_1
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  board_inst/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.963     7.171    vga_inst/vga_b[0]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          7.056    14.351    vga_b_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    17.902 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.902    vga_b[1]
    C7                                                                r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piece_ctrl_inst/x_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.975ns  (logic 6.725ns (33.669%)  route 13.250ns (66.331%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.627    -2.394    piece_ctrl_inst/clk_out1
    SLICE_X37Y70         FDCE                                         r  piece_ctrl_inst/x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.938 r  piece_ctrl_inst/x_reg_reg[10]/Q
                         net (fo=16, routed)          2.428     0.489    vga_inst/x[9]
    SLICE_X31Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.613 r  vga_inst/vga_r_OBUF[3]_inst_i_463/O
                         net (fo=1, routed)           0.000     0.613    vga_inst/vga_r_OBUF[3]_inst_i_463_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.011 r  vga_inst/vga_r_OBUF[3]_inst_i_417/CO[3]
                         net (fo=1, routed)           0.000     1.011    vga_inst/vga_r_OBUF[3]_inst_i_417_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  vga_inst/vga_r_OBUF[3]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000     1.125    vga_inst/vga_r_OBUF[3]_inst_i_397_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  vga_inst/vga_r_OBUF[3]_inst_i_313/CO[3]
                         net (fo=1, routed)           0.000     1.239    vga_inst/vga_r_OBUF[3]_inst_i_313_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  vga_inst/vga_r_OBUF[3]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000     1.353    vga_inst/vga_r_OBUF[3]_inst_i_237_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  vga_inst/vga_r_OBUF[3]_inst_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.467    vga_inst/vga_r_OBUF[3]_inst_i_154_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.801 f  vga_inst/vga_r_OBUF[3]_inst_i_79/O[1]
                         net (fo=1, routed)           0.819     2.620    vga_inst/render_inst/piece_bit5[29]
    SLICE_X32Y63         LUT2 (Prop_lut2_I0_O)        0.303     2.923 r  vga_inst/vga_r_OBUF[3]_inst_i_168/O
                         net (fo=1, routed)           0.000     2.923    vga_inst/vga_r_OBUF[3]_inst_i_168_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.493 r  vga_inst/vga_r_OBUF[3]_inst_i_81/CO[2]
                         net (fo=1, routed)           1.013     4.506    piece_ctrl_inst/CO[0]
    SLICE_X33Y68         LUT5 (Prop_lut5_I3_O)        0.313     4.819 r  piece_ctrl_inst/vga_r_OBUF[3]_inst_i_28/O
                         net (fo=1, routed)           1.265     6.084    board_inst/vga_r_OBUF[3]_inst_i_1
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  board_inst/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.963     7.171    vga_inst/vga_b[0]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.762    14.057    vga_b_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    17.581 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.581    vga_b[2]
    D7                                                                r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 piece_ctrl_inst/x_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.849ns  (logic 6.750ns (34.009%)  route 13.098ns (65.991%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.627    -2.394    piece_ctrl_inst/clk_out1
    SLICE_X37Y70         FDCE                                         r  piece_ctrl_inst/x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDCE (Prop_fdce_C_Q)         0.456    -1.938 r  piece_ctrl_inst/x_reg_reg[10]/Q
                         net (fo=16, routed)          2.428     0.489    vga_inst/x[9]
    SLICE_X31Y59         LUT3 (Prop_lut3_I2_O)        0.124     0.613 r  vga_inst/vga_r_OBUF[3]_inst_i_463/O
                         net (fo=1, routed)           0.000     0.613    vga_inst/vga_r_OBUF[3]_inst_i_463_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.011 r  vga_inst/vga_r_OBUF[3]_inst_i_417/CO[3]
                         net (fo=1, routed)           0.000     1.011    vga_inst/vga_r_OBUF[3]_inst_i_417_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.125 r  vga_inst/vga_r_OBUF[3]_inst_i_397/CO[3]
                         net (fo=1, routed)           0.000     1.125    vga_inst/vga_r_OBUF[3]_inst_i_397_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.239 r  vga_inst/vga_r_OBUF[3]_inst_i_313/CO[3]
                         net (fo=1, routed)           0.000     1.239    vga_inst/vga_r_OBUF[3]_inst_i_313_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.353 r  vga_inst/vga_r_OBUF[3]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000     1.353    vga_inst/vga_r_OBUF[3]_inst_i_237_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  vga_inst/vga_r_OBUF[3]_inst_i_154/CO[3]
                         net (fo=1, routed)           0.000     1.467    vga_inst/vga_r_OBUF[3]_inst_i_154_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.801 f  vga_inst/vga_r_OBUF[3]_inst_i_79/O[1]
                         net (fo=1, routed)           0.819     2.620    vga_inst/render_inst/piece_bit5[29]
    SLICE_X32Y63         LUT2 (Prop_lut2_I0_O)        0.303     2.923 r  vga_inst/vga_r_OBUF[3]_inst_i_168/O
                         net (fo=1, routed)           0.000     2.923    vga_inst/vga_r_OBUF[3]_inst_i_168_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.493 r  vga_inst/vga_r_OBUF[3]_inst_i_81/CO[2]
                         net (fo=1, routed)           1.013     4.506    piece_ctrl_inst/CO[0]
    SLICE_X33Y68         LUT5 (Prop_lut5_I3_O)        0.313     4.819 r  piece_ctrl_inst/vga_r_OBUF[3]_inst_i_28/O
                         net (fo=1, routed)           1.265     6.084    board_inst/vga_r_OBUF[3]_inst_i_1
    SLICE_X30Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.208 r  board_inst/vga_r_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.963     7.171    vga_inst/vga_b[0]
    SLICE_X29Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.295 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.611    13.906    vga_b_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    17.454 r  vga_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.454    vga_r[1]
    B4                                                                r  vga_r[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 board_inst/board_reg[19][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.927ns  (logic 1.530ns (31.062%)  route 3.397ns (68.938%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.633    -0.780    board_inst/clk_out1
    SLICE_X41Y42         FDCE                                         r  board_inst/board_reg[19][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.639 r  board_inst/board_reg[19][9]/Q
                         net (fo=14, routed)          0.318    -0.322    board_inst/board_flat[199]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  board_inst/vga_r_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.288     0.012    vga_inst/vga_r_OBUF[3]_inst_i_1_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.057 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.280     0.336    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.381 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.511     2.892    vga_b_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     4.147 r  vga_r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.147    vga_r[0]
    A3                                                                r  vga_r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_inst/board_reg[19][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.988ns  (logic 1.528ns (30.639%)  route 3.460ns (69.361%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.633    -0.780    board_inst/clk_out1
    SLICE_X41Y42         FDCE                                         r  board_inst/board_reg[19][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.639 r  board_inst/board_reg[19][9]/Q
                         net (fo=14, routed)          0.318    -0.322    board_inst/board_flat[199]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  board_inst/vga_r_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.288     0.012    vga_inst/vga_r_OBUF[3]_inst_i_1_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.057 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.280     0.336    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.381 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.574     2.955    vga_b_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         1.252     4.207 r  vga_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.207    vga_r[3]
    A4                                                                r  vga_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_inst/board_reg[19][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.050ns  (logic 1.525ns (30.201%)  route 3.525ns (69.799%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.633    -0.780    board_inst/clk_out1
    SLICE_X41Y42         FDCE                                         r  board_inst/board_reg[19][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.639 r  board_inst/board_reg[19][9]/Q
                         net (fo=14, routed)          0.318    -0.322    board_inst/board_flat[199]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  board_inst/vga_r_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.288     0.012    vga_inst/vga_r_OBUF[3]_inst_i_1_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.057 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.280     0.336    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.381 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.639     3.020    vga_b_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.249     4.269 r  vga_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.269    vga_r[1]
    B4                                                                r  vga_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_inst/board_reg[19][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.094ns  (logic 1.500ns (29.452%)  route 3.594ns (70.548%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.633    -0.780    board_inst/clk_out1
    SLICE_X41Y42         FDCE                                         r  board_inst/board_reg[19][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.639 r  board_inst/board_reg[19][9]/Q
                         net (fo=14, routed)          0.318    -0.322    board_inst/board_flat[199]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  board_inst/vga_r_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.288     0.012    vga_inst/vga_r_OBUF[3]_inst_i_1_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.057 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.280     0.336    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.381 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.708     3.090    vga_b_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.224     4.314 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.314    vga_b[2]
    D7                                                                r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_inst/board_reg[19][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.251ns  (logic 1.528ns (29.097%)  route 3.723ns (70.903%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.633    -0.780    board_inst/clk_out1
    SLICE_X41Y42         FDCE                                         r  board_inst/board_reg[19][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.639 r  board_inst/board_reg[19][9]/Q
                         net (fo=14, routed)          0.318    -0.322    board_inst/board_flat[199]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  board_inst/vga_r_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.288     0.012    vga_inst/vga_r_OBUF[3]_inst_i_1_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.057 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.280     0.336    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.381 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.838     3.219    vga_b_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.252     4.471 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.471    vga_b[1]
    C7                                                                r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_inst/board_reg[19][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.316ns  (logic 1.528ns (28.745%)  route 3.788ns (71.255%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.633    -0.780    board_inst/clk_out1
    SLICE_X41Y42         FDCE                                         r  board_inst/board_reg[19][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.639 r  board_inst/board_reg[19][9]/Q
                         net (fo=14, routed)          0.318    -0.322    board_inst/board_flat[199]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  board_inst/vga_r_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.288     0.012    vga_inst/vga_r_OBUF[3]_inst_i_1_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.057 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.280     0.336    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.381 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.903     3.284    vga_b_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     4.536 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.536    vga_b[3]
    D8                                                                r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_inst/board_reg[19][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.374ns  (logic 1.521ns (28.307%)  route 3.853ns (71.693%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.633    -0.780    board_inst/clk_out1
    SLICE_X41Y42         FDCE                                         r  board_inst/board_reg[19][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.639 r  board_inst/board_reg[19][9]/Q
                         net (fo=14, routed)          0.318    -0.322    board_inst/board_flat[199]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  board_inst/vga_r_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.288     0.012    vga_inst/vga_r_OBUF[3]_inst_i_1_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.057 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.280     0.336    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.381 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.968     3.349    vga_b_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         1.245     4.594 r  vga_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.594    vga_g[1]
    A5                                                                r  vga_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_inst/board_reg[19][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.441ns  (logic 1.523ns (27.993%)  route 3.918ns (72.007%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.633    -0.780    board_inst/clk_out1
    SLICE_X41Y42         FDCE                                         r  board_inst/board_reg[19][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.639 r  board_inst/board_reg[19][9]/Q
                         net (fo=14, routed)          0.318    -0.322    board_inst/board_flat[199]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  board_inst/vga_r_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.288     0.012    vga_inst/vga_r_OBUF[3]_inst_i_1_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.057 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.280     0.336    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.381 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.033     3.414    vga_b_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         1.247     4.661 r  vga_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.661    vga_g[3]
    A6                                                                r  vga_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_inst/board_reg[19][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.506ns  (logic 1.523ns (27.662%)  route 3.983ns (72.338%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.633    -0.780    board_inst/clk_out1
    SLICE_X41Y42         FDCE                                         r  board_inst/board_reg[19][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.639 r  board_inst/board_reg[19][9]/Q
                         net (fo=14, routed)          0.318    -0.322    board_inst/board_flat[199]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  board_inst/vga_r_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.288     0.012    vga_inst/vga_r_OBUF[3]_inst_i_1_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.057 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.280     0.336    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.381 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.097     3.479    vga_b_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.247     4.726 r  vga_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.726    vga_g[2]
    B6                                                                r  vga_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_inst/board_reg[19][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.572ns  (logic 1.524ns (27.348%)  route 4.048ns (72.652%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.633    -0.780    board_inst/clk_out1
    SLICE_X41Y42         FDCE                                         r  board_inst/board_reg[19][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.639 r  board_inst/board_reg[19][9]/Q
                         net (fo=14, routed)          0.318    -0.322    board_inst/board_flat[199]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.277 r  board_inst/vga_r_OBUF[3]_inst_i_24/O
                         net (fo=1, routed)           0.288     0.012    vga_inst/vga_r_OBUF[3]_inst_i_1_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I2_O)        0.045     0.057 r  vga_inst/vga_r_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.280     0.336    vga_inst/vga_r_OBUF[3]_inst_i_6_n_0
    SLICE_X29Y49         LUT6 (Prop_lut6_I4_O)        0.045     0.381 r  vga_inst/vga_r_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.162     3.544    vga_b_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     4.791 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.791    vga_b[0]
    B7                                                                r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_tetris
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_tetris'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_tetris fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     5.480    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.317 f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     2.861    u_clk_wiz/inst/clkfbout_clk_wiz_tetris
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.890 f  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     3.713    u_clk_wiz/inst/clkfbout_buf_clk_wiz_tetris
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_tetris'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    u_clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -6.162 r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -4.523    u_clk_wiz/inst/clkfbout_clk_wiz_tetris
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -2.926    u_clk_wiz/inst/clkfbout_buf_clk_wiz_tetris
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_tetris

Max Delay           470 Endpoints
Min Delay           470 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            board_inst/board_reg[14][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.617ns  (logic 1.631ns (11.978%)  route 11.986ns (88.022%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_btn_IBUF_inst/O
                         net (fo=2, routed)           3.561     5.068    board_inst/reset_btn_IBUF
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.192 f  board_inst/cnt_game[31]_i_2/O
                         net (fo=411, routed)         8.425    13.617    board_inst/reset_sync
    SLICE_X48Y42         FDCE                                         f  board_inst/board_reg[14][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.677    -2.755    board_inst/clk_out1
    SLICE_X48Y42         FDCE                                         r  board_inst/board_reg[14][3]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            board_inst/board_reg[15][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.617ns  (logic 1.631ns (11.978%)  route 11.986ns (88.022%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_btn_IBUF_inst/O
                         net (fo=2, routed)           3.561     5.068    board_inst/reset_btn_IBUF
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.192 f  board_inst/cnt_game[31]_i_2/O
                         net (fo=411, routed)         8.425    13.617    board_inst/reset_sync
    SLICE_X48Y42         FDCE                                         f  board_inst/board_reg[15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.677    -2.755    board_inst/clk_out1
    SLICE_X48Y42         FDCE                                         r  board_inst/board_reg[15][3]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            board_inst/board_reg[14][8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.479ns  (logic 1.631ns (12.100%)  route 11.848ns (87.900%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_btn_IBUF_inst/O
                         net (fo=2, routed)           3.561     5.068    board_inst/reset_btn_IBUF
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.192 f  board_inst/cnt_game[31]_i_2/O
                         net (fo=411, routed)         8.288    13.479    board_inst/reset_sync
    SLICE_X46Y43         FDCE                                         f  board_inst/board_reg[14][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.678    -2.754    board_inst/clk_out1
    SLICE_X46Y43         FDCE                                         r  board_inst/board_reg[14][8]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            board_inst/board_reg[15][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.479ns  (logic 1.631ns (12.100%)  route 11.848ns (87.900%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_btn_IBUF_inst/O
                         net (fo=2, routed)           3.561     5.068    board_inst/reset_btn_IBUF
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.192 f  board_inst/cnt_game[31]_i_2/O
                         net (fo=411, routed)         8.288    13.479    board_inst/reset_sync
    SLICE_X47Y43         FDCE                                         f  board_inst/board_reg[15][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.678    -2.754    board_inst/clk_out1
    SLICE_X47Y43         FDCE                                         r  board_inst/board_reg[15][6]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            board_inst/board_reg[15][8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.479ns  (logic 1.631ns (12.100%)  route 11.848ns (87.900%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_btn_IBUF_inst/O
                         net (fo=2, routed)           3.561     5.068    board_inst/reset_btn_IBUF
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.192 f  board_inst/cnt_game[31]_i_2/O
                         net (fo=411, routed)         8.288    13.479    board_inst/reset_sync
    SLICE_X46Y43         FDCE                                         f  board_inst/board_reg[15][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.678    -2.754    board_inst/clk_out1
    SLICE_X46Y43         FDCE                                         r  board_inst/board_reg[15][8]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            board_inst/board_reg[16][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.478ns  (logic 1.631ns (12.101%)  route 11.847ns (87.899%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_btn_IBUF_inst/O
                         net (fo=2, routed)           3.561     5.068    board_inst/reset_btn_IBUF
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.192 f  board_inst/cnt_game[31]_i_2/O
                         net (fo=411, routed)         8.287    13.478    board_inst/reset_sync
    SLICE_X48Y41         FDCE                                         f  board_inst/board_reg[16][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.677    -2.755    board_inst/clk_out1
    SLICE_X48Y41         FDCE                                         r  board_inst/board_reg[16][5]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            board_inst/board_reg[7][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.478ns  (logic 1.631ns (12.101%)  route 11.847ns (87.899%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_btn_IBUF_inst/O
                         net (fo=2, routed)           3.561     5.068    board_inst/reset_btn_IBUF
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.192 f  board_inst/cnt_game[31]_i_2/O
                         net (fo=411, routed)         8.287    13.478    board_inst/reset_sync
    SLICE_X48Y41         FDCE                                         f  board_inst/board_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.677    -2.755    board_inst/clk_out1
    SLICE_X48Y41         FDCE                                         r  board_inst/board_reg[7][5]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            board_inst/board_reg[14][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.474ns  (logic 1.631ns (12.105%)  route 11.843ns (87.895%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_btn_IBUF_inst/O
                         net (fo=2, routed)           3.561     5.068    board_inst/reset_btn_IBUF
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.192 f  board_inst/cnt_game[31]_i_2/O
                         net (fo=411, routed)         8.282    13.474    board_inst/reset_sync
    SLICE_X49Y41         FDCE                                         f  board_inst/board_reg[14][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.677    -2.755    board_inst/clk_out1
    SLICE_X49Y41         FDCE                                         r  board_inst/board_reg[14][4]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            board_inst/board_reg[14][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.474ns  (logic 1.631ns (12.105%)  route 11.843ns (87.895%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_btn_IBUF_inst/O
                         net (fo=2, routed)           3.561     5.068    board_inst/reset_btn_IBUF
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.192 f  board_inst/cnt_game[31]_i_2/O
                         net (fo=411, routed)         8.282    13.474    board_inst/reset_sync
    SLICE_X49Y41         FDCE                                         f  board_inst/board_reg[14][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.677    -2.755    board_inst/clk_out1
    SLICE_X49Y41         FDCE                                         r  board_inst/board_reg[14][5]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            board_inst/board_reg[15][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.474ns  (logic 1.631ns (12.105%)  route 11.843ns (87.895%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_btn_IBUF_inst/O
                         net (fo=2, routed)           3.561     5.068    board_inst/reset_btn_IBUF
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.192 f  board_inst/cnt_game[31]_i_2/O
                         net (fo=411, routed)         8.282    13.474    board_inst/reset_sync
    SLICE_X49Y41         FDCE                                         f  board_inst/board_reg[15][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         1.677    -2.755    board_inst/clk_out1
    SLICE_X49Y41         FDCE                                         r  board_inst/board_reg[15][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_drop
                            (input port)
  Destination:            input_ctrl_inst/drop_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.248ns (23.301%)  route 0.816ns (76.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn_drop (IN)
                         net (fo=0)                   0.000     0.000    btn_drop
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btn_drop_IBUF_inst/O
                         net (fo=1, routed)           0.816     1.064    input_ctrl_inst/btn_drop
    SLICE_X37Y76         FDCE                                         r  input_ctrl_inst/drop_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.826    -1.285    input_ctrl_inst/clk_out1
    SLICE_X37Y76         FDCE                                         r  input_ctrl_inst/drop_ff1_reg/C

Slack:                    inf
  Source:                 btn_left
                            (input port)
  Destination:            input_ctrl_inst/left_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.256ns (23.020%)  route 0.855ns (76.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btn_left (IN)
                         net (fo=0)                   0.000     0.000    btn_left
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btn_left_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.111    input_ctrl_inst/btn_left
    SLICE_X39Y74         FDCE                                         r  input_ctrl_inst/left_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.824    -1.287    input_ctrl_inst/clk_out1
    SLICE_X39Y74         FDCE                                         r  input_ctrl_inst/left_ff1_reg/C

Slack:                    inf
  Source:                 btn_right
                            (input port)
  Destination:            input_ctrl_inst/right_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.235ns (20.083%)  route 0.937ns (79.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btn_right (IN)
                         net (fo=0)                   0.000     0.000    btn_right
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btn_right_IBUF_inst/O
                         net (fo=1, routed)           0.937     1.172    input_ctrl_inst/btn_right
    SLICE_X38Y73         FDCE                                         r  input_ctrl_inst/right_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.825    -1.286    input_ctrl_inst/clk_out1
    SLICE_X38Y73         FDCE                                         r  input_ctrl_inst/right_ff1_reg/C

Slack:                    inf
  Source:                 btn_rot
                            (input port)
  Destination:            input_ctrl_inst/rot_ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.244ns (20.580%)  route 0.943ns (79.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_rot (IN)
                         net (fo=0)                   0.000     0.000    btn_rot
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_rot_IBUF_inst/O
                         net (fo=1, routed)           0.943     1.188    input_ctrl_inst/btn_rot
    SLICE_X38Y74         FDCE                                         r  input_ctrl_inst/rot_ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.824    -1.287    input_ctrl_inst/clk_out1
    SLICE_X38Y74         FDCE                                         r  input_ctrl_inst/rot_ff1_reg/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            clkdiv_inst/cnt_drop_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.119ns  (logic 0.320ns (15.085%)  route 1.799ns (84.915%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_btn_IBUF_inst/O
                         net (fo=2, routed)           1.525     1.799    board_inst/reset_btn_IBUF
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.844 f  board_inst/cnt_game[31]_i_2/O
                         net (fo=411, routed)         0.274     2.119    clkdiv_inst/reset_sync
    SLICE_X31Y93         FDCE                                         f  clkdiv_inst/cnt_drop_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.842    -1.269    clkdiv_inst/clk_out1
    SLICE_X31Y93         FDCE                                         r  clkdiv_inst/cnt_drop_reg[19]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            clkdiv_inst/cnt_drop_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.119ns  (logic 0.320ns (15.085%)  route 1.799ns (84.915%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_btn_IBUF_inst/O
                         net (fo=2, routed)           1.525     1.799    board_inst/reset_btn_IBUF
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.844 f  board_inst/cnt_game[31]_i_2/O
                         net (fo=411, routed)         0.274     2.119    clkdiv_inst/reset_sync
    SLICE_X31Y93         FDCE                                         f  clkdiv_inst/cnt_drop_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.842    -1.269    clkdiv_inst/clk_out1
    SLICE_X31Y93         FDCE                                         r  clkdiv_inst/cnt_drop_reg[20]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            clkdiv_inst/cnt_drop_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.121ns  (logic 0.320ns (15.070%)  route 1.801ns (84.930%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_btn_IBUF_inst/O
                         net (fo=2, routed)           1.525     1.799    board_inst/reset_btn_IBUF
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.844 f  board_inst/cnt_game[31]_i_2/O
                         net (fo=411, routed)         0.277     2.121    clkdiv_inst/reset_sync
    SLICE_X31Y91         FDCE                                         f  clkdiv_inst/cnt_drop_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.841    -1.270    clkdiv_inst/clk_out1
    SLICE_X31Y91         FDCE                                         r  clkdiv_inst/cnt_drop_reg[10]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            clkdiv_inst/cnt_drop_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.121ns  (logic 0.320ns (15.070%)  route 1.801ns (84.930%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_btn_IBUF_inst/O
                         net (fo=2, routed)           1.525     1.799    board_inst/reset_btn_IBUF
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.844 f  board_inst/cnt_game[31]_i_2/O
                         net (fo=411, routed)         0.277     2.121    clkdiv_inst/reset_sync
    SLICE_X31Y91         FDCE                                         f  clkdiv_inst/cnt_drop_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.841    -1.270    clkdiv_inst/clk_out1
    SLICE_X31Y91         FDCE                                         r  clkdiv_inst/cnt_drop_reg[11]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            clkdiv_inst/cnt_drop_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.121ns  (logic 0.320ns (15.070%)  route 1.801ns (84.930%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_btn_IBUF_inst/O
                         net (fo=2, routed)           1.525     1.799    board_inst/reset_btn_IBUF
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.844 f  board_inst/cnt_game[31]_i_2/O
                         net (fo=411, routed)         0.277     2.121    clkdiv_inst/reset_sync
    SLICE_X31Y91         FDCE                                         f  clkdiv_inst/cnt_drop_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.841    -1.270    clkdiv_inst/clk_out1
    SLICE_X31Y91         FDCE                                         r  clkdiv_inst/cnt_drop_reg[12]/C

Slack:                    inf
  Source:                 reset_btn
                            (input port)
  Destination:            clkdiv_inst/cnt_drop_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_tetris  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.121ns  (logic 0.320ns (15.070%)  route 1.801ns (84.930%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_btn (IN)
                         net (fo=0)                   0.000     0.000    reset_btn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_btn_IBUF_inst/O
                         net (fo=2, routed)           1.525     1.799    board_inst/reset_btn_IBUF
    SLICE_X33Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.844 f  board_inst/cnt_game[31]_i_2/O
                         net (fo=411, routed)         0.277     2.121    clkdiv_inst/reset_sync
    SLICE_X31Y91         FDCE                                         f  clkdiv_inst/cnt_drop_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_tetris rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    u_clk_wiz/inst/clk_out1_clk_wiz_tetris
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=466, routed)         0.841    -1.270    clkdiv_inst/clk_out1
    SLICE_X31Y91         FDCE                                         r  clkdiv_inst/cnt_drop_reg[13]/C





