FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.5-S005 (v16-5-13R) 8/23/2011}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$OPA4277$I22$MIN";
2"VIN-";
3"VIN+";
4"VOUT";
5"P5V\g";
6"M5V\g";
%"INPORT"
"1","(-3250,1800)","0","standard","I18";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"OUTPORT"
"1","(1575,1850)","0","standard","I19";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
%"OPA4277"
"1","(-850,1850)","0","cnlinear","I22";
;
PACK_TYPE"SOIC"
TYPE"OPA4277UA"
$LOCATION"IC?"
CDS_LIB"cnlinear"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125";
"V+"5;
"V-"6;
"PIN<SIZE-1..0>"3;
"OUT<SIZE-1..0>"4;
"MIN<SIZE-1..0>"1;
%"RSMD0603"
"2","(-850,2400)","0","cnpassive","I23";
;
PACK_TYPE"1/10W"
TOL"1%"
VALUE"10K"
CDS_LIB"cnpassive"
$LOCATION""
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT";
"B <SIZE-1..0>\NAC"4;
"A <SIZE-1..0>\NAC"1;
%"RSMD0603"
"2","(-2100,1800)","0","cnpassive","I24";
;
VALUE"10K"
TOL"1%"
PACK_TYPE"1/10W"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
$LOCATION""
CDS_LIB"cnpassive";
"B <SIZE-1..0>\NAC"1;
"A <SIZE-1..0>\NAC"2;
%"M5V"
"1","(-600,1300)","0","cnpower","I25";
;
HDL_POWER"M5V"
SIZE"1B"
CDS_LIB"cnpower"
BODY_TYPE"plumbing";
"A<SIZE-1..0>\NAC"
vhdl_init"0"6;
%"P5V"
"1","(-1100,1300)","0","cnpower","I26";
;
HDL_POWER"P5V"
SIZE"1B"
CDS_LIB"cnpower"
BODY_TYPE"PLUMBING";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"5;
%"INPORT"
"1","(-3250,1900)","0","standard","I27";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"3;
END.
