
GETTING-STARTED2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004254  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404254  00404254  0000c254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000086c  20000000  0040425c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000e4  2000086c  00404ac8  0001086c  2**2
                  ALLOC
  4 .stack        00003000  20000950  00404bac  0001086c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0001086c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010896  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000aaeb  00000000  00000000  000108f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001c95  00000000  00000000  0001b3dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000425f  00000000  00000000  0001d071  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000968  00000000  00000000  000212d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000008b8  00000000  00000000  00021c38  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00012ecb  00000000  00000000  000224f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000a058  00000000  00000000  000353bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000527d5  00000000  00000000  0003f413  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000020e4  00000000  00000000  00091be8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003950 	.word	0x20003950
  400004:	004009b5 	.word	0x004009b5
  400008:	004009b1 	.word	0x004009b1
  40000c:	004009b1 	.word	0x004009b1
  400010:	004009b1 	.word	0x004009b1
  400014:	004009b1 	.word	0x004009b1
  400018:	004009b1 	.word	0x004009b1
	...
  40002c:	004009b1 	.word	0x004009b1
  400030:	004009b1 	.word	0x004009b1
  400034:	00000000 	.word	0x00000000
  400038:	004009b1 	.word	0x004009b1
  40003c:	00400de9 	.word	0x00400de9
  400040:	004009b1 	.word	0x004009b1
  400044:	004009b1 	.word	0x004009b1
  400048:	004009b1 	.word	0x004009b1
  40004c:	004009b1 	.word	0x004009b1
  400050:	004009b1 	.word	0x004009b1
  400054:	004009b1 	.word	0x004009b1
  400058:	004009b1 	.word	0x004009b1
  40005c:	004009b1 	.word	0x004009b1
  400060:	004009b1 	.word	0x004009b1
  400064:	004009b1 	.word	0x004009b1
  400068:	00000000 	.word	0x00000000
  40006c:	00400675 	.word	0x00400675
  400070:	00400689 	.word	0x00400689
  400074:	0040069d 	.word	0x0040069d
  400078:	004009b1 	.word	0x004009b1
  40007c:	004009b1 	.word	0x004009b1
	...
  400088:	004009b1 	.word	0x004009b1
  40008c:	004009b1 	.word	0x004009b1
  400090:	004009b1 	.word	0x004009b1
  400094:	004009b1 	.word	0x004009b1
  400098:	004009b1 	.word	0x004009b1
  40009c:	00400df9 	.word	0x00400df9
  4000a0:	004009b1 	.word	0x004009b1
  4000a4:	004009b1 	.word	0x004009b1
  4000a8:	004009b1 	.word	0x004009b1
  4000ac:	004009b1 	.word	0x004009b1
  4000b0:	004009b1 	.word	0x004009b1
  4000b4:	004009b1 	.word	0x004009b1
  4000b8:	004009b1 	.word	0x004009b1
  4000bc:	004009b1 	.word	0x004009b1
  4000c0:	004009b1 	.word	0x004009b1
  4000c4:	004009b1 	.word	0x004009b1
  4000c8:	004009b1 	.word	0x004009b1

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000086c 	.word	0x2000086c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040425c 	.word	0x0040425c

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	0040425c 	.word	0x0040425c
  40011c:	20000870 	.word	0x20000870
  400120:	0040425c 	.word	0x0040425c
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	4b0e      	ldr	r3, [pc, #56]	; (400168 <sysclk_init+0x40>)
  40012e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	2000      	movs	r0, #0
  400132:	213e      	movs	r1, #62	; 0x3e
  400134:	4b0d      	ldr	r3, [pc, #52]	; (40016c <sysclk_init+0x44>)
  400136:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	4c0d      	ldr	r4, [pc, #52]	; (400170 <sysclk_init+0x48>)
  40013a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fc      	beq.n	40013a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	4b0c      	ldr	r3, [pc, #48]	; (400174 <sysclk_init+0x4c>)
  400142:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a0c      	ldr	r2, [pc, #48]	; (400178 <sysclk_init+0x50>)
  400146:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x54>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x58>)
  40014c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fc      	beq.n	40014c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	4b0b      	ldr	r3, [pc, #44]	; (400184 <sysclk_init+0x5c>)
  400156:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	4b0b      	ldr	r3, [pc, #44]	; (400188 <sysclk_init+0x60>)
  40015a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	4b02      	ldr	r3, [pc, #8]	; (400168 <sysclk_init+0x40>)
  400160:	4798      	blx	r3
  400162:	bd10      	pop	{r4, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	00400b79 	.word	0x00400b79
  40016c:	00400799 	.word	0x00400799
  400170:	004007ed 	.word	0x004007ed
  400174:	004007fd 	.word	0x004007fd
  400178:	20133f01 	.word	0x20133f01
  40017c:	400e0400 	.word	0x400e0400
  400180:	0040080d 	.word	0x0040080d
  400184:	00400731 	.word	0x00400731
  400188:	00400a65 	.word	0x00400a65

0040018c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  40018c:	b9a8      	cbnz	r0, 4001ba <_read+0x2e>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40018e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400192:	460c      	mov	r4, r1
  400194:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400196:	2a00      	cmp	r2, #0
  400198:	dd0a      	ble.n	4001b0 <_read+0x24>
  40019a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  40019c:	4e08      	ldr	r6, [pc, #32]	; (4001c0 <_read+0x34>)
  40019e:	4d09      	ldr	r5, [pc, #36]	; (4001c4 <_read+0x38>)
  4001a0:	6830      	ldr	r0, [r6, #0]
  4001a2:	4621      	mov	r1, r4
  4001a4:	682b      	ldr	r3, [r5, #0]
  4001a6:	4798      	blx	r3
		ptr++;
  4001a8:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4001aa:	42bc      	cmp	r4, r7
  4001ac:	d1f8      	bne.n	4001a0 <_read+0x14>
  4001ae:	e001      	b.n	4001b4 <_read+0x28>
  4001b0:	f04f 0800 	mov.w	r8, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4001b4:	4640      	mov	r0, r8
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  4001ba:	f04f 30ff 	mov.w	r0, #4294967295
  4001be:	4770      	bx	lr
  4001c0:	20000944 	.word	0x20000944
  4001c4:	2000093c 	.word	0x2000093c

004001c8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4001c8:	3801      	subs	r0, #1
  4001ca:	2802      	cmp	r0, #2
  4001cc:	d818      	bhi.n	400200 <_write+0x38>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4001ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001d2:	460e      	mov	r6, r1
  4001d4:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001d6:	b182      	cbz	r2, 4001fa <_write+0x32>
  4001d8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001da:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400214 <_write+0x4c>
  4001de:	4f0c      	ldr	r7, [pc, #48]	; (400210 <_write+0x48>)
  4001e0:	f8d8 0000 	ldr.w	r0, [r8]
  4001e4:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001e8:	683b      	ldr	r3, [r7, #0]
  4001ea:	4798      	blx	r3
  4001ec:	2800      	cmp	r0, #0
  4001ee:	db0a      	blt.n	400206 <_write+0x3e>
  4001f0:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001f2:	3c01      	subs	r4, #1
  4001f4:	d1f4      	bne.n	4001e0 <_write+0x18>
  4001f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001fa:	2000      	movs	r0, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  4001fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400200:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  400204:	4770      	bx	lr
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400206:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40020a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40020e:	bf00      	nop
  400210:	20000940 	.word	0x20000940
  400214:	20000944 	.word	0x20000944

00400218 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400218:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40021a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40021e:	4b10      	ldr	r3, [pc, #64]	; (400260 <board_init+0x48>)
  400220:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400222:	200b      	movs	r0, #11
  400224:	4c0f      	ldr	r4, [pc, #60]	; (400264 <board_init+0x4c>)
  400226:	47a0      	blx	r4
  400228:	200c      	movs	r0, #12
  40022a:	47a0      	blx	r4
  40022c:	200d      	movs	r0, #13
  40022e:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400230:	2013      	movs	r0, #19
  400232:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400236:	4c0c      	ldr	r4, [pc, #48]	; (400268 <board_init+0x50>)
  400238:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40023a:	2014      	movs	r0, #20
  40023c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400240:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400242:	2023      	movs	r0, #35	; 0x23
  400244:	4909      	ldr	r1, [pc, #36]	; (40026c <board_init+0x54>)
  400246:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400248:	204c      	movs	r0, #76	; 0x4c
  40024a:	4909      	ldr	r1, [pc, #36]	; (400270 <board_init+0x58>)
  40024c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40024e:	4809      	ldr	r0, [pc, #36]	; (400274 <board_init+0x5c>)
  400250:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400254:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400258:	4b07      	ldr	r3, [pc, #28]	; (400278 <board_init+0x60>)
  40025a:	4798      	blx	r3
  40025c:	bd10      	pop	{r4, pc}
  40025e:	bf00      	nop
  400260:	400e1450 	.word	0x400e1450
  400264:	0040081d 	.word	0x0040081d
  400268:	004003cd 	.word	0x004003cd
  40026c:	28000079 	.word	0x28000079
  400270:	28000059 	.word	0x28000059
  400274:	400e0e00 	.word	0x400e0e00
  400278:	004004f1 	.word	0x004004f1

0040027c <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  40027c:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400280:	0052      	lsls	r2, r2, #1
  400282:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400286:	fbb3 f2f2 	udiv	r2, r3, r2
  40028a:	3a01      	subs	r2, #1
  40028c:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400290:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400294:	4770      	bx	lr
  400296:	bf00      	nop

00400298 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400298:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40029a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40029e:	d02f      	beq.n	400300 <pio_set_peripheral+0x68>
  4002a0:	d807      	bhi.n	4002b2 <pio_set_peripheral+0x1a>
  4002a2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4002a6:	d014      	beq.n	4002d2 <pio_set_peripheral+0x3a>
  4002a8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4002ac:	d01e      	beq.n	4002ec <pio_set_peripheral+0x54>
  4002ae:	b939      	cbnz	r1, 4002c0 <pio_set_peripheral+0x28>
  4002b0:	4770      	bx	lr
  4002b2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4002b6:	d037      	beq.n	400328 <pio_set_peripheral+0x90>
  4002b8:	d804      	bhi.n	4002c4 <pio_set_peripheral+0x2c>
  4002ba:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4002be:	d029      	beq.n	400314 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4002c0:	6042      	str	r2, [r0, #4]
  4002c2:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4002c4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4002c8:	d02e      	beq.n	400328 <pio_set_peripheral+0x90>
  4002ca:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4002ce:	d02b      	beq.n	400328 <pio_set_peripheral+0x90>
  4002d0:	e7f6      	b.n	4002c0 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4002d2:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002d4:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4002d6:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4002d8:	43d3      	mvns	r3, r2
  4002da:	4021      	ands	r1, r4
  4002dc:	4019      	ands	r1, r3
  4002de:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002e0:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4002e2:	6f44      	ldr	r4, [r0, #116]	; 0x74
  4002e4:	4021      	ands	r1, r4
  4002e6:	400b      	ands	r3, r1
  4002e8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002ea:	e01a      	b.n	400322 <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002ec:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4002ee:	4313      	orrs	r3, r2
  4002f0:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002f2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4002f4:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4002f6:	400b      	ands	r3, r1
  4002f8:	ea23 0302 	bic.w	r3, r3, r2
  4002fc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002fe:	e7df      	b.n	4002c0 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400300:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400302:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400304:	400b      	ands	r3, r1
  400306:	ea23 0302 	bic.w	r3, r3, r2
  40030a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40030c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40030e:	4313      	orrs	r3, r2
  400310:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400312:	e7d5      	b.n	4002c0 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400314:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400316:	4313      	orrs	r3, r2
  400318:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40031a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40031c:	4313      	orrs	r3, r2
  40031e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400320:	e7ce      	b.n	4002c0 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400322:	6042      	str	r2, [r0, #4]
}
  400324:	f85d 4b04 	ldr.w	r4, [sp], #4
  400328:	4770      	bx	lr
  40032a:	bf00      	nop

0040032c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40032c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40032e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400332:	bf14      	ite	ne
  400334:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400336:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400338:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  40033c:	bf14      	ite	ne
  40033e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400340:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400342:	f012 0f02 	tst.w	r2, #2
  400346:	d002      	beq.n	40034e <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  400348:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  40034c:	e004      	b.n	400358 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40034e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400352:	bf18      	it	ne
  400354:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400358:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40035a:	6001      	str	r1, [r0, #0]
  40035c:	4770      	bx	lr
  40035e:	bf00      	nop

00400360 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400360:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400362:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400364:	9c01      	ldr	r4, [sp, #4]
  400366:	b10c      	cbz	r4, 40036c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  400368:	6641      	str	r1, [r0, #100]	; 0x64
  40036a:	e000      	b.n	40036e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40036c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40036e:	b10b      	cbz	r3, 400374 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400370:	6501      	str	r1, [r0, #80]	; 0x50
  400372:	e000      	b.n	400376 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400374:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400376:	b10a      	cbz	r2, 40037c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  400378:	6301      	str	r1, [r0, #48]	; 0x30
  40037a:	e000      	b.n	40037e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40037c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40037e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400380:	6001      	str	r1, [r0, #0]
}
  400382:	f85d 4b04 	ldr.w	r4, [sp], #4
  400386:	4770      	bx	lr

00400388 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400388:	f012 0f10 	tst.w	r2, #16
  40038c:	d010      	beq.n	4003b0 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40038e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400392:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400396:	bf14      	ite	ne
  400398:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40039c:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4003a0:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4003a4:	bf14      	ite	ne
  4003a6:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4003aa:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  4003ae:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4003b0:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4003b4:	4770      	bx	lr
  4003b6:	bf00      	nop

004003b8 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  4003b8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  4003ba:	6401      	str	r1, [r0, #64]	; 0x40
  4003bc:	4770      	bx	lr
  4003be:	bf00      	nop

004003c0 <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4003c0:	6441      	str	r1, [r0, #68]	; 0x44
  4003c2:	4770      	bx	lr

004003c4 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4003c4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4003c6:	4770      	bx	lr

004003c8 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4003c8:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4003ca:	4770      	bx	lr

004003cc <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4003cc:	b570      	push	{r4, r5, r6, lr}
  4003ce:	b082      	sub	sp, #8
  4003d0:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4003d2:	0943      	lsrs	r3, r0, #5
  4003d4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4003d8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4003dc:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4003de:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4003e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4003e6:	d047      	beq.n	400478 <pio_configure_pin+0xac>
  4003e8:	d809      	bhi.n	4003fe <pio_configure_pin+0x32>
  4003ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4003ee:	d021      	beq.n	400434 <pio_configure_pin+0x68>
  4003f0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4003f4:	d02f      	beq.n	400456 <pio_configure_pin+0x8a>
  4003f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4003fa:	d16f      	bne.n	4004dc <pio_configure_pin+0x110>
  4003fc:	e009      	b.n	400412 <pio_configure_pin+0x46>
  4003fe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400402:	d055      	beq.n	4004b0 <pio_configure_pin+0xe4>
  400404:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400408:	d052      	beq.n	4004b0 <pio_configure_pin+0xe4>
  40040a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40040e:	d044      	beq.n	40049a <pio_configure_pin+0xce>
  400410:	e064      	b.n	4004dc <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400412:	f000 001f 	and.w	r0, r0, #31
  400416:	2601      	movs	r6, #1
  400418:	4086      	lsls	r6, r0
  40041a:	4620      	mov	r0, r4
  40041c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400420:	4632      	mov	r2, r6
  400422:	4b30      	ldr	r3, [pc, #192]	; (4004e4 <pio_configure_pin+0x118>)
  400424:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400426:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40042a:	bf14      	ite	ne
  40042c:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40042e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400430:	2001      	movs	r0, #1
  400432:	e054      	b.n	4004de <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400434:	f000 001f 	and.w	r0, r0, #31
  400438:	2601      	movs	r6, #1
  40043a:	4086      	lsls	r6, r0
  40043c:	4620      	mov	r0, r4
  40043e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400442:	4632      	mov	r2, r6
  400444:	4b27      	ldr	r3, [pc, #156]	; (4004e4 <pio_configure_pin+0x118>)
  400446:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400448:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40044c:	bf14      	ite	ne
  40044e:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400450:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400452:	2001      	movs	r0, #1
  400454:	e043      	b.n	4004de <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400456:	f000 001f 	and.w	r0, r0, #31
  40045a:	2601      	movs	r6, #1
  40045c:	4086      	lsls	r6, r0
  40045e:	4620      	mov	r0, r4
  400460:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400464:	4632      	mov	r2, r6
  400466:	4b1f      	ldr	r3, [pc, #124]	; (4004e4 <pio_configure_pin+0x118>)
  400468:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40046a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40046e:	bf14      	ite	ne
  400470:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400472:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400474:	2001      	movs	r0, #1
  400476:	e032      	b.n	4004de <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400478:	f000 001f 	and.w	r0, r0, #31
  40047c:	2601      	movs	r6, #1
  40047e:	4086      	lsls	r6, r0
  400480:	4620      	mov	r0, r4
  400482:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400486:	4632      	mov	r2, r6
  400488:	4b16      	ldr	r3, [pc, #88]	; (4004e4 <pio_configure_pin+0x118>)
  40048a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40048c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400490:	bf14      	ite	ne
  400492:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400494:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400496:	2001      	movs	r0, #1
  400498:	e021      	b.n	4004de <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40049a:	f000 031f 	and.w	r3, r0, #31
  40049e:	2601      	movs	r6, #1
  4004a0:	4620      	mov	r0, r4
  4004a2:	fa06 f103 	lsl.w	r1, r6, r3
  4004a6:	462a      	mov	r2, r5
  4004a8:	4b0f      	ldr	r3, [pc, #60]	; (4004e8 <pio_configure_pin+0x11c>)
  4004aa:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4004ac:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  4004ae:	e016      	b.n	4004de <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4004b0:	f000 031f 	and.w	r3, r0, #31
  4004b4:	2601      	movs	r6, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4004b6:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4004ba:	ea05 0106 	and.w	r1, r5, r6
  4004be:	9100      	str	r1, [sp, #0]
  4004c0:	4620      	mov	r0, r4
  4004c2:	fa06 f103 	lsl.w	r1, r6, r3
  4004c6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4004ca:	bf14      	ite	ne
  4004cc:	2200      	movne	r2, #0
  4004ce:	2201      	moveq	r2, #1
  4004d0:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4004d4:	4c05      	ldr	r4, [pc, #20]	; (4004ec <pio_configure_pin+0x120>)
  4004d6:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4004d8:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4004da:	e000      	b.n	4004de <pio_configure_pin+0x112>

	default:
		return 0;
  4004dc:	2000      	movs	r0, #0
	}

	return 1;
}
  4004de:	b002      	add	sp, #8
  4004e0:	bd70      	pop	{r4, r5, r6, pc}
  4004e2:	bf00      	nop
  4004e4:	00400299 	.word	0x00400299
  4004e8:	0040032d 	.word	0x0040032d
  4004ec:	00400361 	.word	0x00400361

004004f0 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4004f0:	b570      	push	{r4, r5, r6, lr}
  4004f2:	b082      	sub	sp, #8
  4004f4:	4606      	mov	r6, r0
  4004f6:	460d      	mov	r5, r1
  4004f8:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4004fa:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4004fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400502:	d038      	beq.n	400576 <pio_configure_pin_group+0x86>
  400504:	d809      	bhi.n	40051a <pio_configure_pin_group+0x2a>
  400506:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40050a:	d01c      	beq.n	400546 <pio_configure_pin_group+0x56>
  40050c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400510:	d025      	beq.n	40055e <pio_configure_pin_group+0x6e>
  400512:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400516:	d150      	bne.n	4005ba <pio_configure_pin_group+0xca>
  400518:	e009      	b.n	40052e <pio_configure_pin_group+0x3e>
  40051a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40051e:	d03a      	beq.n	400596 <pio_configure_pin_group+0xa6>
  400520:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400524:	d037      	beq.n	400596 <pio_configure_pin_group+0xa6>
  400526:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40052a:	d030      	beq.n	40058e <pio_configure_pin_group+0x9e>
  40052c:	e045      	b.n	4005ba <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  40052e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400532:	462a      	mov	r2, r5
  400534:	4b22      	ldr	r3, [pc, #136]	; (4005c0 <pio_configure_pin_group+0xd0>)
  400536:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400538:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40053c:	bf14      	ite	ne
  40053e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400540:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400542:	2001      	movs	r0, #1
  400544:	e03a      	b.n	4005bc <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400546:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40054a:	462a      	mov	r2, r5
  40054c:	4b1c      	ldr	r3, [pc, #112]	; (4005c0 <pio_configure_pin_group+0xd0>)
  40054e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400550:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400554:	bf14      	ite	ne
  400556:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400558:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40055a:	2001      	movs	r0, #1
  40055c:	e02e      	b.n	4005bc <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40055e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400562:	462a      	mov	r2, r5
  400564:	4b16      	ldr	r3, [pc, #88]	; (4005c0 <pio_configure_pin_group+0xd0>)
  400566:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400568:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40056c:	bf14      	ite	ne
  40056e:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400570:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400572:	2001      	movs	r0, #1
  400574:	e022      	b.n	4005bc <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400576:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40057a:	462a      	mov	r2, r5
  40057c:	4b10      	ldr	r3, [pc, #64]	; (4005c0 <pio_configure_pin_group+0xd0>)
  40057e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400580:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400584:	bf14      	ite	ne
  400586:	6675      	strne	r5, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400588:	6635      	streq	r5, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40058a:	2001      	movs	r0, #1
  40058c:	e016      	b.n	4005bc <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  40058e:	4b0d      	ldr	r3, [pc, #52]	; (4005c4 <pio_configure_pin_group+0xd4>)
  400590:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  400592:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  400594:	e012      	b.n	4005bc <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400596:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  40059a:	f004 0301 	and.w	r3, r4, #1
  40059e:	9300      	str	r3, [sp, #0]
  4005a0:	4630      	mov	r0, r6
  4005a2:	4629      	mov	r1, r5
  4005a4:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4005a8:	bf14      	ite	ne
  4005aa:	2200      	movne	r2, #0
  4005ac:	2201      	moveq	r2, #1
  4005ae:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4005b2:	4c05      	ldr	r4, [pc, #20]	; (4005c8 <pio_configure_pin_group+0xd8>)
  4005b4:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4005b6:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4005b8:	e000      	b.n	4005bc <pio_configure_pin_group+0xcc>

	default:
		return 0;
  4005ba:	2000      	movs	r0, #0
	}

	return 1;
}
  4005bc:	b002      	add	sp, #8
  4005be:	bd70      	pop	{r4, r5, r6, pc}
  4005c0:	00400299 	.word	0x00400299
  4005c4:	0040032d 	.word	0x0040032d
  4005c8:	00400361 	.word	0x00400361

004005cc <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4005cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4005d0:	4681      	mov	r9, r0
  4005d2:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4005d4:	4b12      	ldr	r3, [pc, #72]	; (400620 <pio_handler_process+0x54>)
  4005d6:	4798      	blx	r3
  4005d8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4005da:	4648      	mov	r0, r9
  4005dc:	4b11      	ldr	r3, [pc, #68]	; (400624 <pio_handler_process+0x58>)
  4005de:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4005e0:	4005      	ands	r5, r0
  4005e2:	d013      	beq.n	40060c <pio_handler_process+0x40>
  4005e4:	4c10      	ldr	r4, [pc, #64]	; (400628 <pio_handler_process+0x5c>)
  4005e6:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4005ea:	6823      	ldr	r3, [r4, #0]
  4005ec:	4543      	cmp	r3, r8
  4005ee:	d108      	bne.n	400602 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4005f0:	6861      	ldr	r1, [r4, #4]
  4005f2:	4229      	tst	r1, r5
  4005f4:	d005      	beq.n	400602 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4005f6:	68e3      	ldr	r3, [r4, #12]
  4005f8:	4640      	mov	r0, r8
  4005fa:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4005fc:	6863      	ldr	r3, [r4, #4]
  4005fe:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400602:	42b4      	cmp	r4, r6
  400604:	d002      	beq.n	40060c <pio_handler_process+0x40>
  400606:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400608:	2d00      	cmp	r5, #0
  40060a:	d1ee      	bne.n	4005ea <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  40060c:	4b07      	ldr	r3, [pc, #28]	; (40062c <pio_handler_process+0x60>)
  40060e:	681b      	ldr	r3, [r3, #0]
  400610:	b123      	cbz	r3, 40061c <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400612:	4b07      	ldr	r3, [pc, #28]	; (400630 <pio_handler_process+0x64>)
  400614:	681b      	ldr	r3, [r3, #0]
  400616:	b10b      	cbz	r3, 40061c <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400618:	4648      	mov	r0, r9
  40061a:	4798      	blx	r3
  40061c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400620:	004003c5 	.word	0x004003c5
  400624:	004003c9 	.word	0x004003c9
  400628:	20000890 	.word	0x20000890
  40062c:	20000948 	.word	0x20000948
  400630:	2000088c 	.word	0x2000088c

00400634 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400636:	4c0c      	ldr	r4, [pc, #48]	; (400668 <pio_handler_set+0x34>)
  400638:	6824      	ldr	r4, [r4, #0]
  40063a:	2c06      	cmp	r4, #6
  40063c:	d811      	bhi.n	400662 <pio_handler_set+0x2e>
  40063e:	4615      	mov	r5, r2
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
	pSource->id = ul_id;
  400640:	4f0a      	ldr	r7, [pc, #40]	; (40066c <pio_handler_set+0x38>)
  400642:	0122      	lsls	r2, r4, #4
  400644:	18be      	adds	r6, r7, r2
  400646:	50b9      	str	r1, [r7, r2]
	pSource->mask = ul_mask;
  400648:	6075      	str	r5, [r6, #4]
	pSource->attr = ul_attr;
  40064a:	60b3      	str	r3, [r6, #8]
	pSource->handler = p_handler;
  40064c:	9a06      	ldr	r2, [sp, #24]
  40064e:	60f2      	str	r2, [r6, #12]
	gs_ul_nb_sources++;
  400650:	3401      	adds	r4, #1
  400652:	4a05      	ldr	r2, [pc, #20]	; (400668 <pio_handler_set+0x34>)
  400654:	6014      	str	r4, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400656:	4629      	mov	r1, r5
  400658:	461a      	mov	r2, r3
  40065a:	4b05      	ldr	r3, [pc, #20]	; (400670 <pio_handler_set+0x3c>)
  40065c:	4798      	blx	r3

	return 0;
  40065e:	2000      	movs	r0, #0
  400660:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  400662:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  400664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400666:	bf00      	nop
  400668:	20000888 	.word	0x20000888
  40066c:	20000890 	.word	0x20000890
  400670:	00400389 	.word	0x00400389

00400674 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400674:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400676:	4802      	ldr	r0, [pc, #8]	; (400680 <PIOA_Handler+0xc>)
  400678:	210b      	movs	r1, #11
  40067a:	4b02      	ldr	r3, [pc, #8]	; (400684 <PIOA_Handler+0x10>)
  40067c:	4798      	blx	r3
  40067e:	bd08      	pop	{r3, pc}
  400680:	400e0e00 	.word	0x400e0e00
  400684:	004005cd 	.word	0x004005cd

00400688 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400688:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40068a:	4802      	ldr	r0, [pc, #8]	; (400694 <PIOB_Handler+0xc>)
  40068c:	210c      	movs	r1, #12
  40068e:	4b02      	ldr	r3, [pc, #8]	; (400698 <PIOB_Handler+0x10>)
  400690:	4798      	blx	r3
  400692:	bd08      	pop	{r3, pc}
  400694:	400e1000 	.word	0x400e1000
  400698:	004005cd 	.word	0x004005cd

0040069c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40069c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40069e:	4802      	ldr	r0, [pc, #8]	; (4006a8 <PIOC_Handler+0xc>)
  4006a0:	210d      	movs	r1, #13
  4006a2:	4b02      	ldr	r3, [pc, #8]	; (4006ac <PIOC_Handler+0x10>)
  4006a4:	4798      	blx	r3
  4006a6:	bd08      	pop	{r3, pc}
  4006a8:	400e1200 	.word	0x400e1200
  4006ac:	004005cd 	.word	0x004005cd

004006b0 <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  4006b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4006b2:	4605      	mov	r5, r0
  4006b4:	460c      	mov	r4, r1
  4006b6:	4617      	mov	r7, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  4006b8:	4b18      	ldr	r3, [pc, #96]	; (40071c <pio_handler_set_priority+0x6c>)
  4006ba:	4798      	blx	r3
  4006bc:	4606      	mov	r6, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  4006be:	4628      	mov	r0, r5
  4006c0:	f04f 31ff 	mov.w	r1, #4294967295
  4006c4:	4b16      	ldr	r3, [pc, #88]	; (400720 <pio_handler_set_priority+0x70>)
  4006c6:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  4006c8:	4628      	mov	r0, r5
  4006ca:	4b16      	ldr	r3, [pc, #88]	; (400724 <pio_handler_set_priority+0x74>)
  4006cc:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4006ce:	b2e2      	uxtb	r2, r4
  4006d0:	f002 031f 	and.w	r3, r2, #31
  4006d4:	2101      	movs	r1, #1
  4006d6:	4099      	lsls	r1, r3
  4006d8:	0963      	lsrs	r3, r4, #5
  4006da:	009b      	lsls	r3, r3, #2
  4006dc:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  4006e0:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
  4006e4:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4006e8:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  4006ec:	2c00      	cmp	r4, #0
  4006ee:	da06      	bge.n	4006fe <pio_handler_set_priority+0x4e>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4006f0:	f002 020f 	and.w	r2, r2, #15
  4006f4:	013f      	lsls	r7, r7, #4
  4006f6:	b2ff      	uxtb	r7, r7
  4006f8:	480b      	ldr	r0, [pc, #44]	; (400728 <pio_handler_set_priority+0x78>)
  4006fa:	5487      	strb	r7, [r0, r2]
  4006fc:	e007      	b.n	40070e <pio_handler_set_priority+0x5e>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4006fe:	013f      	lsls	r7, r7, #4
  400700:	b2ff      	uxtb	r7, r7
  400702:	f104 4460 	add.w	r4, r4, #3758096384	; 0xe0000000
  400706:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
  40070a:	f884 7300 	strb.w	r7, [r4, #768]	; 0x300
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40070e:	6019      	str	r1, [r3, #0]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  400710:	4628      	mov	r0, r5
  400712:	4631      	mov	r1, r6
  400714:	4b05      	ldr	r3, [pc, #20]	; (40072c <pio_handler_set_priority+0x7c>)
  400716:	4798      	blx	r3
  400718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40071a:	bf00      	nop
  40071c:	004003c9 	.word	0x004003c9
  400720:	004003c1 	.word	0x004003c1
  400724:	004003c5 	.word	0x004003c5
  400728:	e000ed14 	.word	0xe000ed14
  40072c:	004003b9 	.word	0x004003b9

00400730 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400730:	4a18      	ldr	r2, [pc, #96]	; (400794 <pmc_switch_mck_to_pllack+0x64>)
  400732:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400734:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400738:	4318      	orrs	r0, r3
  40073a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40073c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40073e:	f013 0f08 	tst.w	r3, #8
  400742:	d003      	beq.n	40074c <pmc_switch_mck_to_pllack+0x1c>
  400744:	e009      	b.n	40075a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400746:	3b01      	subs	r3, #1
  400748:	d103      	bne.n	400752 <pmc_switch_mck_to_pllack+0x22>
  40074a:	e01e      	b.n	40078a <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40074c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400750:	4910      	ldr	r1, [pc, #64]	; (400794 <pmc_switch_mck_to_pllack+0x64>)
  400752:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400754:	f012 0f08 	tst.w	r2, #8
  400758:	d0f5      	beq.n	400746 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40075a:	4a0e      	ldr	r2, [pc, #56]	; (400794 <pmc_switch_mck_to_pllack+0x64>)
  40075c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40075e:	f023 0303 	bic.w	r3, r3, #3
  400762:	f043 0302 	orr.w	r3, r3, #2
  400766:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400768:	6e90      	ldr	r0, [r2, #104]	; 0x68
  40076a:	f010 0008 	ands.w	r0, r0, #8
  40076e:	d004      	beq.n	40077a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400770:	2000      	movs	r0, #0
  400772:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  400774:	3b01      	subs	r3, #1
  400776:	d103      	bne.n	400780 <pmc_switch_mck_to_pllack+0x50>
  400778:	e009      	b.n	40078e <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40077a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40077e:	4905      	ldr	r1, [pc, #20]	; (400794 <pmc_switch_mck_to_pllack+0x64>)
  400780:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400782:	f012 0f08 	tst.w	r2, #8
  400786:	d0f5      	beq.n	400774 <pmc_switch_mck_to_pllack+0x44>
  400788:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40078a:	2001      	movs	r0, #1
  40078c:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40078e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400790:	4770      	bx	lr
  400792:	bf00      	nop
  400794:	400e0400 	.word	0x400e0400

00400798 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400798:	b138      	cbz	r0, 4007aa <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40079a:	4911      	ldr	r1, [pc, #68]	; (4007e0 <pmc_switch_mainck_to_xtal+0x48>)
  40079c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40079e:	4a11      	ldr	r2, [pc, #68]	; (4007e4 <pmc_switch_mainck_to_xtal+0x4c>)
  4007a0:	401a      	ands	r2, r3
  4007a2:	4b11      	ldr	r3, [pc, #68]	; (4007e8 <pmc_switch_mainck_to_xtal+0x50>)
  4007a4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4007a6:	620b      	str	r3, [r1, #32]
  4007a8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4007aa:	4a0d      	ldr	r2, [pc, #52]	; (4007e0 <pmc_switch_mainck_to_xtal+0x48>)
  4007ac:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4007ae:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4007b2:	f023 0303 	bic.w	r3, r3, #3
  4007b6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4007ba:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4007be:	0209      	lsls	r1, r1, #8
  4007c0:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4007c2:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4007c4:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4007c6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4007c8:	f013 0f01 	tst.w	r3, #1
  4007cc:	d0fb      	beq.n	4007c6 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4007ce:	4a04      	ldr	r2, [pc, #16]	; (4007e0 <pmc_switch_mainck_to_xtal+0x48>)
  4007d0:	6a13      	ldr	r3, [r2, #32]
  4007d2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4007d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4007da:	6213      	str	r3, [r2, #32]
  4007dc:	4770      	bx	lr
  4007de:	bf00      	nop
  4007e0:	400e0400 	.word	0x400e0400
  4007e4:	fec8fffc 	.word	0xfec8fffc
  4007e8:	01370002 	.word	0x01370002

004007ec <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4007ec:	4b02      	ldr	r3, [pc, #8]	; (4007f8 <pmc_osc_is_ready_mainck+0xc>)
  4007ee:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4007f0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4007f4:	4770      	bx	lr
  4007f6:	bf00      	nop
  4007f8:	400e0400 	.word	0x400e0400

004007fc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4007fc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400800:	4b01      	ldr	r3, [pc, #4]	; (400808 <pmc_disable_pllack+0xc>)
  400802:	629a      	str	r2, [r3, #40]	; 0x28
  400804:	4770      	bx	lr
  400806:	bf00      	nop
  400808:	400e0400 	.word	0x400e0400

0040080c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40080c:	4b02      	ldr	r3, [pc, #8]	; (400818 <pmc_is_locked_pllack+0xc>)
  40080e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400810:	f000 0002 	and.w	r0, r0, #2
  400814:	4770      	bx	lr
  400816:	bf00      	nop
  400818:	400e0400 	.word	0x400e0400

0040081c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40081c:	2822      	cmp	r0, #34	; 0x22
  40081e:	d81e      	bhi.n	40085e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400820:	281f      	cmp	r0, #31
  400822:	d80c      	bhi.n	40083e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400824:	4b11      	ldr	r3, [pc, #68]	; (40086c <pmc_enable_periph_clk+0x50>)
  400826:	699a      	ldr	r2, [r3, #24]
  400828:	2301      	movs	r3, #1
  40082a:	4083      	lsls	r3, r0
  40082c:	401a      	ands	r2, r3
  40082e:	4293      	cmp	r3, r2
  400830:	d017      	beq.n	400862 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400832:	2301      	movs	r3, #1
  400834:	4083      	lsls	r3, r0
  400836:	4a0d      	ldr	r2, [pc, #52]	; (40086c <pmc_enable_periph_clk+0x50>)
  400838:	6113      	str	r3, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40083a:	2000      	movs	r0, #0
  40083c:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40083e:	4b0b      	ldr	r3, [pc, #44]	; (40086c <pmc_enable_periph_clk+0x50>)
  400840:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400844:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400846:	2301      	movs	r3, #1
  400848:	4083      	lsls	r3, r0
  40084a:	401a      	ands	r2, r3
  40084c:	4293      	cmp	r3, r2
  40084e:	d00a      	beq.n	400866 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400850:	2301      	movs	r3, #1
  400852:	4083      	lsls	r3, r0
  400854:	4a05      	ldr	r2, [pc, #20]	; (40086c <pmc_enable_periph_clk+0x50>)
  400856:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  40085a:	2000      	movs	r0, #0
  40085c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40085e:	2001      	movs	r0, #1
  400860:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400862:	2000      	movs	r0, #0
  400864:	4770      	bx	lr
  400866:	2000      	movs	r0, #0
}
  400868:	4770      	bx	lr
  40086a:	bf00      	nop
  40086c:	400e0400 	.word	0x400e0400

00400870 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400870:	b410      	push	{r4}
  400872:	0189      	lsls	r1, r1, #6
  400874:	1843      	adds	r3, r0, r1
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400876:	2402      	movs	r4, #2
  400878:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40087a:	f04f 31ff 	mov.w	r1, #4294967295
  40087e:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400880:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400882:	605a      	str	r2, [r3, #4]
}
  400884:	f85d 4b04 	ldr.w	r4, [sp], #4
  400888:	4770      	bx	lr
  40088a:	bf00      	nop

0040088c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40088c:	0189      	lsls	r1, r1, #6
  40088e:	2305      	movs	r3, #5
  400890:	5043      	str	r3, [r0, r1]
  400892:	4770      	bx	lr

00400894 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
  400894:	0189      	lsls	r1, r1, #6
  400896:	2302      	movs	r3, #2
  400898:	5043      	str	r3, [r0, r1]
  40089a:	4770      	bx	lr

0040089c <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40089c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4008a0:	61ca      	str	r2, [r1, #28]
  4008a2:	4770      	bx	lr

004008a4 <tc_enable_interrupt>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	tc_channel->TC_IER = ul_sources;
  4008a4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4008a8:	624a      	str	r2, [r1, #36]	; 0x24
  4008aa:	4770      	bx	lr

004008ac <tc_get_status>:
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
	return tc_channel->TC_SR;
  4008ac:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4008b0:	6a08      	ldr	r0, [r1, #32]
}
  4008b2:	4770      	bx	lr

004008b4 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4008b4:	b4f0      	push	{r4, r5, r6, r7}
  4008b6:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4008b8:	2402      	movs	r4, #2
  4008ba:	9401      	str	r4, [sp, #4]
  4008bc:	2408      	movs	r4, #8
  4008be:	9402      	str	r4, [sp, #8]
  4008c0:	2420      	movs	r4, #32
  4008c2:	9403      	str	r4, [sp, #12]
  4008c4:	2480      	movs	r4, #128	; 0x80
  4008c6:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4008c8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4008ca:	0be4      	lsrs	r4, r4, #15
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4008cc:	9405      	str	r4, [sp, #20]
	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
  4008ce:	0c4c      	lsrs	r4, r1, #17
		if (ul_freq > ul_high) {
  4008d0:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4008d4:	d81b      	bhi.n	40090e <tc_find_mck_divisor+0x5a>
			return 0;
		} else if (ul_freq >= ul_low) {
  4008d6:	42a0      	cmp	r0, r4
  4008d8:	d21f      	bcs.n	40091a <tc_find_mck_divisor+0x66>
  4008da:	ae01      	add	r6, sp, #4
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  4008dc:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4008de:	f856 4f04 	ldr.w	r4, [r6, #4]!
  4008e2:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4008e6:	0c27      	lsrs	r7, r4, #16
		if (ul_freq > ul_high) {
  4008e8:	4284      	cmp	r4, r0
  4008ea:	d312      	bcc.n	400912 <tc_find_mck_divisor+0x5e>
			return 0;
		} else if (ul_freq >= ul_low) {
  4008ec:	4287      	cmp	r7, r0
  4008ee:	d915      	bls.n	40091c <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  4008f0:	3501      	adds	r5, #1
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  4008f2:	2d05      	cmp	r5, #5
  4008f4:	d1f3      	bne.n	4008de <tc_find_mck_divisor+0x2a>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4008f6:	2000      	movs	r0, #0
  4008f8:	e013      	b.n	400922 <tc_find_mck_divisor+0x6e>
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
  4008fa:	a906      	add	r1, sp, #24
  4008fc:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400900:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400904:	6011      	str	r1, [r2, #0]
	}

	if (p_ultcclks) {
  400906:	b133      	cbz	r3, 400916 <tc_find_mck_divisor+0x62>
		*p_ultcclks = ul_index;
  400908:	601d      	str	r5, [r3, #0]
	}

	return 1;
  40090a:	2001      	movs	r0, #1
  40090c:	e009      	b.n	400922 <tc_find_mck_divisor+0x6e>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
  40090e:	2000      	movs	r0, #0
  400910:	e007      	b.n	400922 <tc_find_mck_divisor+0x6e>
  400912:	2000      	movs	r0, #0
  400914:	e005      	b.n	400922 <tc_find_mck_divisor+0x6e>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
  400916:	2001      	movs	r0, #1
  400918:	e003      	b.n	400922 <tc_find_mck_divisor+0x6e>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  40091a:	2500      	movs	r5, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
  40091c:	2a00      	cmp	r2, #0
  40091e:	d1ec      	bne.n	4008fa <tc_find_mck_divisor+0x46>
  400920:	e7f1      	b.n	400906 <tc_find_mck_divisor+0x52>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400922:	b006      	add	sp, #24
  400924:	bcf0      	pop	{r4, r5, r6, r7}
  400926:	4770      	bx	lr

00400928 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400928:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40092a:	23ac      	movs	r3, #172	; 0xac
  40092c:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40092e:	680b      	ldr	r3, [r1, #0]
  400930:	684a      	ldr	r2, [r1, #4]
  400932:	fbb3 f3f2 	udiv	r3, r3, r2
  400936:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400938:	1e5c      	subs	r4, r3, #1
  40093a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  40093e:	4294      	cmp	r4, r2
  400940:	d80a      	bhi.n	400958 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  400942:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400944:	688b      	ldr	r3, [r1, #8]
  400946:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400948:	f240 2302 	movw	r3, #514	; 0x202
  40094c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400950:	2350      	movs	r3, #80	; 0x50
  400952:	6003      	str	r3, [r0, #0]

	return 0;
  400954:	2000      	movs	r0, #0
  400956:	e000      	b.n	40095a <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400958:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  40095a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40095e:	4770      	bx	lr

00400960 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400960:	6943      	ldr	r3, [r0, #20]
  400962:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400966:	bf1a      	itte	ne
  400968:	61c1      	strne	r1, [r0, #28]
	return 0;
  40096a:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  40096c:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  40096e:	4770      	bx	lr

00400970 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400970:	6943      	ldr	r3, [r0, #20]
  400972:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400976:	bf1d      	ittte	ne
  400978:	6983      	ldrne	r3, [r0, #24]
  40097a:	700b      	strbne	r3, [r1, #0]
	return 0;
  40097c:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  40097e:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400980:	4770      	bx	lr
  400982:	bf00      	nop

00400984 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400984:	6943      	ldr	r3, [r0, #20]
  400986:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40098a:	bf1d      	ittte	ne
  40098c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400990:	61c1      	strne	r1, [r0, #28]
	return 0;
  400992:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400994:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400996:	4770      	bx	lr

00400998 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400998:	6943      	ldr	r3, [r0, #20]
  40099a:	f013 0f01 	tst.w	r3, #1
  40099e:	d005      	beq.n	4009ac <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4009a0:	6983      	ldr	r3, [r0, #24]
  4009a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4009a6:	600b      	str	r3, [r1, #0]

	return 0;
  4009a8:	2000      	movs	r0, #0
  4009aa:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  4009ac:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  4009ae:	4770      	bx	lr

004009b0 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
	}
  4009b0:	e7fe      	b.n	4009b0 <Dummy_Handler>
  4009b2:	bf00      	nop

004009b4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4009b4:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  4009b6:	4b20      	ldr	r3, [pc, #128]	; (400a38 <Reset_Handler+0x84>)
  4009b8:	4a20      	ldr	r2, [pc, #128]	; (400a3c <Reset_Handler+0x88>)
  4009ba:	429a      	cmp	r2, r3
  4009bc:	d913      	bls.n	4009e6 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  4009be:	4b20      	ldr	r3, [pc, #128]	; (400a40 <Reset_Handler+0x8c>)
  4009c0:	4a1d      	ldr	r2, [pc, #116]	; (400a38 <Reset_Handler+0x84>)
  4009c2:	429a      	cmp	r2, r3
  4009c4:	d21f      	bcs.n	400a06 <Reset_Handler+0x52>
  4009c6:	4611      	mov	r1, r2
  4009c8:	3204      	adds	r2, #4
  4009ca:	3303      	adds	r3, #3
  4009cc:	1a9b      	subs	r3, r3, r2
  4009ce:	f023 0303 	bic.w	r3, r3, #3
  4009d2:	3304      	adds	r3, #4
  4009d4:	4a19      	ldr	r2, [pc, #100]	; (400a3c <Reset_Handler+0x88>)
  4009d6:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  4009d8:	f852 0b04 	ldr.w	r0, [r2], #4
  4009dc:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  4009e0:	429a      	cmp	r2, r3
  4009e2:	d1f9      	bne.n	4009d8 <Reset_Handler+0x24>
  4009e4:	e00f      	b.n	400a06 <Reset_Handler+0x52>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  4009e6:	4b14      	ldr	r3, [pc, #80]	; (400a38 <Reset_Handler+0x84>)
  4009e8:	4a14      	ldr	r2, [pc, #80]	; (400a3c <Reset_Handler+0x88>)
  4009ea:	429a      	cmp	r2, r3
  4009ec:	d20b      	bcs.n	400a06 <Reset_Handler+0x52>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4009ee:	4b14      	ldr	r3, [pc, #80]	; (400a40 <Reset_Handler+0x8c>)
  4009f0:	4a11      	ldr	r2, [pc, #68]	; (400a38 <Reset_Handler+0x84>)
  4009f2:	1a9a      	subs	r2, r3, r2
  4009f4:	4813      	ldr	r0, [pc, #76]	; (400a44 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4009f6:	1881      	adds	r1, r0, r2
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  4009f8:	b12a      	cbz	r2, 400a06 <Reset_Handler+0x52>
			*pDest-- = *pSrc--;
  4009fa:	f851 2904 	ldr.w	r2, [r1], #-4
  4009fe:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400a02:	4281      	cmp	r1, r0
  400a04:	d1f9      	bne.n	4009fa <Reset_Handler+0x46>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400a06:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400a08:	4b0f      	ldr	r3, [pc, #60]	; (400a48 <Reset_Handler+0x94>)
  400a0a:	4a10      	ldr	r2, [pc, #64]	; (400a4c <Reset_Handler+0x98>)
  400a0c:	429a      	cmp	r2, r3
  400a0e:	d20b      	bcs.n	400a28 <Reset_Handler+0x74>
  400a10:	1d13      	adds	r3, r2, #4
  400a12:	4a0f      	ldr	r2, [pc, #60]	; (400a50 <Reset_Handler+0x9c>)
  400a14:	1ad2      	subs	r2, r2, r3
  400a16:	f022 0203 	bic.w	r2, r2, #3
  400a1a:	441a      	add	r2, r3
  400a1c:	3b04      	subs	r3, #4
		*pDest++ = 0;
  400a1e:	2100      	movs	r1, #0
  400a20:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400a24:	4293      	cmp	r3, r2
  400a26:	d1fb      	bne.n	400a20 <Reset_Handler+0x6c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  400a28:	4b0a      	ldr	r3, [pc, #40]	; (400a54 <Reset_Handler+0xa0>)
  400a2a:	4a0b      	ldr	r2, [pc, #44]	; (400a58 <Reset_Handler+0xa4>)
  400a2c:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  400a2e:	4b0b      	ldr	r3, [pc, #44]	; (400a5c <Reset_Handler+0xa8>)
  400a30:	4798      	blx	r3

	/* Branch to main function */
	main();
  400a32:	4b0b      	ldr	r3, [pc, #44]	; (400a60 <Reset_Handler+0xac>)
  400a34:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  400a36:	e7fe      	b.n	400a36 <Reset_Handler+0x82>
  400a38:	20000000 	.word	0x20000000
  400a3c:	0040425c 	.word	0x0040425c
  400a40:	2000086c 	.word	0x2000086c
  400a44:	00404258 	.word	0x00404258
  400a48:	20000950 	.word	0x20000950
  400a4c:	2000086c 	.word	0x2000086c
  400a50:	20000953 	.word	0x20000953
  400a54:	e000ed00 	.word	0xe000ed00
  400a58:	00400000 	.word	0x00400000
  400a5c:	00401095 	.word	0x00401095
  400a60:	00400e3d 	.word	0x00400e3d

00400a64 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400a64:	4b3d      	ldr	r3, [pc, #244]	; (400b5c <SystemCoreClockUpdate+0xf8>)
  400a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a68:	f003 0303 	and.w	r3, r3, #3
  400a6c:	2b03      	cmp	r3, #3
  400a6e:	d85d      	bhi.n	400b2c <SystemCoreClockUpdate+0xc8>
  400a70:	e8df f003 	tbb	[pc, r3]
  400a74:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400a78:	4b39      	ldr	r3, [pc, #228]	; (400b60 <SystemCoreClockUpdate+0xfc>)
  400a7a:	695b      	ldr	r3, [r3, #20]
  400a7c:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400a80:	bf14      	ite	ne
  400a82:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400a86:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400a8a:	4b36      	ldr	r3, [pc, #216]	; (400b64 <SystemCoreClockUpdate+0x100>)
  400a8c:	601a      	str	r2, [r3, #0]
  400a8e:	e04d      	b.n	400b2c <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400a90:	4b32      	ldr	r3, [pc, #200]	; (400b5c <SystemCoreClockUpdate+0xf8>)
  400a92:	6a1b      	ldr	r3, [r3, #32]
  400a94:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400a98:	d003      	beq.n	400aa2 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400a9a:	4a33      	ldr	r2, [pc, #204]	; (400b68 <SystemCoreClockUpdate+0x104>)
  400a9c:	4b31      	ldr	r3, [pc, #196]	; (400b64 <SystemCoreClockUpdate+0x100>)
  400a9e:	601a      	str	r2, [r3, #0]
  400aa0:	e044      	b.n	400b2c <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400aa2:	4a32      	ldr	r2, [pc, #200]	; (400b6c <SystemCoreClockUpdate+0x108>)
  400aa4:	4b2f      	ldr	r3, [pc, #188]	; (400b64 <SystemCoreClockUpdate+0x100>)
  400aa6:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400aa8:	4b2c      	ldr	r3, [pc, #176]	; (400b5c <SystemCoreClockUpdate+0xf8>)
  400aaa:	6a1b      	ldr	r3, [r3, #32]
  400aac:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ab0:	2b10      	cmp	r3, #16
  400ab2:	d002      	beq.n	400aba <SystemCoreClockUpdate+0x56>
  400ab4:	2b20      	cmp	r3, #32
  400ab6:	d004      	beq.n	400ac2 <SystemCoreClockUpdate+0x5e>
  400ab8:	e038      	b.n	400b2c <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400aba:	4a2d      	ldr	r2, [pc, #180]	; (400b70 <SystemCoreClockUpdate+0x10c>)
  400abc:	4b29      	ldr	r3, [pc, #164]	; (400b64 <SystemCoreClockUpdate+0x100>)
  400abe:	601a      	str	r2, [r3, #0]
			break;
  400ac0:	e034      	b.n	400b2c <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400ac2:	4a29      	ldr	r2, [pc, #164]	; (400b68 <SystemCoreClockUpdate+0x104>)
  400ac4:	4b27      	ldr	r3, [pc, #156]	; (400b64 <SystemCoreClockUpdate+0x100>)
  400ac6:	601a      	str	r2, [r3, #0]
			break;
  400ac8:	e030      	b.n	400b2c <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400aca:	4b24      	ldr	r3, [pc, #144]	; (400b5c <SystemCoreClockUpdate+0xf8>)
  400acc:	6a1b      	ldr	r3, [r3, #32]
  400ace:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400ad2:	d003      	beq.n	400adc <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400ad4:	4a24      	ldr	r2, [pc, #144]	; (400b68 <SystemCoreClockUpdate+0x104>)
  400ad6:	4b23      	ldr	r3, [pc, #140]	; (400b64 <SystemCoreClockUpdate+0x100>)
  400ad8:	601a      	str	r2, [r3, #0]
  400ada:	e012      	b.n	400b02 <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400adc:	4a23      	ldr	r2, [pc, #140]	; (400b6c <SystemCoreClockUpdate+0x108>)
  400ade:	4b21      	ldr	r3, [pc, #132]	; (400b64 <SystemCoreClockUpdate+0x100>)
  400ae0:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400ae2:	4b1e      	ldr	r3, [pc, #120]	; (400b5c <SystemCoreClockUpdate+0xf8>)
  400ae4:	6a1b      	ldr	r3, [r3, #32]
  400ae6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400aea:	2b10      	cmp	r3, #16
  400aec:	d002      	beq.n	400af4 <SystemCoreClockUpdate+0x90>
  400aee:	2b20      	cmp	r3, #32
  400af0:	d004      	beq.n	400afc <SystemCoreClockUpdate+0x98>
  400af2:	e006      	b.n	400b02 <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400af4:	4a1e      	ldr	r2, [pc, #120]	; (400b70 <SystemCoreClockUpdate+0x10c>)
  400af6:	4b1b      	ldr	r3, [pc, #108]	; (400b64 <SystemCoreClockUpdate+0x100>)
  400af8:	601a      	str	r2, [r3, #0]
					break;
  400afa:	e002      	b.n	400b02 <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400afc:	4a1a      	ldr	r2, [pc, #104]	; (400b68 <SystemCoreClockUpdate+0x104>)
  400afe:	4b19      	ldr	r3, [pc, #100]	; (400b64 <SystemCoreClockUpdate+0x100>)
  400b00:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400b02:	4b16      	ldr	r3, [pc, #88]	; (400b5c <SystemCoreClockUpdate+0xf8>)
  400b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b06:	f003 0303 	and.w	r3, r3, #3
  400b0a:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400b0c:	4a13      	ldr	r2, [pc, #76]	; (400b5c <SystemCoreClockUpdate+0xf8>)
  400b0e:	bf07      	ittee	eq
  400b10:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400b12:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400b14:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400b16:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400b18:	4812      	ldr	r0, [pc, #72]	; (400b64 <SystemCoreClockUpdate+0x100>)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400b1a:	f3c3 410a 	ubfx	r1, r3, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400b1e:	6803      	ldr	r3, [r0, #0]
  400b20:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
  400b24:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400b26:	fbb3 f3f2 	udiv	r3, r3, r2
  400b2a:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400b2c:	4b0b      	ldr	r3, [pc, #44]	; (400b5c <SystemCoreClockUpdate+0xf8>)
  400b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b30:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b34:	2b70      	cmp	r3, #112	; 0x70
  400b36:	d107      	bne.n	400b48 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  400b38:	4a0a      	ldr	r2, [pc, #40]	; (400b64 <SystemCoreClockUpdate+0x100>)
  400b3a:	6813      	ldr	r3, [r2, #0]
  400b3c:	490d      	ldr	r1, [pc, #52]	; (400b74 <SystemCoreClockUpdate+0x110>)
  400b3e:	fba1 1303 	umull	r1, r3, r1, r3
  400b42:	085b      	lsrs	r3, r3, #1
  400b44:	6013      	str	r3, [r2, #0]
  400b46:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400b48:	4b04      	ldr	r3, [pc, #16]	; (400b5c <SystemCoreClockUpdate+0xf8>)
  400b4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400b4c:	4905      	ldr	r1, [pc, #20]	; (400b64 <SystemCoreClockUpdate+0x100>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400b4e:	f3c2 1202 	ubfx	r2, r2, #4, #3
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400b52:	680b      	ldr	r3, [r1, #0]
  400b54:	40d3      	lsrs	r3, r2
  400b56:	600b      	str	r3, [r1, #0]
  400b58:	4770      	bx	lr
  400b5a:	bf00      	nop
  400b5c:	400e0400 	.word	0x400e0400
  400b60:	400e1410 	.word	0x400e1410
  400b64:	20000000 	.word	0x20000000
  400b68:	00b71b00 	.word	0x00b71b00
  400b6c:	003d0900 	.word	0x003d0900
  400b70:	007a1200 	.word	0x007a1200
  400b74:	aaaaaaab 	.word	0xaaaaaaab

00400b78 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400b78:	4b1a      	ldr	r3, [pc, #104]	; (400be4 <system_init_flash+0x6c>)
  400b7a:	4298      	cmp	r0, r3
  400b7c:	d807      	bhi.n	400b8e <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400b7e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400b82:	4a19      	ldr	r2, [pc, #100]	; (400be8 <system_init_flash+0x70>)
  400b84:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400b86:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400b8a:	6013      	str	r3, [r2, #0]
  400b8c:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400b8e:	4b17      	ldr	r3, [pc, #92]	; (400bec <system_init_flash+0x74>)
  400b90:	4298      	cmp	r0, r3
  400b92:	d806      	bhi.n	400ba2 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400b94:	4b16      	ldr	r3, [pc, #88]	; (400bf0 <system_init_flash+0x78>)
  400b96:	4a14      	ldr	r2, [pc, #80]	; (400be8 <system_init_flash+0x70>)
  400b98:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400b9a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400b9e:	6013      	str	r3, [r2, #0]
  400ba0:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400ba2:	4b14      	ldr	r3, [pc, #80]	; (400bf4 <system_init_flash+0x7c>)
  400ba4:	4298      	cmp	r0, r3
  400ba6:	d806      	bhi.n	400bb6 <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400ba8:	4b13      	ldr	r3, [pc, #76]	; (400bf8 <system_init_flash+0x80>)
  400baa:	4a0f      	ldr	r2, [pc, #60]	; (400be8 <system_init_flash+0x70>)
  400bac:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400bae:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400bb2:	6013      	str	r3, [r2, #0]
  400bb4:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400bb6:	4b11      	ldr	r3, [pc, #68]	; (400bfc <system_init_flash+0x84>)
  400bb8:	4298      	cmp	r0, r3
  400bba:	d806      	bhi.n	400bca <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400bbc:	4b10      	ldr	r3, [pc, #64]	; (400c00 <system_init_flash+0x88>)
  400bbe:	4a0a      	ldr	r2, [pc, #40]	; (400be8 <system_init_flash+0x70>)
  400bc0:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400bc2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400bc6:	6013      	str	r3, [r2, #0]
  400bc8:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400bca:	4b0e      	ldr	r3, [pc, #56]	; (400c04 <system_init_flash+0x8c>)
  400bcc:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400bce:	bf94      	ite	ls
  400bd0:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400bd4:	4b0c      	ldrhi	r3, [pc, #48]	; (400c08 <system_init_flash+0x90>)
  400bd6:	4a04      	ldr	r2, [pc, #16]	; (400be8 <system_init_flash+0x70>)
  400bd8:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400bda:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400bde:	6013      	str	r3, [r2, #0]
  400be0:	4770      	bx	lr
  400be2:	bf00      	nop
  400be4:	01312cff 	.word	0x01312cff
  400be8:	400e0a00 	.word	0x400e0a00
  400bec:	026259ff 	.word	0x026259ff
  400bf0:	04000100 	.word	0x04000100
  400bf4:	039386ff 	.word	0x039386ff
  400bf8:	04000200 	.word	0x04000200
  400bfc:	04c4b3ff 	.word	0x04c4b3ff
  400c00:	04000300 	.word	0x04000300
  400c04:	05f5e0ff 	.word	0x05f5e0ff
  400c08:	04000500 	.word	0x04000500

00400c0c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400c0c:	4b09      	ldr	r3, [pc, #36]	; (400c34 <_sbrk+0x28>)
  400c0e:	681b      	ldr	r3, [r3, #0]
  400c10:	b913      	cbnz	r3, 400c18 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400c12:	4a09      	ldr	r2, [pc, #36]	; (400c38 <_sbrk+0x2c>)
  400c14:	4b07      	ldr	r3, [pc, #28]	; (400c34 <_sbrk+0x28>)
  400c16:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400c18:	4b06      	ldr	r3, [pc, #24]	; (400c34 <_sbrk+0x28>)
  400c1a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400c1c:	181a      	adds	r2, r3, r0
  400c1e:	4907      	ldr	r1, [pc, #28]	; (400c3c <_sbrk+0x30>)
  400c20:	4291      	cmp	r1, r2
  400c22:	db04      	blt.n	400c2e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400c24:	4610      	mov	r0, r2
  400c26:	4a03      	ldr	r2, [pc, #12]	; (400c34 <_sbrk+0x28>)
  400c28:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400c2a:	4618      	mov	r0, r3
  400c2c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400c2e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400c32:	4770      	bx	lr
  400c34:	20000900 	.word	0x20000900
  400c38:	20003950 	.word	0x20003950
  400c3c:	20027ffc 	.word	0x20027ffc

00400c40 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400c40:	f04f 30ff 	mov.w	r0, #4294967295
  400c44:	4770      	bx	lr
  400c46:	bf00      	nop

00400c48 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400c48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400c4c:	604b      	str	r3, [r1, #4]

	return 0;
}
  400c4e:	2000      	movs	r0, #0
  400c50:	4770      	bx	lr
  400c52:	bf00      	nop

00400c54 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400c54:	2001      	movs	r0, #1
  400c56:	4770      	bx	lr

00400c58 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400c58:	2000      	movs	r0, #0
  400c5a:	4770      	bx	lr

00400c5c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
  400c5e:	b083      	sub	sp, #12
  400c60:	4605      	mov	r5, r0
  400c62:	460c      	mov	r4, r1
	uint32_t val = 0;
  400c64:	2300      	movs	r3, #0
  400c66:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400c68:	4b18      	ldr	r3, [pc, #96]	; (400ccc <usart_serial_getchar+0x70>)
  400c6a:	4298      	cmp	r0, r3
  400c6c:	d107      	bne.n	400c7e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400c6e:	461f      	mov	r7, r3
  400c70:	4e17      	ldr	r6, [pc, #92]	; (400cd0 <usart_serial_getchar+0x74>)
  400c72:	4638      	mov	r0, r7
  400c74:	4621      	mov	r1, r4
  400c76:	47b0      	blx	r6
  400c78:	2800      	cmp	r0, #0
  400c7a:	d1fa      	bne.n	400c72 <usart_serial_getchar+0x16>
  400c7c:	e017      	b.n	400cae <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400c7e:	4b15      	ldr	r3, [pc, #84]	; (400cd4 <usart_serial_getchar+0x78>)
  400c80:	4298      	cmp	r0, r3
  400c82:	d107      	bne.n	400c94 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400c84:	461e      	mov	r6, r3
  400c86:	4d12      	ldr	r5, [pc, #72]	; (400cd0 <usart_serial_getchar+0x74>)
  400c88:	4630      	mov	r0, r6
  400c8a:	4621      	mov	r1, r4
  400c8c:	47a8      	blx	r5
  400c8e:	2800      	cmp	r0, #0
  400c90:	d1fa      	bne.n	400c88 <usart_serial_getchar+0x2c>
  400c92:	e018      	b.n	400cc6 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400c94:	4b10      	ldr	r3, [pc, #64]	; (400cd8 <usart_serial_getchar+0x7c>)
  400c96:	4298      	cmp	r0, r3
  400c98:	d109      	bne.n	400cae <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  400c9a:	461e      	mov	r6, r3
  400c9c:	4d0f      	ldr	r5, [pc, #60]	; (400cdc <usart_serial_getchar+0x80>)
  400c9e:	4630      	mov	r0, r6
  400ca0:	a901      	add	r1, sp, #4
  400ca2:	47a8      	blx	r5
  400ca4:	2800      	cmp	r0, #0
  400ca6:	d1fa      	bne.n	400c9e <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  400ca8:	9b01      	ldr	r3, [sp, #4]
  400caa:	7023      	strb	r3, [r4, #0]
  400cac:	e00b      	b.n	400cc6 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400cae:	4b0c      	ldr	r3, [pc, #48]	; (400ce0 <usart_serial_getchar+0x84>)
  400cb0:	429d      	cmp	r5, r3
  400cb2:	d108      	bne.n	400cc6 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400cb4:	461e      	mov	r6, r3
  400cb6:	4d09      	ldr	r5, [pc, #36]	; (400cdc <usart_serial_getchar+0x80>)
  400cb8:	4630      	mov	r0, r6
  400cba:	a901      	add	r1, sp, #4
  400cbc:	47a8      	blx	r5
  400cbe:	2800      	cmp	r0, #0
  400cc0:	d1fa      	bne.n	400cb8 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400cc2:	9b01      	ldr	r3, [sp, #4]
  400cc4:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400cc6:	b003      	add	sp, #12
  400cc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400cca:	bf00      	nop
  400ccc:	400e0600 	.word	0x400e0600
  400cd0:	00400971 	.word	0x00400971
  400cd4:	400e0800 	.word	0x400e0800
  400cd8:	40024000 	.word	0x40024000
  400cdc:	00400999 	.word	0x00400999
  400ce0:	40028000 	.word	0x40028000

00400ce4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400ce4:	b570      	push	{r4, r5, r6, lr}
  400ce6:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400ce8:	4b18      	ldr	r3, [pc, #96]	; (400d4c <usart_serial_putchar+0x68>)
  400cea:	4298      	cmp	r0, r3
  400cec:	d108      	bne.n	400d00 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400cee:	461e      	mov	r6, r3
  400cf0:	4d17      	ldr	r5, [pc, #92]	; (400d50 <usart_serial_putchar+0x6c>)
  400cf2:	4630      	mov	r0, r6
  400cf4:	4621      	mov	r1, r4
  400cf6:	47a8      	blx	r5
  400cf8:	2800      	cmp	r0, #0
  400cfa:	d1fa      	bne.n	400cf2 <usart_serial_putchar+0xe>
		return 1;
  400cfc:	2001      	movs	r0, #1
  400cfe:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400d00:	4b14      	ldr	r3, [pc, #80]	; (400d54 <usart_serial_putchar+0x70>)
  400d02:	4298      	cmp	r0, r3
  400d04:	d108      	bne.n	400d18 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  400d06:	461e      	mov	r6, r3
  400d08:	4d11      	ldr	r5, [pc, #68]	; (400d50 <usart_serial_putchar+0x6c>)
  400d0a:	4630      	mov	r0, r6
  400d0c:	4621      	mov	r1, r4
  400d0e:	47a8      	blx	r5
  400d10:	2800      	cmp	r0, #0
  400d12:	d1fa      	bne.n	400d0a <usart_serial_putchar+0x26>
		return 1;
  400d14:	2001      	movs	r0, #1
  400d16:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400d18:	4b0f      	ldr	r3, [pc, #60]	; (400d58 <usart_serial_putchar+0x74>)
  400d1a:	4298      	cmp	r0, r3
  400d1c:	d108      	bne.n	400d30 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  400d1e:	461e      	mov	r6, r3
  400d20:	4d0e      	ldr	r5, [pc, #56]	; (400d5c <usart_serial_putchar+0x78>)
  400d22:	4630      	mov	r0, r6
  400d24:	4621      	mov	r1, r4
  400d26:	47a8      	blx	r5
  400d28:	2800      	cmp	r0, #0
  400d2a:	d1fa      	bne.n	400d22 <usart_serial_putchar+0x3e>
		return 1;
  400d2c:	2001      	movs	r0, #1
  400d2e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400d30:	4b0b      	ldr	r3, [pc, #44]	; (400d60 <usart_serial_putchar+0x7c>)
  400d32:	4298      	cmp	r0, r3
  400d34:	d108      	bne.n	400d48 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  400d36:	461e      	mov	r6, r3
  400d38:	4d08      	ldr	r5, [pc, #32]	; (400d5c <usart_serial_putchar+0x78>)
  400d3a:	4630      	mov	r0, r6
  400d3c:	4621      	mov	r1, r4
  400d3e:	47a8      	blx	r5
  400d40:	2800      	cmp	r0, #0
  400d42:	d1fa      	bne.n	400d3a <usart_serial_putchar+0x56>
		return 1;
  400d44:	2001      	movs	r0, #1
  400d46:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400d48:	2000      	movs	r0, #0
}
  400d4a:	bd70      	pop	{r4, r5, r6, pc}
  400d4c:	400e0600 	.word	0x400e0600
  400d50:	00400961 	.word	0x00400961
  400d54:	400e0800 	.word	0x400e0800
  400d58:	40024000 	.word	0x40024000
  400d5c:	00400985 	.word	0x00400985
  400d60:	40028000 	.word	0x40028000

00400d64 <Button2_Handler>:
 *  Handle process led2 status change.
 */
// [main_button2_handler] 
static void Button2_Handler(uint32_t id, uint32_t mask)
{
	if (PIN_PUSHBUTTON_2_ID == id && PIN_PUSHBUTTON_2_MASK == mask) {
  400d64:	280d      	cmp	r0, #13
  400d66:	d11e      	bne.n	400da6 <Button2_Handler+0x42>
  400d68:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
  400d6c:	d11b      	bne.n	400da6 <Button2_Handler+0x42>
 *
 *  Handle process led2 status change.
 */
// [main_button2_handler] 
static void Button2_Handler(uint32_t id, uint32_t mask)
{
  400d6e:	b508      	push	{r3, lr}
	}
// [main_button1_evnt_process]
#ifdef LED1_GPIO 
	else {
// [main_button2_evnt_process]
		g_b_led1_active = !g_b_led1_active;
  400d70:	4b0d      	ldr	r3, [pc, #52]	; (400da8 <Button2_Handler+0x44>)
  400d72:	781a      	ldrb	r2, [r3, #0]
  400d74:	f082 0201 	eor.w	r2, r2, #1
  400d78:	701a      	strb	r2, [r3, #0]

		/* Enable LED#2 and TC if they were enabled */
		if (g_b_led1_active) {
  400d7a:	781b      	ldrb	r3, [r3, #0]
  400d7c:	f013 0fff 	tst.w	r3, #255	; 0xff
  400d80:	d008      	beq.n	400d94 <Button2_Handler+0x30>
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400d82:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400d86:	4b09      	ldr	r3, [pc, #36]	; (400dac <Button2_Handler+0x48>)
  400d88:	635a      	str	r2, [r3, #52]	; 0x34
			ioport_set_pin_level(LED1_GPIO, IOPORT_PIN_LEVEL_LOW);
			tc_start(TC0, 0);
  400d8a:	4809      	ldr	r0, [pc, #36]	; (400db0 <Button2_Handler+0x4c>)
  400d8c:	2100      	movs	r1, #0
  400d8e:	4b09      	ldr	r3, [pc, #36]	; (400db4 <Button2_Handler+0x50>)
  400d90:	4798      	blx	r3
  400d92:	bd08      	pop	{r3, pc}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400d94:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400d98:	4b04      	ldr	r3, [pc, #16]	; (400dac <Button2_Handler+0x48>)
  400d9a:	631a      	str	r2, [r3, #48]	; 0x30
		}
		/* Disable LED#2 and TC if they were disabled */
		else {
			ioport_set_pin_level(LED1_GPIO, IOPORT_PIN_LEVEL_HIGH);
			tc_stop(TC0, 0);
  400d9c:	4804      	ldr	r0, [pc, #16]	; (400db0 <Button2_Handler+0x4c>)
  400d9e:	2100      	movs	r1, #0
  400da0:	4b05      	ldr	r3, [pc, #20]	; (400db8 <Button2_Handler+0x54>)
  400da2:	4798      	blx	r3
  400da4:	bd08      	pop	{r3, pc}
  400da6:	4770      	bx	lr
  400da8:	20000005 	.word	0x20000005
  400dac:	400e0e00 	.word	0x400e0e00
  400db0:	40010000 	.word	0x40010000
  400db4:	0040088d 	.word	0x0040088d
  400db8:	00400895 	.word	0x00400895

00400dbc <Button1_Handler>:
 *  Handle process led1 status change.
 */
// [main_button1_handler]
static void Button1_Handler(uint32_t id, uint32_t mask)
{
	if (PIN_PUSHBUTTON_1_ID == id && PIN_PUSHBUTTON_1_MASK == mask) {
  400dbc:	280c      	cmp	r0, #12
  400dbe:	d10e      	bne.n	400dde <Button1_Handler+0x22>
  400dc0:	2908      	cmp	r1, #8
  400dc2:	d10c      	bne.n	400dde <Button1_Handler+0x22>
 */
static void ProcessButtonEvt(uint8_t uc_button)
{
// [main_button1_evnt_process]
	if (uc_button == 0) {
		g_b_led0_active = !g_b_led0_active;
  400dc4:	4b06      	ldr	r3, [pc, #24]	; (400de0 <Button1_Handler+0x24>)
  400dc6:	781a      	ldrb	r2, [r3, #0]
  400dc8:	f082 0201 	eor.w	r2, r2, #1
  400dcc:	701a      	strb	r2, [r3, #0]
		if (!g_b_led0_active) {
  400dce:	781b      	ldrb	r3, [r3, #0]
  400dd0:	f013 0fff 	tst.w	r3, #255	; 0xff
  400dd4:	d103      	bne.n	400dde <Button1_Handler+0x22>
  400dd6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400dda:	4b02      	ldr	r3, [pc, #8]	; (400de4 <Button1_Handler+0x28>)
  400ddc:	631a      	str	r2, [r3, #48]	; 0x30
  400dde:	4770      	bx	lr
  400de0:	20000004 	.word	0x20000004
  400de4:	400e0e00 	.word	0x400e0e00

00400de8 <SysTick_Handler>:
 *  Increments the g_ul_ms_ticks counter.
 */
// [main_systick_handler]
void SysTick_Handler(void)
{
	g_ul_ms_ticks++;
  400de8:	4a02      	ldr	r2, [pc, #8]	; (400df4 <SysTick_Handler+0xc>)
  400dea:	6813      	ldr	r3, [r2, #0]
  400dec:	3301      	adds	r3, #1
  400dee:	6013      	str	r3, [r2, #0]
  400df0:	4770      	bx	lr
  400df2:	bf00      	nop
  400df4:	20000904 	.word	0x20000904

00400df8 <TC0_Handler>:
 *  Interrupt handler for TC0 interrupt. Toggles the state of LED\#2.
 */
// [main_tc0_handler]
#ifndef BOARD_NO_LED_1
void TC0_Handler(void)
{
  400df8:	b500      	push	{lr}
  400dfa:	b083      	sub	sp, #12
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt */
	ul_dummy = tc_get_status(TC0, 0);
  400dfc:	480a      	ldr	r0, [pc, #40]	; (400e28 <TC0_Handler+0x30>)
  400dfe:	2100      	movs	r1, #0
  400e00:	4b0a      	ldr	r3, [pc, #40]	; (400e2c <TC0_Handler+0x34>)
  400e02:	4798      	blx	r3
  400e04:	9001      	str	r0, [sp, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  400e06:	9b01      	ldr	r3, [sp, #4]
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  400e08:	4b09      	ldr	r3, [pc, #36]	; (400e30 <TC0_Handler+0x38>)
  400e0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  400e0c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
		port->PIO_CODR = mask;
  400e10:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400e14:	4b06      	ldr	r3, [pc, #24]	; (400e30 <TC0_Handler+0x38>)
  400e16:	bf14      	ite	ne
  400e18:	635a      	strne	r2, [r3, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
  400e1a:	631a      	streq	r2, [r3, #48]	; 0x30
#ifdef LED1_GPIO
	/** Toggle LED state. */
	ioport_toggle_pin_level(LED1_GPIO);
#endif

	printf("2 ");
  400e1c:	4805      	ldr	r0, [pc, #20]	; (400e34 <TC0_Handler+0x3c>)
  400e1e:	4b06      	ldr	r3, [pc, #24]	; (400e38 <TC0_Handler+0x40>)
  400e20:	4798      	blx	r3
}
  400e22:	b003      	add	sp, #12
  400e24:	f85d fb04 	ldr.w	pc, [sp], #4
  400e28:	40010000 	.word	0x40010000
  400e2c:	004008ad 	.word	0x004008ad
  400e30:	400e0e00 	.word	0x400e0e00
  400e34:	004040bc 	.word	0x004040bc
  400e38:	004010e5 	.word	0x004010e5

00400e3c <main>:
 *
 *  \return Unused (ANSI-C compatibility).
 */
// [main]
int main(void)
{
  400e3c:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  400e40:	b087      	sub	sp, #28
//! [main_step_sys_init]
	/* Initialize the SAM system */
	sysclk_init();
  400e42:	4b66      	ldr	r3, [pc, #408]	; (400fdc <main+0x1a0>)
  400e44:	4798      	blx	r3
	board_init();
  400e46:	4b66      	ldr	r3, [pc, #408]	; (400fe0 <main+0x1a4>)
  400e48:	4798      	blx	r3
  400e4a:	2008      	movs	r0, #8
  400e4c:	4e65      	ldr	r6, [pc, #404]	; (400fe4 <main+0x1a8>)
  400e4e:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400e50:	4d65      	ldr	r5, [pc, #404]	; (400fe8 <main+0x1ac>)
  400e52:	4b66      	ldr	r3, [pc, #408]	; (400fec <main+0x1b0>)
  400e54:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400e56:	4a66      	ldr	r2, [pc, #408]	; (400ff0 <main+0x1b4>)
  400e58:	4b66      	ldr	r3, [pc, #408]	; (400ff4 <main+0x1b8>)
  400e5a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400e5c:	4a66      	ldr	r2, [pc, #408]	; (400ff8 <main+0x1bc>)
  400e5e:	4b67      	ldr	r3, [pc, #412]	; (400ffc <main+0x1c0>)
  400e60:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400e62:	4c67      	ldr	r4, [pc, #412]	; (401000 <main+0x1c4>)
  400e64:	9403      	str	r4, [sp, #12]
	uart_settings.ul_baudrate = opt->baudrate;
  400e66:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400e6a:	9304      	str	r3, [sp, #16]
	uart_settings.ul_mode = opt->paritytype;
  400e6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400e70:	9305      	str	r3, [sp, #20]
  400e72:	2008      	movs	r0, #8
  400e74:	47b0      	blx	r6
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400e76:	4628      	mov	r0, r5
  400e78:	a903      	add	r1, sp, #12
  400e7a:	4b62      	ldr	r3, [pc, #392]	; (401004 <main+0x1c8>)
  400e7c:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400e7e:	4f62      	ldr	r7, [pc, #392]	; (401008 <main+0x1cc>)
  400e80:	683b      	ldr	r3, [r7, #0]
  400e82:	6898      	ldr	r0, [r3, #8]
  400e84:	2100      	movs	r1, #0
  400e86:	4d61      	ldr	r5, [pc, #388]	; (40100c <main+0x1d0>)
  400e88:	47a8      	blx	r5
	setbuf(stdin, NULL);
  400e8a:	683b      	ldr	r3, [r7, #0]
  400e8c:	6858      	ldr	r0, [r3, #4]
  400e8e:	2100      	movs	r1, #0
  400e90:	47a8      	blx	r5
	/* Initialize the console uart */
	configure_console();
//! [main_step_console_init]

	/* Output example information */
	puts(STRING_HEADER);
  400e92:	485f      	ldr	r0, [pc, #380]	; (401010 <main+0x1d4>)
  400e94:	4f5f      	ldr	r7, [pc, #380]	; (401014 <main+0x1d8>)
  400e96:	47b8      	blx	r7

	/* Configure systick for 1 ms */
	puts("Configure system tick to get 1ms tick period.\r");
  400e98:	485f      	ldr	r0, [pc, #380]	; (401018 <main+0x1dc>)
  400e9a:	47b8      	blx	r7
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  400e9c:	4b5f      	ldr	r3, [pc, #380]	; (40101c <main+0x1e0>)
  400e9e:	4a60      	ldr	r2, [pc, #384]	; (401020 <main+0x1e4>)
  400ea0:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400ea2:	21f0      	movs	r1, #240	; 0xf0
  400ea4:	4a5f      	ldr	r2, [pc, #380]	; (401024 <main+0x1e8>)
  400ea6:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  400eaa:	2500      	movs	r5, #0
  400eac:	609d      	str	r5, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  400eae:	2207      	movs	r2, #7
  400eb0:	601a      	str	r2, [r3, #0]
		while (1);
	}
//! [main_step_systick_init]

#ifndef BOARD_NO_LED_1
	puts("Configure TC.\r");
  400eb2:	485d      	ldr	r0, [pc, #372]	; (401028 <main+0x1ec>)
  400eb4:	47b8      	blx	r7
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	/* Configure PMC */
	pmc_enable_periph_clk(ID_TC0);
  400eb6:	2017      	movs	r0, #23
  400eb8:	47b0      	blx	r6
	pmc_switch_pck_to_sclk(PMC_PCK_3, PMC_PCK_PRES_CLK_1);
	pmc_enable_pck(PMC_PCK_3);
#endif

	/** Configure TC for a 4Hz frequency and trigger on RC compare. */
	tc_find_mck_divisor(4, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  400eba:	9400      	str	r4, [sp, #0]
  400ebc:	2004      	movs	r0, #4
  400ebe:	4621      	mov	r1, r4
  400ec0:	aa02      	add	r2, sp, #8
  400ec2:	ab03      	add	r3, sp, #12
  400ec4:	4e59      	ldr	r6, [pc, #356]	; (40102c <main+0x1f0>)
  400ec6:	47b0      	blx	r6
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  400ec8:	4e59      	ldr	r6, [pc, #356]	; (401030 <main+0x1f4>)
  400eca:	4630      	mov	r0, r6
  400ecc:	4629      	mov	r1, r5
  400ece:	9a03      	ldr	r2, [sp, #12]
  400ed0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  400ed4:	4b57      	ldr	r3, [pc, #348]	; (401034 <main+0x1f8>)
  400ed6:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / 4);
  400ed8:	9a02      	ldr	r2, [sp, #8]
  400eda:	fbb4 f2f2 	udiv	r2, r4, r2
  400ede:	4630      	mov	r0, r6
  400ee0:	4629      	mov	r1, r5
  400ee2:	0892      	lsrs	r2, r2, #2
  400ee4:	4b54      	ldr	r3, [pc, #336]	; (401038 <main+0x1fc>)
  400ee6:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400ee8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400eec:	4b53      	ldr	r3, [pc, #332]	; (40103c <main+0x200>)
  400eee:	601a      	str	r2, [r3, #0]

	/* Configure and enable interrupt on RC compare */
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  400ef0:	4630      	mov	r0, r6
  400ef2:	4629      	mov	r1, r5
  400ef4:	2210      	movs	r2, #16
  400ef6:	4b52      	ldr	r3, [pc, #328]	; (401040 <main+0x204>)
  400ef8:	4798      	blx	r3

#ifdef LED1_GPIO
	/** Start the counter if LED1 is enabled. */
	if (g_b_led1_active) {
  400efa:	4b52      	ldr	r3, [pc, #328]	; (401044 <main+0x208>)
  400efc:	781b      	ldrb	r3, [r3, #0]
  400efe:	f013 0fff 	tst.w	r3, #255	; 0xff
  400f02:	d003      	beq.n	400f0c <main+0xd0>
		tc_start(TC0, 0);
  400f04:	4630      	mov	r0, r6
  400f06:	4629      	mov	r1, r5
  400f08:	4b4f      	ldr	r3, [pc, #316]	; (401048 <main+0x20c>)
  400f0a:	4798      	blx	r3
//! [main_step_tc_init]
	configure_tc();
//! [main_step_tc_init]
#endif

	puts("Configure buttons with debouncing.\r");
  400f0c:	484f      	ldr	r0, [pc, #316]	; (40104c <main+0x210>)
  400f0e:	4b41      	ldr	r3, [pc, #260]	; (401014 <main+0x1d8>)
  400f10:	4798      	blx	r3
 */
static void configure_buttons(void)
{
// [main_button1_configure]
	/* Configure Pushbutton 1 */
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  400f12:	200c      	movs	r0, #12
  400f14:	f8df b0cc 	ldr.w	fp, [pc, #204]	; 400fe4 <main+0x1a8>
  400f18:	47d8      	blx	fp
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  400f1a:	4d4d      	ldr	r5, [pc, #308]	; (401050 <main+0x214>)
  400f1c:	4628      	mov	r0, r5
  400f1e:	2108      	movs	r1, #8
  400f20:	220a      	movs	r2, #10
  400f22:	f8df a168 	ldr.w	sl, [pc, #360]	; 40108c <main+0x250>
  400f26:	47d0      	blx	sl
	/* Interrupt on rising edge  */
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,
  400f28:	4b4a      	ldr	r3, [pc, #296]	; (401054 <main+0x218>)
  400f2a:	9300      	str	r3, [sp, #0]
  400f2c:	4628      	mov	r0, r5
  400f2e:	210c      	movs	r1, #12
  400f30:	2208      	movs	r2, #8
  400f32:	2379      	movs	r3, #121	; 0x79
  400f34:	f8df 9158 	ldr.w	r9, [pc, #344]	; 401090 <main+0x254>
  400f38:	47c8      	blx	r9
  400f3a:	f8df 8100 	ldr.w	r8, [pc, #256]	; 40103c <main+0x200>
  400f3e:	f44f 5480 	mov.w	r4, #4096	; 0x1000
  400f42:	f8c8 4000 	str.w	r4, [r8]
			PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR, Button1_Handler);
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
	pio_handler_set_priority(PIN_PUSHBUTTON_1_PIO,
  400f46:	4628      	mov	r0, r5
  400f48:	210c      	movs	r1, #12
  400f4a:	2200      	movs	r2, #0
  400f4c:	4f42      	ldr	r7, [pc, #264]	; (401058 <main+0x21c>)
  400f4e:	47b8      	blx	r7
			(IRQn_Type) PIN_PUSHBUTTON_1_ID, IRQ_PRIOR_PIO);
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  400f50:	4628      	mov	r0, r5
  400f52:	2108      	movs	r1, #8
  400f54:	4e41      	ldr	r6, [pc, #260]	; (40105c <main+0x220>)
  400f56:	47b0      	blx	r6
// [main_button1_configure]
#ifndef BOARD_NO_PUSHBUTTON_2
// [main_button2_configure]
	/* Configure Pushbutton 2 */
	pmc_enable_periph_clk(PIN_PUSHBUTTON_2_ID);
  400f58:	200d      	movs	r0, #13
  400f5a:	47d8      	blx	fp
	pio_set_debounce_filter(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK, 10);
  400f5c:	f505 7500 	add.w	r5, r5, #512	; 0x200
  400f60:	4628      	mov	r0, r5
  400f62:	4621      	mov	r1, r4
  400f64:	220a      	movs	r2, #10
  400f66:	47d0      	blx	sl
	/* Interrupt on falling edge */
	pio_handler_set(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_ID,
  400f68:	4b3d      	ldr	r3, [pc, #244]	; (401060 <main+0x224>)
  400f6a:	9300      	str	r3, [sp, #0]
  400f6c:	4628      	mov	r0, r5
  400f6e:	210d      	movs	r1, #13
  400f70:	4622      	mov	r2, r4
  400f72:	2359      	movs	r3, #89	; 0x59
  400f74:	47c8      	blx	r9
  400f76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400f7a:	f8c8 3000 	str.w	r3, [r8]
			PIN_PUSHBUTTON_2_MASK, PIN_PUSHBUTTON_2_ATTR, Button2_Handler);
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_2_ID);
	pio_handler_set_priority(PIN_PUSHBUTTON_2_PIO,
  400f7e:	4628      	mov	r0, r5
  400f80:	210d      	movs	r1, #13
  400f82:	2200      	movs	r2, #0
  400f84:	47b8      	blx	r7
			(IRQn_Type) PIN_PUSHBUTTON_2_ID, IRQ_PRIOR_PIO);
	pio_enable_interrupt(PIN_PUSHBUTTON_2_PIO, PIN_PUSHBUTTON_2_MASK);
  400f86:	4628      	mov	r0, r5
  400f88:	4621      	mov	r1, r4
  400f8a:	47b0      	blx	r6
	puts("Configure buttons with debouncing.\r");
//! [main_step_btn_init]
	configure_buttons();
//! [main_step_btn_init]

	printf("Press %s to Start/Stop the %s blinking.\r\n",
  400f8c:	4d35      	ldr	r5, [pc, #212]	; (401064 <main+0x228>)
  400f8e:	4628      	mov	r0, r5
  400f90:	4935      	ldr	r1, [pc, #212]	; (401068 <main+0x22c>)
  400f92:	4a36      	ldr	r2, [pc, #216]	; (40106c <main+0x230>)
  400f94:	4c36      	ldr	r4, [pc, #216]	; (401070 <main+0x234>)
  400f96:	47a0      	blx	r4
			PUSHBUTTON_1_NAME, LED_0_NAME);

#ifndef BOARD_NO_PUSHBUTTON_2
	printf("Press %s to Start/Stop the %s blinking.\r\n",
  400f98:	4628      	mov	r0, r5
  400f9a:	4936      	ldr	r1, [pc, #216]	; (401074 <main+0x238>)
  400f9c:	4a36      	ldr	r2, [pc, #216]	; (401078 <main+0x23c>)
  400f9e:	47a0      	blx	r4
#endif

//! [main_step_loop]
	while (1) {
		/* Wait for LED to be active */
		while (!g_b_led0_active);
  400fa0:	4c36      	ldr	r4, [pc, #216]	; (40107c <main+0x240>)
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  400fa2:	4e37      	ldr	r6, [pc, #220]	; (401080 <main+0x244>)

		/* Toggle LED state if active */
		if (g_b_led0_active) {
			ioport_toggle_pin_level(LED0_GPIO);
			printf("1 ");
  400fa4:	4f37      	ldr	r7, [pc, #220]	; (401084 <main+0x248>)
// [main_ms_delay]
static void mdelay(uint32_t ul_dly_ticks)
{
	uint32_t ul_cur_ticks;

	ul_cur_ticks = g_ul_ms_ticks;
  400fa6:	4d38      	ldr	r5, [pc, #224]	; (401088 <main+0x24c>)
#endif

//! [main_step_loop]
	while (1) {
		/* Wait for LED to be active */
		while (!g_b_led0_active);
  400fa8:	7823      	ldrb	r3, [r4, #0]
  400faa:	f013 0fff 	tst.w	r3, #255	; 0xff
  400fae:	d0fb      	beq.n	400fa8 <main+0x16c>

		/* Toggle LED state if active */
		if (g_b_led0_active) {
  400fb0:	7823      	ldrb	r3, [r4, #0]
  400fb2:	f013 0fff 	tst.w	r3, #255	; 0xff
  400fb6:	d00a      	beq.n	400fce <main+0x192>
  400fb8:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
  400fba:	f413 2f00 	tst.w	r3, #524288	; 0x80000
		port->PIO_CODR = mask;
  400fbe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400fc2:	bf14      	ite	ne
  400fc4:	6373      	strne	r3, [r6, #52]	; 0x34
	} else {
		port->PIO_SODR = mask;
  400fc6:	6333      	streq	r3, [r6, #48]	; 0x30
			ioport_toggle_pin_level(LED0_GPIO);
			printf("1 ");
  400fc8:	4638      	mov	r0, r7
  400fca:	4b29      	ldr	r3, [pc, #164]	; (401070 <main+0x234>)
  400fcc:	4798      	blx	r3
// [main_ms_delay]
static void mdelay(uint32_t ul_dly_ticks)
{
	uint32_t ul_cur_ticks;

	ul_cur_ticks = g_ul_ms_ticks;
  400fce:	682a      	ldr	r2, [r5, #0]
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
  400fd0:	682b      	ldr	r3, [r5, #0]
  400fd2:	1a9b      	subs	r3, r3, r2
  400fd4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  400fd8:	d3fa      	bcc.n	400fd0 <main+0x194>
  400fda:	e7e5      	b.n	400fa8 <main+0x16c>
  400fdc:	00400129 	.word	0x00400129
  400fe0:	00400219 	.word	0x00400219
  400fe4:	0040081d 	.word	0x0040081d
  400fe8:	400e0600 	.word	0x400e0600
  400fec:	20000944 	.word	0x20000944
  400ff0:	00400ce5 	.word	0x00400ce5
  400ff4:	20000940 	.word	0x20000940
  400ff8:	00400c5d 	.word	0x00400c5d
  400ffc:	2000093c 	.word	0x2000093c
  401000:	07270e00 	.word	0x07270e00
  401004:	00400929 	.word	0x00400929
  401008:	20000430 	.word	0x20000430
  40100c:	00401215 	.word	0x00401215
  401010:	004040c0 	.word	0x004040c0
  401014:	00401205 	.word	0x00401205
  401018:	00404118 	.word	0x00404118
  40101c:	e000e010 	.word	0xe000e010
  401020:	0001d4bf 	.word	0x0001d4bf
  401024:	e000ed00 	.word	0xe000ed00
  401028:	00404148 	.word	0x00404148
  40102c:	004008b5 	.word	0x004008b5
  401030:	40010000 	.word	0x40010000
  401034:	00400871 	.word	0x00400871
  401038:	0040089d 	.word	0x0040089d
  40103c:	e000e100 	.word	0xe000e100
  401040:	004008a5 	.word	0x004008a5
  401044:	20000005 	.word	0x20000005
  401048:	0040088d 	.word	0x0040088d
  40104c:	00404158 	.word	0x00404158
  401050:	400e1000 	.word	0x400e1000
  401054:	00400dbd 	.word	0x00400dbd
  401058:	004006b1 	.word	0x004006b1
  40105c:	004003b9 	.word	0x004003b9
  401060:	00400d65 	.word	0x00400d65
  401064:	0040417c 	.word	0x0040417c
  401068:	004041a8 	.word	0x004041a8
  40106c:	004041b0 	.word	0x004041b0
  401070:	004010e5 	.word	0x004010e5
  401074:	004041bc 	.word	0x004041bc
  401078:	004041c4 	.word	0x004041c4
  40107c:	20000004 	.word	0x20000004
  401080:	400e0e00 	.word	0x400e0e00
  401084:	004041d4 	.word	0x004041d4
  401088:	20000904 	.word	0x20000904
  40108c:	0040027d 	.word	0x0040027d
  401090:	00400635 	.word	0x00400635

00401094 <__libc_init_array>:
  401094:	b570      	push	{r4, r5, r6, lr}
  401096:	4e0f      	ldr	r6, [pc, #60]	; (4010d4 <__libc_init_array+0x40>)
  401098:	4d0f      	ldr	r5, [pc, #60]	; (4010d8 <__libc_init_array+0x44>)
  40109a:	1b76      	subs	r6, r6, r5
  40109c:	10b6      	asrs	r6, r6, #2
  40109e:	bf18      	it	ne
  4010a0:	2400      	movne	r4, #0
  4010a2:	d005      	beq.n	4010b0 <__libc_init_array+0x1c>
  4010a4:	3401      	adds	r4, #1
  4010a6:	f855 3b04 	ldr.w	r3, [r5], #4
  4010aa:	4798      	blx	r3
  4010ac:	42a6      	cmp	r6, r4
  4010ae:	d1f9      	bne.n	4010a4 <__libc_init_array+0x10>
  4010b0:	4e0a      	ldr	r6, [pc, #40]	; (4010dc <__libc_init_array+0x48>)
  4010b2:	4d0b      	ldr	r5, [pc, #44]	; (4010e0 <__libc_init_array+0x4c>)
  4010b4:	1b76      	subs	r6, r6, r5
  4010b6:	f003 f8bb 	bl	404230 <_init>
  4010ba:	10b6      	asrs	r6, r6, #2
  4010bc:	bf18      	it	ne
  4010be:	2400      	movne	r4, #0
  4010c0:	d006      	beq.n	4010d0 <__libc_init_array+0x3c>
  4010c2:	3401      	adds	r4, #1
  4010c4:	f855 3b04 	ldr.w	r3, [r5], #4
  4010c8:	4798      	blx	r3
  4010ca:	42a6      	cmp	r6, r4
  4010cc:	d1f9      	bne.n	4010c2 <__libc_init_array+0x2e>
  4010ce:	bd70      	pop	{r4, r5, r6, pc}
  4010d0:	bd70      	pop	{r4, r5, r6, pc}
  4010d2:	bf00      	nop
  4010d4:	0040423c 	.word	0x0040423c
  4010d8:	0040423c 	.word	0x0040423c
  4010dc:	00404244 	.word	0x00404244
  4010e0:	0040423c 	.word	0x0040423c

004010e4 <iprintf>:
  4010e4:	b40f      	push	{r0, r1, r2, r3}
  4010e6:	b500      	push	{lr}
  4010e8:	4907      	ldr	r1, [pc, #28]	; (401108 <iprintf+0x24>)
  4010ea:	b083      	sub	sp, #12
  4010ec:	ab04      	add	r3, sp, #16
  4010ee:	6808      	ldr	r0, [r1, #0]
  4010f0:	f853 2b04 	ldr.w	r2, [r3], #4
  4010f4:	6881      	ldr	r1, [r0, #8]
  4010f6:	9301      	str	r3, [sp, #4]
  4010f8:	f000 f97a 	bl	4013f0 <_vfiprintf_r>
  4010fc:	b003      	add	sp, #12
  4010fe:	f85d eb04 	ldr.w	lr, [sp], #4
  401102:	b004      	add	sp, #16
  401104:	4770      	bx	lr
  401106:	bf00      	nop
  401108:	20000430 	.word	0x20000430

0040110c <memset>:
  40110c:	b470      	push	{r4, r5, r6}
  40110e:	0784      	lsls	r4, r0, #30
  401110:	d046      	beq.n	4011a0 <memset+0x94>
  401112:	1e54      	subs	r4, r2, #1
  401114:	2a00      	cmp	r2, #0
  401116:	d041      	beq.n	40119c <memset+0x90>
  401118:	b2cd      	uxtb	r5, r1
  40111a:	4603      	mov	r3, r0
  40111c:	e002      	b.n	401124 <memset+0x18>
  40111e:	1e62      	subs	r2, r4, #1
  401120:	b3e4      	cbz	r4, 40119c <memset+0x90>
  401122:	4614      	mov	r4, r2
  401124:	f803 5b01 	strb.w	r5, [r3], #1
  401128:	079a      	lsls	r2, r3, #30
  40112a:	d1f8      	bne.n	40111e <memset+0x12>
  40112c:	2c03      	cmp	r4, #3
  40112e:	d92e      	bls.n	40118e <memset+0x82>
  401130:	b2cd      	uxtb	r5, r1
  401132:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401136:	2c0f      	cmp	r4, #15
  401138:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40113c:	d919      	bls.n	401172 <memset+0x66>
  40113e:	f103 0210 	add.w	r2, r3, #16
  401142:	4626      	mov	r6, r4
  401144:	3e10      	subs	r6, #16
  401146:	2e0f      	cmp	r6, #15
  401148:	f842 5c10 	str.w	r5, [r2, #-16]
  40114c:	f842 5c0c 	str.w	r5, [r2, #-12]
  401150:	f842 5c08 	str.w	r5, [r2, #-8]
  401154:	f842 5c04 	str.w	r5, [r2, #-4]
  401158:	f102 0210 	add.w	r2, r2, #16
  40115c:	d8f2      	bhi.n	401144 <memset+0x38>
  40115e:	f1a4 0210 	sub.w	r2, r4, #16
  401162:	f022 020f 	bic.w	r2, r2, #15
  401166:	f004 040f 	and.w	r4, r4, #15
  40116a:	3210      	adds	r2, #16
  40116c:	2c03      	cmp	r4, #3
  40116e:	4413      	add	r3, r2
  401170:	d90d      	bls.n	40118e <memset+0x82>
  401172:	461e      	mov	r6, r3
  401174:	4622      	mov	r2, r4
  401176:	3a04      	subs	r2, #4
  401178:	2a03      	cmp	r2, #3
  40117a:	f846 5b04 	str.w	r5, [r6], #4
  40117e:	d8fa      	bhi.n	401176 <memset+0x6a>
  401180:	1f22      	subs	r2, r4, #4
  401182:	f022 0203 	bic.w	r2, r2, #3
  401186:	3204      	adds	r2, #4
  401188:	4413      	add	r3, r2
  40118a:	f004 0403 	and.w	r4, r4, #3
  40118e:	b12c      	cbz	r4, 40119c <memset+0x90>
  401190:	b2c9      	uxtb	r1, r1
  401192:	441c      	add	r4, r3
  401194:	f803 1b01 	strb.w	r1, [r3], #1
  401198:	42a3      	cmp	r3, r4
  40119a:	d1fb      	bne.n	401194 <memset+0x88>
  40119c:	bc70      	pop	{r4, r5, r6}
  40119e:	4770      	bx	lr
  4011a0:	4614      	mov	r4, r2
  4011a2:	4603      	mov	r3, r0
  4011a4:	e7c2      	b.n	40112c <memset+0x20>
  4011a6:	bf00      	nop

004011a8 <_puts_r>:
  4011a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4011aa:	4604      	mov	r4, r0
  4011ac:	b089      	sub	sp, #36	; 0x24
  4011ae:	4608      	mov	r0, r1
  4011b0:	460d      	mov	r5, r1
  4011b2:	f000 f8b3 	bl	40131c <strlen>
  4011b6:	68a3      	ldr	r3, [r4, #8]
  4011b8:	4f11      	ldr	r7, [pc, #68]	; (401200 <_puts_r+0x58>)
  4011ba:	899a      	ldrh	r2, [r3, #12]
  4011bc:	9504      	str	r5, [sp, #16]
  4011be:	2102      	movs	r1, #2
  4011c0:	f100 0e01 	add.w	lr, r0, #1
  4011c4:	2601      	movs	r6, #1
  4011c6:	ad04      	add	r5, sp, #16
  4011c8:	9102      	str	r1, [sp, #8]
  4011ca:	0491      	lsls	r1, r2, #18
  4011cc:	9005      	str	r0, [sp, #20]
  4011ce:	f8cd e00c 	str.w	lr, [sp, #12]
  4011d2:	9706      	str	r7, [sp, #24]
  4011d4:	9607      	str	r6, [sp, #28]
  4011d6:	9501      	str	r5, [sp, #4]
  4011d8:	d406      	bmi.n	4011e8 <_puts_r+0x40>
  4011da:	6e59      	ldr	r1, [r3, #100]	; 0x64
  4011dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4011e0:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4011e4:	819a      	strh	r2, [r3, #12]
  4011e6:	6659      	str	r1, [r3, #100]	; 0x64
  4011e8:	4620      	mov	r0, r4
  4011ea:	4619      	mov	r1, r3
  4011ec:	aa01      	add	r2, sp, #4
  4011ee:	f001 faa3 	bl	402738 <__sfvwrite_r>
  4011f2:	2800      	cmp	r0, #0
  4011f4:	bf14      	ite	ne
  4011f6:	f04f 30ff 	movne.w	r0, #4294967295
  4011fa:	200a      	moveq	r0, #10
  4011fc:	b009      	add	sp, #36	; 0x24
  4011fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401200:	004041a4 	.word	0x004041a4

00401204 <puts>:
  401204:	4b02      	ldr	r3, [pc, #8]	; (401210 <puts+0xc>)
  401206:	4601      	mov	r1, r0
  401208:	6818      	ldr	r0, [r3, #0]
  40120a:	f7ff bfcd 	b.w	4011a8 <_puts_r>
  40120e:	bf00      	nop
  401210:	20000430 	.word	0x20000430

00401214 <setbuf>:
  401214:	2900      	cmp	r1, #0
  401216:	bf0c      	ite	eq
  401218:	2202      	moveq	r2, #2
  40121a:	2200      	movne	r2, #0
  40121c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401220:	f000 b800 	b.w	401224 <setvbuf>

00401224 <setvbuf>:
  401224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401228:	4c3a      	ldr	r4, [pc, #232]	; (401314 <setvbuf+0xf0>)
  40122a:	6826      	ldr	r6, [r4, #0]
  40122c:	460d      	mov	r5, r1
  40122e:	4604      	mov	r4, r0
  401230:	4690      	mov	r8, r2
  401232:	461f      	mov	r7, r3
  401234:	b116      	cbz	r6, 40123c <setvbuf+0x18>
  401236:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  401238:	2b00      	cmp	r3, #0
  40123a:	d03c      	beq.n	4012b6 <setvbuf+0x92>
  40123c:	f1b8 0f02 	cmp.w	r8, #2
  401240:	d82f      	bhi.n	4012a2 <setvbuf+0x7e>
  401242:	2f00      	cmp	r7, #0
  401244:	db2d      	blt.n	4012a2 <setvbuf+0x7e>
  401246:	4621      	mov	r1, r4
  401248:	4630      	mov	r0, r6
  40124a:	f001 f831 	bl	4022b0 <_fflush_r>
  40124e:	89a1      	ldrh	r1, [r4, #12]
  401250:	2300      	movs	r3, #0
  401252:	6063      	str	r3, [r4, #4]
  401254:	61a3      	str	r3, [r4, #24]
  401256:	060b      	lsls	r3, r1, #24
  401258:	d427      	bmi.n	4012aa <setvbuf+0x86>
  40125a:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  40125e:	b289      	uxth	r1, r1
  401260:	f1b8 0f02 	cmp.w	r8, #2
  401264:	81a1      	strh	r1, [r4, #12]
  401266:	d02a      	beq.n	4012be <setvbuf+0x9a>
  401268:	2d00      	cmp	r5, #0
  40126a:	d036      	beq.n	4012da <setvbuf+0xb6>
  40126c:	f1b8 0f01 	cmp.w	r8, #1
  401270:	d011      	beq.n	401296 <setvbuf+0x72>
  401272:	b289      	uxth	r1, r1
  401274:	f001 0008 	and.w	r0, r1, #8
  401278:	4b27      	ldr	r3, [pc, #156]	; (401318 <setvbuf+0xf4>)
  40127a:	63f3      	str	r3, [r6, #60]	; 0x3c
  40127c:	b280      	uxth	r0, r0
  40127e:	6025      	str	r5, [r4, #0]
  401280:	6125      	str	r5, [r4, #16]
  401282:	6167      	str	r7, [r4, #20]
  401284:	b178      	cbz	r0, 4012a6 <setvbuf+0x82>
  401286:	f011 0f03 	tst.w	r1, #3
  40128a:	bf18      	it	ne
  40128c:	2700      	movne	r7, #0
  40128e:	60a7      	str	r7, [r4, #8]
  401290:	2000      	movs	r0, #0
  401292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401296:	f041 0101 	orr.w	r1, r1, #1
  40129a:	427b      	negs	r3, r7
  40129c:	81a1      	strh	r1, [r4, #12]
  40129e:	61a3      	str	r3, [r4, #24]
  4012a0:	e7e7      	b.n	401272 <setvbuf+0x4e>
  4012a2:	f04f 30ff 	mov.w	r0, #4294967295
  4012a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4012aa:	6921      	ldr	r1, [r4, #16]
  4012ac:	4630      	mov	r0, r6
  4012ae:	f001 f96b 	bl	402588 <_free_r>
  4012b2:	89a1      	ldrh	r1, [r4, #12]
  4012b4:	e7d1      	b.n	40125a <setvbuf+0x36>
  4012b6:	4630      	mov	r0, r6
  4012b8:	f001 f88e 	bl	4023d8 <__sinit>
  4012bc:	e7be      	b.n	40123c <setvbuf+0x18>
  4012be:	2000      	movs	r0, #0
  4012c0:	f104 0343 	add.w	r3, r4, #67	; 0x43
  4012c4:	f041 0102 	orr.w	r1, r1, #2
  4012c8:	2500      	movs	r5, #0
  4012ca:	2201      	movs	r2, #1
  4012cc:	81a1      	strh	r1, [r4, #12]
  4012ce:	60a5      	str	r5, [r4, #8]
  4012d0:	6023      	str	r3, [r4, #0]
  4012d2:	6123      	str	r3, [r4, #16]
  4012d4:	6162      	str	r2, [r4, #20]
  4012d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4012da:	2f00      	cmp	r7, #0
  4012dc:	bf08      	it	eq
  4012de:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  4012e2:	4638      	mov	r0, r7
  4012e4:	f001 fc58 	bl	402b98 <malloc>
  4012e8:	4605      	mov	r5, r0
  4012ea:	b128      	cbz	r0, 4012f8 <setvbuf+0xd4>
  4012ec:	89a1      	ldrh	r1, [r4, #12]
  4012ee:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4012f2:	b289      	uxth	r1, r1
  4012f4:	81a1      	strh	r1, [r4, #12]
  4012f6:	e7b9      	b.n	40126c <setvbuf+0x48>
  4012f8:	f44f 6080 	mov.w	r0, #1024	; 0x400
  4012fc:	f001 fc4c 	bl	402b98 <malloc>
  401300:	4605      	mov	r5, r0
  401302:	b918      	cbnz	r0, 40130c <setvbuf+0xe8>
  401304:	89a1      	ldrh	r1, [r4, #12]
  401306:	f04f 30ff 	mov.w	r0, #4294967295
  40130a:	e7d9      	b.n	4012c0 <setvbuf+0x9c>
  40130c:	f44f 6780 	mov.w	r7, #1024	; 0x400
  401310:	e7ec      	b.n	4012ec <setvbuf+0xc8>
  401312:	bf00      	nop
  401314:	20000430 	.word	0x20000430
  401318:	004022dd 	.word	0x004022dd

0040131c <strlen>:
  40131c:	f020 0103 	bic.w	r1, r0, #3
  401320:	f010 0003 	ands.w	r0, r0, #3
  401324:	f1c0 0000 	rsb	r0, r0, #0
  401328:	f851 3b04 	ldr.w	r3, [r1], #4
  40132c:	f100 0c04 	add.w	ip, r0, #4
  401330:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  401334:	f06f 0200 	mvn.w	r2, #0
  401338:	bf1c      	itt	ne
  40133a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40133e:	4313      	orrne	r3, r2
  401340:	f04f 0c01 	mov.w	ip, #1
  401344:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  401348:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40134c:	eba3 020c 	sub.w	r2, r3, ip
  401350:	ea22 0203 	bic.w	r2, r2, r3
  401354:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  401358:	bf04      	itt	eq
  40135a:	f851 3b04 	ldreq.w	r3, [r1], #4
  40135e:	3004      	addeq	r0, #4
  401360:	d0f4      	beq.n	40134c <strlen+0x30>
  401362:	f1c2 0100 	rsb	r1, r2, #0
  401366:	ea02 0201 	and.w	r2, r2, r1
  40136a:	fab2 f282 	clz	r2, r2
  40136e:	f1c2 021f 	rsb	r2, r2, #31
  401372:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401376:	4770      	bx	lr

00401378 <__sprint_r.part.0>:
  401378:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40137a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40137e:	049c      	lsls	r4, r3, #18
  401380:	460f      	mov	r7, r1
  401382:	4692      	mov	sl, r2
  401384:	d52b      	bpl.n	4013de <__sprint_r.part.0+0x66>
  401386:	6893      	ldr	r3, [r2, #8]
  401388:	6812      	ldr	r2, [r2, #0]
  40138a:	b333      	cbz	r3, 4013da <__sprint_r.part.0+0x62>
  40138c:	4680      	mov	r8, r0
  40138e:	f102 0908 	add.w	r9, r2, #8
  401392:	e919 0060 	ldmdb	r9, {r5, r6}
  401396:	08b6      	lsrs	r6, r6, #2
  401398:	d017      	beq.n	4013ca <__sprint_r.part.0+0x52>
  40139a:	3d04      	subs	r5, #4
  40139c:	2400      	movs	r4, #0
  40139e:	e001      	b.n	4013a4 <__sprint_r.part.0+0x2c>
  4013a0:	42a6      	cmp	r6, r4
  4013a2:	d010      	beq.n	4013c6 <__sprint_r.part.0+0x4e>
  4013a4:	4640      	mov	r0, r8
  4013a6:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4013aa:	463a      	mov	r2, r7
  4013ac:	f001 f88c 	bl	4024c8 <_fputwc_r>
  4013b0:	1c43      	adds	r3, r0, #1
  4013b2:	f104 0401 	add.w	r4, r4, #1
  4013b6:	d1f3      	bne.n	4013a0 <__sprint_r.part.0+0x28>
  4013b8:	2300      	movs	r3, #0
  4013ba:	f8ca 3008 	str.w	r3, [sl, #8]
  4013be:	f8ca 3004 	str.w	r3, [sl, #4]
  4013c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4013c6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4013ca:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  4013ce:	f8ca 3008 	str.w	r3, [sl, #8]
  4013d2:	f109 0908 	add.w	r9, r9, #8
  4013d6:	2b00      	cmp	r3, #0
  4013d8:	d1db      	bne.n	401392 <__sprint_r.part.0+0x1a>
  4013da:	2000      	movs	r0, #0
  4013dc:	e7ec      	b.n	4013b8 <__sprint_r.part.0+0x40>
  4013de:	f001 f9ab 	bl	402738 <__sfvwrite_r>
  4013e2:	2300      	movs	r3, #0
  4013e4:	f8ca 3008 	str.w	r3, [sl, #8]
  4013e8:	f8ca 3004 	str.w	r3, [sl, #4]
  4013ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004013f0 <_vfiprintf_r>:
  4013f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4013f4:	b0ab      	sub	sp, #172	; 0xac
  4013f6:	461c      	mov	r4, r3
  4013f8:	9100      	str	r1, [sp, #0]
  4013fa:	4693      	mov	fp, r2
  4013fc:	9304      	str	r3, [sp, #16]
  4013fe:	9001      	str	r0, [sp, #4]
  401400:	b118      	cbz	r0, 40140a <_vfiprintf_r+0x1a>
  401402:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401404:	2b00      	cmp	r3, #0
  401406:	f000 80e3 	beq.w	4015d0 <_vfiprintf_r+0x1e0>
  40140a:	9b00      	ldr	r3, [sp, #0]
  40140c:	8999      	ldrh	r1, [r3, #12]
  40140e:	b28a      	uxth	r2, r1
  401410:	0490      	lsls	r0, r2, #18
  401412:	d408      	bmi.n	401426 <_vfiprintf_r+0x36>
  401414:	4618      	mov	r0, r3
  401416:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  401418:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  40141c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401420:	8182      	strh	r2, [r0, #12]
  401422:	6643      	str	r3, [r0, #100]	; 0x64
  401424:	b292      	uxth	r2, r2
  401426:	0711      	lsls	r1, r2, #28
  401428:	f140 80b2 	bpl.w	401590 <_vfiprintf_r+0x1a0>
  40142c:	9b00      	ldr	r3, [sp, #0]
  40142e:	691b      	ldr	r3, [r3, #16]
  401430:	2b00      	cmp	r3, #0
  401432:	f000 80ad 	beq.w	401590 <_vfiprintf_r+0x1a0>
  401436:	f002 021a 	and.w	r2, r2, #26
  40143a:	2a0a      	cmp	r2, #10
  40143c:	f000 80b4 	beq.w	4015a8 <_vfiprintf_r+0x1b8>
  401440:	2300      	movs	r3, #0
  401442:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
  401446:	9309      	str	r3, [sp, #36]	; 0x24
  401448:	930f      	str	r3, [sp, #60]	; 0x3c
  40144a:	930e      	str	r3, [sp, #56]	; 0x38
  40144c:	9302      	str	r3, [sp, #8]
  40144e:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  401452:	4654      	mov	r4, sl
  401454:	f89b 3000 	ldrb.w	r3, [fp]
  401458:	2b00      	cmp	r3, #0
  40145a:	f000 84a3 	beq.w	401da4 <_vfiprintf_r+0x9b4>
  40145e:	2b25      	cmp	r3, #37	; 0x25
  401460:	f000 84a0 	beq.w	401da4 <_vfiprintf_r+0x9b4>
  401464:	465a      	mov	r2, fp
  401466:	e001      	b.n	40146c <_vfiprintf_r+0x7c>
  401468:	2b25      	cmp	r3, #37	; 0x25
  40146a:	d003      	beq.n	401474 <_vfiprintf_r+0x84>
  40146c:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  401470:	2b00      	cmp	r3, #0
  401472:	d1f9      	bne.n	401468 <_vfiprintf_r+0x78>
  401474:	ebcb 0602 	rsb	r6, fp, r2
  401478:	4615      	mov	r5, r2
  40147a:	b196      	cbz	r6, 4014a2 <_vfiprintf_r+0xb2>
  40147c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40147e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401480:	f8c4 b000 	str.w	fp, [r4]
  401484:	3301      	adds	r3, #1
  401486:	4432      	add	r2, r6
  401488:	2b07      	cmp	r3, #7
  40148a:	6066      	str	r6, [r4, #4]
  40148c:	920f      	str	r2, [sp, #60]	; 0x3c
  40148e:	930e      	str	r3, [sp, #56]	; 0x38
  401490:	dd79      	ble.n	401586 <_vfiprintf_r+0x196>
  401492:	2a00      	cmp	r2, #0
  401494:	f040 84af 	bne.w	401df6 <_vfiprintf_r+0xa06>
  401498:	9b02      	ldr	r3, [sp, #8]
  40149a:	920e      	str	r2, [sp, #56]	; 0x38
  40149c:	4433      	add	r3, r6
  40149e:	4654      	mov	r4, sl
  4014a0:	9302      	str	r3, [sp, #8]
  4014a2:	782b      	ldrb	r3, [r5, #0]
  4014a4:	2b00      	cmp	r3, #0
  4014a6:	f000 8360 	beq.w	401b6a <_vfiprintf_r+0x77a>
  4014aa:	2100      	movs	r1, #0
  4014ac:	f04f 0300 	mov.w	r3, #0
  4014b0:	f04f 3cff 	mov.w	ip, #4294967295
  4014b4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4014b8:	1c68      	adds	r0, r5, #1
  4014ba:	786b      	ldrb	r3, [r5, #1]
  4014bc:	4688      	mov	r8, r1
  4014be:	460d      	mov	r5, r1
  4014c0:	4666      	mov	r6, ip
  4014c2:	f100 0b01 	add.w	fp, r0, #1
  4014c6:	f1a3 0220 	sub.w	r2, r3, #32
  4014ca:	2a58      	cmp	r2, #88	; 0x58
  4014cc:	f200 82ab 	bhi.w	401a26 <_vfiprintf_r+0x636>
  4014d0:	e8df f012 	tbh	[pc, r2, lsl #1]
  4014d4:	02a9029b 	.word	0x02a9029b
  4014d8:	02a302a9 	.word	0x02a302a9
  4014dc:	02a902a9 	.word	0x02a902a9
  4014e0:	02a902a9 	.word	0x02a902a9
  4014e4:	02a902a9 	.word	0x02a902a9
  4014e8:	02620255 	.word	0x02620255
  4014ec:	010d02a9 	.word	0x010d02a9
  4014f0:	02a9026e 	.word	0x02a9026e
  4014f4:	012f0129 	.word	0x012f0129
  4014f8:	012f012f 	.word	0x012f012f
  4014fc:	012f012f 	.word	0x012f012f
  401500:	012f012f 	.word	0x012f012f
  401504:	012f012f 	.word	0x012f012f
  401508:	02a902a9 	.word	0x02a902a9
  40150c:	02a902a9 	.word	0x02a902a9
  401510:	02a902a9 	.word	0x02a902a9
  401514:	02a902a9 	.word	0x02a902a9
  401518:	02a902a9 	.word	0x02a902a9
  40151c:	02a9013d 	.word	0x02a9013d
  401520:	02a902a9 	.word	0x02a902a9
  401524:	02a902a9 	.word	0x02a902a9
  401528:	02a902a9 	.word	0x02a902a9
  40152c:	02a902a9 	.word	0x02a902a9
  401530:	017402a9 	.word	0x017402a9
  401534:	02a902a9 	.word	0x02a902a9
  401538:	02a902a9 	.word	0x02a902a9
  40153c:	018b02a9 	.word	0x018b02a9
  401540:	02a902a9 	.word	0x02a902a9
  401544:	02a901a3 	.word	0x02a901a3
  401548:	02a902a9 	.word	0x02a902a9
  40154c:	02a902a9 	.word	0x02a902a9
  401550:	02a902a9 	.word	0x02a902a9
  401554:	02a902a9 	.word	0x02a902a9
  401558:	01c702a9 	.word	0x01c702a9
  40155c:	02a901da 	.word	0x02a901da
  401560:	02a902a9 	.word	0x02a902a9
  401564:	01da0123 	.word	0x01da0123
  401568:	02a902a9 	.word	0x02a902a9
  40156c:	02a9024c 	.word	0x02a9024c
  401570:	0113028a 	.word	0x0113028a
  401574:	020701f3 	.word	0x020701f3
  401578:	020d02a9 	.word	0x020d02a9
  40157c:	008102a9 	.word	0x008102a9
  401580:	02a902a9 	.word	0x02a902a9
  401584:	0233      	.short	0x0233
  401586:	3408      	adds	r4, #8
  401588:	9b02      	ldr	r3, [sp, #8]
  40158a:	4433      	add	r3, r6
  40158c:	9302      	str	r3, [sp, #8]
  40158e:	e788      	b.n	4014a2 <_vfiprintf_r+0xb2>
  401590:	9801      	ldr	r0, [sp, #4]
  401592:	9900      	ldr	r1, [sp, #0]
  401594:	f000 fd70 	bl	402078 <__swsetup_r>
  401598:	b9a8      	cbnz	r0, 4015c6 <_vfiprintf_r+0x1d6>
  40159a:	9b00      	ldr	r3, [sp, #0]
  40159c:	899a      	ldrh	r2, [r3, #12]
  40159e:	f002 021a 	and.w	r2, r2, #26
  4015a2:	2a0a      	cmp	r2, #10
  4015a4:	f47f af4c 	bne.w	401440 <_vfiprintf_r+0x50>
  4015a8:	9b00      	ldr	r3, [sp, #0]
  4015aa:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
  4015ae:	2b00      	cmp	r3, #0
  4015b0:	f6ff af46 	blt.w	401440 <_vfiprintf_r+0x50>
  4015b4:	9801      	ldr	r0, [sp, #4]
  4015b6:	9900      	ldr	r1, [sp, #0]
  4015b8:	465a      	mov	r2, fp
  4015ba:	4623      	mov	r3, r4
  4015bc:	f000 fd20 	bl	402000 <__sbprintf>
  4015c0:	b02b      	add	sp, #172	; 0xac
  4015c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4015c6:	f04f 30ff 	mov.w	r0, #4294967295
  4015ca:	b02b      	add	sp, #172	; 0xac
  4015cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4015d0:	f000 ff02 	bl	4023d8 <__sinit>
  4015d4:	e719      	b.n	40140a <_vfiprintf_r+0x1a>
  4015d6:	f018 0f20 	tst.w	r8, #32
  4015da:	9503      	str	r5, [sp, #12]
  4015dc:	46b4      	mov	ip, r6
  4015de:	f000 810c 	beq.w	4017fa <_vfiprintf_r+0x40a>
  4015e2:	9b04      	ldr	r3, [sp, #16]
  4015e4:	3307      	adds	r3, #7
  4015e6:	f023 0307 	bic.w	r3, r3, #7
  4015ea:	f103 0208 	add.w	r2, r3, #8
  4015ee:	e9d3 6700 	ldrd	r6, r7, [r3]
  4015f2:	9204      	str	r2, [sp, #16]
  4015f4:	2301      	movs	r3, #1
  4015f6:	f04f 0200 	mov.w	r2, #0
  4015fa:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  4015fe:	46e1      	mov	r9, ip
  401600:	2500      	movs	r5, #0
  401602:	f1bc 0f00 	cmp.w	ip, #0
  401606:	bfa8      	it	ge
  401608:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  40160c:	ea56 0207 	orrs.w	r2, r6, r7
  401610:	f040 80c4 	bne.w	40179c <_vfiprintf_r+0x3ac>
  401614:	f1bc 0f00 	cmp.w	ip, #0
  401618:	f000 8381 	beq.w	401d1e <_vfiprintf_r+0x92e>
  40161c:	2b01      	cmp	r3, #1
  40161e:	f000 80c5 	beq.w	4017ac <_vfiprintf_r+0x3bc>
  401622:	2b02      	cmp	r3, #2
  401624:	f000 8387 	beq.w	401d36 <_vfiprintf_r+0x946>
  401628:	4651      	mov	r1, sl
  40162a:	08f2      	lsrs	r2, r6, #3
  40162c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  401630:	08f8      	lsrs	r0, r7, #3
  401632:	f006 0307 	and.w	r3, r6, #7
  401636:	4607      	mov	r7, r0
  401638:	4616      	mov	r6, r2
  40163a:	3330      	adds	r3, #48	; 0x30
  40163c:	ea56 0207 	orrs.w	r2, r6, r7
  401640:	f801 3d01 	strb.w	r3, [r1, #-1]!
  401644:	d1f1      	bne.n	40162a <_vfiprintf_r+0x23a>
  401646:	f018 0f01 	tst.w	r8, #1
  40164a:	9107      	str	r1, [sp, #28]
  40164c:	f040 83fc 	bne.w	401e48 <_vfiprintf_r+0xa58>
  401650:	ebc1 090a 	rsb	r9, r1, sl
  401654:	45e1      	cmp	r9, ip
  401656:	464e      	mov	r6, r9
  401658:	bfb8      	it	lt
  40165a:	4666      	movlt	r6, ip
  40165c:	b105      	cbz	r5, 401660 <_vfiprintf_r+0x270>
  40165e:	3601      	adds	r6, #1
  401660:	f018 0302 	ands.w	r3, r8, #2
  401664:	9305      	str	r3, [sp, #20]
  401666:	bf18      	it	ne
  401668:	3602      	addne	r6, #2
  40166a:	f018 0384 	ands.w	r3, r8, #132	; 0x84
  40166e:	9306      	str	r3, [sp, #24]
  401670:	f040 81fa 	bne.w	401a68 <_vfiprintf_r+0x678>
  401674:	9b03      	ldr	r3, [sp, #12]
  401676:	1b9d      	subs	r5, r3, r6
  401678:	2d00      	cmp	r5, #0
  40167a:	f340 81f5 	ble.w	401a68 <_vfiprintf_r+0x678>
  40167e:	2d10      	cmp	r5, #16
  401680:	f340 848c 	ble.w	401f9c <_vfiprintf_r+0xbac>
  401684:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  401688:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40168a:	4fc6      	ldr	r7, [pc, #792]	; (4019a4 <_vfiprintf_r+0x5b4>)
  40168c:	4620      	mov	r0, r4
  40168e:	2310      	movs	r3, #16
  401690:	4664      	mov	r4, ip
  401692:	4671      	mov	r1, lr
  401694:	4684      	mov	ip, r0
  401696:	e007      	b.n	4016a8 <_vfiprintf_r+0x2b8>
  401698:	f101 0e02 	add.w	lr, r1, #2
  40169c:	f10c 0c08 	add.w	ip, ip, #8
  4016a0:	4601      	mov	r1, r0
  4016a2:	3d10      	subs	r5, #16
  4016a4:	2d10      	cmp	r5, #16
  4016a6:	dd13      	ble.n	4016d0 <_vfiprintf_r+0x2e0>
  4016a8:	1c48      	adds	r0, r1, #1
  4016aa:	3210      	adds	r2, #16
  4016ac:	2807      	cmp	r0, #7
  4016ae:	920f      	str	r2, [sp, #60]	; 0x3c
  4016b0:	f8cc 7000 	str.w	r7, [ip]
  4016b4:	f8cc 3004 	str.w	r3, [ip, #4]
  4016b8:	900e      	str	r0, [sp, #56]	; 0x38
  4016ba:	dded      	ble.n	401698 <_vfiprintf_r+0x2a8>
  4016bc:	2a00      	cmp	r2, #0
  4016be:	f040 81c3 	bne.w	401a48 <_vfiprintf_r+0x658>
  4016c2:	3d10      	subs	r5, #16
  4016c4:	2d10      	cmp	r5, #16
  4016c6:	4611      	mov	r1, r2
  4016c8:	f04f 0e01 	mov.w	lr, #1
  4016cc:	46d4      	mov	ip, sl
  4016ce:	dceb      	bgt.n	4016a8 <_vfiprintf_r+0x2b8>
  4016d0:	4663      	mov	r3, ip
  4016d2:	4671      	mov	r1, lr
  4016d4:	46a4      	mov	ip, r4
  4016d6:	461c      	mov	r4, r3
  4016d8:	442a      	add	r2, r5
  4016da:	2907      	cmp	r1, #7
  4016dc:	920f      	str	r2, [sp, #60]	; 0x3c
  4016de:	6027      	str	r7, [r4, #0]
  4016e0:	6065      	str	r5, [r4, #4]
  4016e2:	910e      	str	r1, [sp, #56]	; 0x38
  4016e4:	f300 8346 	bgt.w	401d74 <_vfiprintf_r+0x984>
  4016e8:	3408      	adds	r4, #8
  4016ea:	1c48      	adds	r0, r1, #1
  4016ec:	e1bf      	b.n	401a6e <_vfiprintf_r+0x67e>
  4016ee:	4658      	mov	r0, fp
  4016f0:	f048 0804 	orr.w	r8, r8, #4
  4016f4:	f89b 3000 	ldrb.w	r3, [fp]
  4016f8:	e6e3      	b.n	4014c2 <_vfiprintf_r+0xd2>
  4016fa:	f018 0320 	ands.w	r3, r8, #32
  4016fe:	9503      	str	r5, [sp, #12]
  401700:	46b4      	mov	ip, r6
  401702:	d062      	beq.n	4017ca <_vfiprintf_r+0x3da>
  401704:	9b04      	ldr	r3, [sp, #16]
  401706:	3307      	adds	r3, #7
  401708:	f023 0307 	bic.w	r3, r3, #7
  40170c:	f103 0208 	add.w	r2, r3, #8
  401710:	e9d3 6700 	ldrd	r6, r7, [r3]
  401714:	9204      	str	r2, [sp, #16]
  401716:	2300      	movs	r3, #0
  401718:	e76d      	b.n	4015f6 <_vfiprintf_r+0x206>
  40171a:	f048 0840 	orr.w	r8, r8, #64	; 0x40
  40171e:	f89b 3000 	ldrb.w	r3, [fp]
  401722:	4658      	mov	r0, fp
  401724:	e6cd      	b.n	4014c2 <_vfiprintf_r+0xd2>
  401726:	f048 0880 	orr.w	r8, r8, #128	; 0x80
  40172a:	f89b 3000 	ldrb.w	r3, [fp]
  40172e:	4658      	mov	r0, fp
  401730:	e6c7      	b.n	4014c2 <_vfiprintf_r+0xd2>
  401732:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401736:	2500      	movs	r5, #0
  401738:	f81b 3b01 	ldrb.w	r3, [fp], #1
  40173c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401740:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  401744:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401748:	2a09      	cmp	r2, #9
  40174a:	d9f5      	bls.n	401738 <_vfiprintf_r+0x348>
  40174c:	e6bb      	b.n	4014c6 <_vfiprintf_r+0xd6>
  40174e:	f048 0810 	orr.w	r8, r8, #16
  401752:	f018 0f20 	tst.w	r8, #32
  401756:	9503      	str	r5, [sp, #12]
  401758:	46b4      	mov	ip, r6
  40175a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40175e:	f000 809b 	beq.w	401898 <_vfiprintf_r+0x4a8>
  401762:	9904      	ldr	r1, [sp, #16]
  401764:	3107      	adds	r1, #7
  401766:	f021 0107 	bic.w	r1, r1, #7
  40176a:	e9d1 2300 	ldrd	r2, r3, [r1]
  40176e:	3108      	adds	r1, #8
  401770:	9104      	str	r1, [sp, #16]
  401772:	4616      	mov	r6, r2
  401774:	461f      	mov	r7, r3
  401776:	2a00      	cmp	r2, #0
  401778:	f173 0300 	sbcs.w	r3, r3, #0
  40177c:	f2c0 83a6 	blt.w	401ecc <_vfiprintf_r+0xadc>
  401780:	f1bc 0f00 	cmp.w	ip, #0
  401784:	bfa8      	it	ge
  401786:	f028 0880 	bicge.w	r8, r8, #128	; 0x80
  40178a:	ea56 0207 	orrs.w	r2, r6, r7
  40178e:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  401792:	46e1      	mov	r9, ip
  401794:	f04f 0301 	mov.w	r3, #1
  401798:	f43f af3c 	beq.w	401614 <_vfiprintf_r+0x224>
  40179c:	2b01      	cmp	r3, #1
  40179e:	f47f af40 	bne.w	401622 <_vfiprintf_r+0x232>
  4017a2:	2f00      	cmp	r7, #0
  4017a4:	bf08      	it	eq
  4017a6:	2e0a      	cmpeq	r6, #10
  4017a8:	f080 8334 	bcs.w	401e14 <_vfiprintf_r+0xa24>
  4017ac:	ab2a      	add	r3, sp, #168	; 0xa8
  4017ae:	3630      	adds	r6, #48	; 0x30
  4017b0:	f803 6d41 	strb.w	r6, [r3, #-65]!
  4017b4:	ebc3 090a 	rsb	r9, r3, sl
  4017b8:	9307      	str	r3, [sp, #28]
  4017ba:	e74b      	b.n	401654 <_vfiprintf_r+0x264>
  4017bc:	f048 0810 	orr.w	r8, r8, #16
  4017c0:	f018 0320 	ands.w	r3, r8, #32
  4017c4:	9503      	str	r5, [sp, #12]
  4017c6:	46b4      	mov	ip, r6
  4017c8:	d19c      	bne.n	401704 <_vfiprintf_r+0x314>
  4017ca:	f018 0210 	ands.w	r2, r8, #16
  4017ce:	f040 82f7 	bne.w	401dc0 <_vfiprintf_r+0x9d0>
  4017d2:	f018 0340 	ands.w	r3, r8, #64	; 0x40
  4017d6:	f000 82f3 	beq.w	401dc0 <_vfiprintf_r+0x9d0>
  4017da:	9904      	ldr	r1, [sp, #16]
  4017dc:	4613      	mov	r3, r2
  4017de:	460a      	mov	r2, r1
  4017e0:	3204      	adds	r2, #4
  4017e2:	880e      	ldrh	r6, [r1, #0]
  4017e4:	9204      	str	r2, [sp, #16]
  4017e6:	2700      	movs	r7, #0
  4017e8:	e705      	b.n	4015f6 <_vfiprintf_r+0x206>
  4017ea:	f048 0810 	orr.w	r8, r8, #16
  4017ee:	f018 0f20 	tst.w	r8, #32
  4017f2:	9503      	str	r5, [sp, #12]
  4017f4:	46b4      	mov	ip, r6
  4017f6:	f47f aef4 	bne.w	4015e2 <_vfiprintf_r+0x1f2>
  4017fa:	9a04      	ldr	r2, [sp, #16]
  4017fc:	f018 0f10 	tst.w	r8, #16
  401800:	4613      	mov	r3, r2
  401802:	f040 82e4 	bne.w	401dce <_vfiprintf_r+0x9de>
  401806:	f018 0f40 	tst.w	r8, #64	; 0x40
  40180a:	f000 82e0 	beq.w	401dce <_vfiprintf_r+0x9de>
  40180e:	8816      	ldrh	r6, [r2, #0]
  401810:	3204      	adds	r2, #4
  401812:	2700      	movs	r7, #0
  401814:	2301      	movs	r3, #1
  401816:	9204      	str	r2, [sp, #16]
  401818:	e6ed      	b.n	4015f6 <_vfiprintf_r+0x206>
  40181a:	4a63      	ldr	r2, [pc, #396]	; (4019a8 <_vfiprintf_r+0x5b8>)
  40181c:	9503      	str	r5, [sp, #12]
  40181e:	f018 0f20 	tst.w	r8, #32
  401822:	46b4      	mov	ip, r6
  401824:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401828:	9209      	str	r2, [sp, #36]	; 0x24
  40182a:	f000 8090 	beq.w	40194e <_vfiprintf_r+0x55e>
  40182e:	9a04      	ldr	r2, [sp, #16]
  401830:	3207      	adds	r2, #7
  401832:	f022 0207 	bic.w	r2, r2, #7
  401836:	e9d2 6700 	ldrd	r6, r7, [r2]
  40183a:	f102 0108 	add.w	r1, r2, #8
  40183e:	9104      	str	r1, [sp, #16]
  401840:	f018 0f01 	tst.w	r8, #1
  401844:	f000 8290 	beq.w	401d68 <_vfiprintf_r+0x978>
  401848:	ea56 0207 	orrs.w	r2, r6, r7
  40184c:	f000 828c 	beq.w	401d68 <_vfiprintf_r+0x978>
  401850:	2230      	movs	r2, #48	; 0x30
  401852:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  401856:	f048 0802 	orr.w	r8, r8, #2
  40185a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  40185e:	2302      	movs	r3, #2
  401860:	e6c9      	b.n	4015f6 <_vfiprintf_r+0x206>
  401862:	9a04      	ldr	r2, [sp, #16]
  401864:	9503      	str	r5, [sp, #12]
  401866:	6813      	ldr	r3, [r2, #0]
  401868:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40186c:	4613      	mov	r3, r2
  40186e:	3304      	adds	r3, #4
  401870:	2601      	movs	r6, #1
  401872:	f04f 0100 	mov.w	r1, #0
  401876:	9304      	str	r3, [sp, #16]
  401878:	ab10      	add	r3, sp, #64	; 0x40
  40187a:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40187e:	46b1      	mov	r9, r6
  401880:	9307      	str	r3, [sp, #28]
  401882:	f04f 0c00 	mov.w	ip, #0
  401886:	e6eb      	b.n	401660 <_vfiprintf_r+0x270>
  401888:	f018 0f20 	tst.w	r8, #32
  40188c:	9503      	str	r5, [sp, #12]
  40188e:	46b4      	mov	ip, r6
  401890:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401894:	f47f af65 	bne.w	401762 <_vfiprintf_r+0x372>
  401898:	f018 0f10 	tst.w	r8, #16
  40189c:	f040 82a2 	bne.w	401de4 <_vfiprintf_r+0x9f4>
  4018a0:	f018 0f40 	tst.w	r8, #64	; 0x40
  4018a4:	f000 829e 	beq.w	401de4 <_vfiprintf_r+0x9f4>
  4018a8:	9904      	ldr	r1, [sp, #16]
  4018aa:	f9b1 6000 	ldrsh.w	r6, [r1]
  4018ae:	3104      	adds	r1, #4
  4018b0:	17f7      	asrs	r7, r6, #31
  4018b2:	4632      	mov	r2, r6
  4018b4:	463b      	mov	r3, r7
  4018b6:	9104      	str	r1, [sp, #16]
  4018b8:	e75d      	b.n	401776 <_vfiprintf_r+0x386>
  4018ba:	9904      	ldr	r1, [sp, #16]
  4018bc:	9503      	str	r5, [sp, #12]
  4018be:	2330      	movs	r3, #48	; 0x30
  4018c0:	460a      	mov	r2, r1
  4018c2:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  4018c6:	2378      	movs	r3, #120	; 0x78
  4018c8:	3204      	adds	r2, #4
  4018ca:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  4018ce:	4b37      	ldr	r3, [pc, #220]	; (4019ac <_vfiprintf_r+0x5bc>)
  4018d0:	9309      	str	r3, [sp, #36]	; 0x24
  4018d2:	46b4      	mov	ip, r6
  4018d4:	f048 0802 	orr.w	r8, r8, #2
  4018d8:	680e      	ldr	r6, [r1, #0]
  4018da:	9204      	str	r2, [sp, #16]
  4018dc:	2700      	movs	r7, #0
  4018de:	2302      	movs	r3, #2
  4018e0:	e689      	b.n	4015f6 <_vfiprintf_r+0x206>
  4018e2:	f048 0820 	orr.w	r8, r8, #32
  4018e6:	f89b 3000 	ldrb.w	r3, [fp]
  4018ea:	4658      	mov	r0, fp
  4018ec:	e5e9      	b.n	4014c2 <_vfiprintf_r+0xd2>
  4018ee:	9a04      	ldr	r2, [sp, #16]
  4018f0:	9503      	str	r5, [sp, #12]
  4018f2:	6813      	ldr	r3, [r2, #0]
  4018f4:	9307      	str	r3, [sp, #28]
  4018f6:	f04f 0100 	mov.w	r1, #0
  4018fa:	46b4      	mov	ip, r6
  4018fc:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401900:	1d16      	adds	r6, r2, #4
  401902:	2b00      	cmp	r3, #0
  401904:	f000 8350 	beq.w	401fa8 <_vfiprintf_r+0xbb8>
  401908:	f1bc 0f00 	cmp.w	ip, #0
  40190c:	f2c0 832a 	blt.w	401f64 <_vfiprintf_r+0xb74>
  401910:	9d07      	ldr	r5, [sp, #28]
  401912:	f8cd c010 	str.w	ip, [sp, #16]
  401916:	4662      	mov	r2, ip
  401918:	4628      	mov	r0, r5
  40191a:	2100      	movs	r1, #0
  40191c:	f001 fbd6 	bl	4030cc <memchr>
  401920:	f8dd c010 	ldr.w	ip, [sp, #16]
  401924:	2800      	cmp	r0, #0
  401926:	f000 8350 	beq.w	401fca <_vfiprintf_r+0xbda>
  40192a:	ebc5 0900 	rsb	r9, r5, r0
  40192e:	9604      	str	r6, [sp, #16]
  401930:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  401934:	f04f 0c00 	mov.w	ip, #0
  401938:	e68c      	b.n	401654 <_vfiprintf_r+0x264>
  40193a:	4a1c      	ldr	r2, [pc, #112]	; (4019ac <_vfiprintf_r+0x5bc>)
  40193c:	9503      	str	r5, [sp, #12]
  40193e:	f018 0f20 	tst.w	r8, #32
  401942:	46b4      	mov	ip, r6
  401944:	9209      	str	r2, [sp, #36]	; 0x24
  401946:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  40194a:	f47f af70 	bne.w	40182e <_vfiprintf_r+0x43e>
  40194e:	9904      	ldr	r1, [sp, #16]
  401950:	f018 0f10 	tst.w	r8, #16
  401954:	460a      	mov	r2, r1
  401956:	f040 8240 	bne.w	401dda <_vfiprintf_r+0x9ea>
  40195a:	f018 0f40 	tst.w	r8, #64	; 0x40
  40195e:	f000 823c 	beq.w	401dda <_vfiprintf_r+0x9ea>
  401962:	3204      	adds	r2, #4
  401964:	880e      	ldrh	r6, [r1, #0]
  401966:	9204      	str	r2, [sp, #16]
  401968:	2700      	movs	r7, #0
  40196a:	e769      	b.n	401840 <_vfiprintf_r+0x450>
  40196c:	f89b 3000 	ldrb.w	r3, [fp]
  401970:	2b6c      	cmp	r3, #108	; 0x6c
  401972:	f000 82ea 	beq.w	401f4a <_vfiprintf_r+0xb5a>
  401976:	f048 0810 	orr.w	r8, r8, #16
  40197a:	4658      	mov	r0, fp
  40197c:	e5a1      	b.n	4014c2 <_vfiprintf_r+0xd2>
  40197e:	9a04      	ldr	r2, [sp, #16]
  401980:	6815      	ldr	r5, [r2, #0]
  401982:	4613      	mov	r3, r2
  401984:	2d00      	cmp	r5, #0
  401986:	f103 0304 	add.w	r3, r3, #4
  40198a:	f2c0 82e6 	blt.w	401f5a <_vfiprintf_r+0xb6a>
  40198e:	9304      	str	r3, [sp, #16]
  401990:	f89b 3000 	ldrb.w	r3, [fp]
  401994:	4658      	mov	r0, fp
  401996:	e594      	b.n	4014c2 <_vfiprintf_r+0xd2>
  401998:	f89b 3000 	ldrb.w	r3, [fp]
  40199c:	4658      	mov	r0, fp
  40199e:	212b      	movs	r1, #43	; 0x2b
  4019a0:	e58f      	b.n	4014c2 <_vfiprintf_r+0xd2>
  4019a2:	bf00      	nop
  4019a4:	00404220 	.word	0x00404220
  4019a8:	004041f0 	.word	0x004041f0
  4019ac:	00404204 	.word	0x00404204
  4019b0:	f89b 3000 	ldrb.w	r3, [fp]
  4019b4:	2b2a      	cmp	r3, #42	; 0x2a
  4019b6:	f10b 0001 	add.w	r0, fp, #1
  4019ba:	f000 830f 	beq.w	401fdc <_vfiprintf_r+0xbec>
  4019be:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4019c2:	2a09      	cmp	r2, #9
  4019c4:	4683      	mov	fp, r0
  4019c6:	f04f 0600 	mov.w	r6, #0
  4019ca:	f63f ad7c 	bhi.w	4014c6 <_vfiprintf_r+0xd6>
  4019ce:	f81b 3b01 	ldrb.w	r3, [fp], #1
  4019d2:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4019d6:	eb02 0646 	add.w	r6, r2, r6, lsl #1
  4019da:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4019de:	2a09      	cmp	r2, #9
  4019e0:	d9f5      	bls.n	4019ce <_vfiprintf_r+0x5de>
  4019e2:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
  4019e6:	e56e      	b.n	4014c6 <_vfiprintf_r+0xd6>
  4019e8:	f018 0f20 	tst.w	r8, #32
  4019ec:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  4019f0:	f000 8283 	beq.w	401efa <_vfiprintf_r+0xb0a>
  4019f4:	9a04      	ldr	r2, [sp, #16]
  4019f6:	9902      	ldr	r1, [sp, #8]
  4019f8:	6813      	ldr	r3, [r2, #0]
  4019fa:	17cf      	asrs	r7, r1, #31
  4019fc:	4608      	mov	r0, r1
  4019fe:	3204      	adds	r2, #4
  401a00:	4639      	mov	r1, r7
  401a02:	9204      	str	r2, [sp, #16]
  401a04:	e9c3 0100 	strd	r0, r1, [r3]
  401a08:	e524      	b.n	401454 <_vfiprintf_r+0x64>
  401a0a:	4658      	mov	r0, fp
  401a0c:	f89b 3000 	ldrb.w	r3, [fp]
  401a10:	2900      	cmp	r1, #0
  401a12:	f47f ad56 	bne.w	4014c2 <_vfiprintf_r+0xd2>
  401a16:	2120      	movs	r1, #32
  401a18:	e553      	b.n	4014c2 <_vfiprintf_r+0xd2>
  401a1a:	f048 0801 	orr.w	r8, r8, #1
  401a1e:	4658      	mov	r0, fp
  401a20:	f89b 3000 	ldrb.w	r3, [fp]
  401a24:	e54d      	b.n	4014c2 <_vfiprintf_r+0xd2>
  401a26:	9503      	str	r5, [sp, #12]
  401a28:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401a2c:	2b00      	cmp	r3, #0
  401a2e:	f000 809c 	beq.w	401b6a <_vfiprintf_r+0x77a>
  401a32:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  401a36:	f04f 0300 	mov.w	r3, #0
  401a3a:	2601      	movs	r6, #1
  401a3c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401a40:	ab10      	add	r3, sp, #64	; 0x40
  401a42:	46b1      	mov	r9, r6
  401a44:	9307      	str	r3, [sp, #28]
  401a46:	e71c      	b.n	401882 <_vfiprintf_r+0x492>
  401a48:	9801      	ldr	r0, [sp, #4]
  401a4a:	9900      	ldr	r1, [sp, #0]
  401a4c:	9308      	str	r3, [sp, #32]
  401a4e:	aa0d      	add	r2, sp, #52	; 0x34
  401a50:	f7ff fc92 	bl	401378 <__sprint_r.part.0>
  401a54:	2800      	cmp	r0, #0
  401a56:	f040 808f 	bne.w	401b78 <_vfiprintf_r+0x788>
  401a5a:	990e      	ldr	r1, [sp, #56]	; 0x38
  401a5c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401a5e:	9b08      	ldr	r3, [sp, #32]
  401a60:	f101 0e01 	add.w	lr, r1, #1
  401a64:	46d4      	mov	ip, sl
  401a66:	e61c      	b.n	4016a2 <_vfiprintf_r+0x2b2>
  401a68:	990e      	ldr	r1, [sp, #56]	; 0x38
  401a6a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401a6c:	1c48      	adds	r0, r1, #1
  401a6e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401a72:	b16b      	cbz	r3, 401a90 <_vfiprintf_r+0x6a0>
  401a74:	3201      	adds	r2, #1
  401a76:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
  401a7a:	2101      	movs	r1, #1
  401a7c:	2807      	cmp	r0, #7
  401a7e:	920f      	str	r2, [sp, #60]	; 0x3c
  401a80:	900e      	str	r0, [sp, #56]	; 0x38
  401a82:	6023      	str	r3, [r4, #0]
  401a84:	6061      	str	r1, [r4, #4]
  401a86:	f300 8134 	bgt.w	401cf2 <_vfiprintf_r+0x902>
  401a8a:	4601      	mov	r1, r0
  401a8c:	3408      	adds	r4, #8
  401a8e:	3001      	adds	r0, #1
  401a90:	9b05      	ldr	r3, [sp, #20]
  401a92:	b163      	cbz	r3, 401aae <_vfiprintf_r+0x6be>
  401a94:	3202      	adds	r2, #2
  401a96:	a90c      	add	r1, sp, #48	; 0x30
  401a98:	2302      	movs	r3, #2
  401a9a:	2807      	cmp	r0, #7
  401a9c:	920f      	str	r2, [sp, #60]	; 0x3c
  401a9e:	900e      	str	r0, [sp, #56]	; 0x38
  401aa0:	e884 000a 	stmia.w	r4, {r1, r3}
  401aa4:	f300 8134 	bgt.w	401d10 <_vfiprintf_r+0x920>
  401aa8:	4601      	mov	r1, r0
  401aaa:	3408      	adds	r4, #8
  401aac:	3001      	adds	r0, #1
  401aae:	9b06      	ldr	r3, [sp, #24]
  401ab0:	2b80      	cmp	r3, #128	; 0x80
  401ab2:	f000 80d4 	beq.w	401c5e <_vfiprintf_r+0x86e>
  401ab6:	ebc9 070c 	rsb	r7, r9, ip
  401aba:	2f00      	cmp	r7, #0
  401abc:	dd2b      	ble.n	401b16 <_vfiprintf_r+0x726>
  401abe:	2f10      	cmp	r7, #16
  401ac0:	4daa      	ldr	r5, [pc, #680]	; (401d6c <_vfiprintf_r+0x97c>)
  401ac2:	dd1f      	ble.n	401b04 <_vfiprintf_r+0x714>
  401ac4:	46a6      	mov	lr, r4
  401ac6:	2310      	movs	r3, #16
  401ac8:	9c01      	ldr	r4, [sp, #4]
  401aca:	e007      	b.n	401adc <_vfiprintf_r+0x6ec>
  401acc:	f101 0c02 	add.w	ip, r1, #2
  401ad0:	f10e 0e08 	add.w	lr, lr, #8
  401ad4:	4601      	mov	r1, r0
  401ad6:	3f10      	subs	r7, #16
  401ad8:	2f10      	cmp	r7, #16
  401ada:	dd11      	ble.n	401b00 <_vfiprintf_r+0x710>
  401adc:	1c48      	adds	r0, r1, #1
  401ade:	3210      	adds	r2, #16
  401ae0:	2807      	cmp	r0, #7
  401ae2:	920f      	str	r2, [sp, #60]	; 0x3c
  401ae4:	f8ce 5000 	str.w	r5, [lr]
  401ae8:	f8ce 3004 	str.w	r3, [lr, #4]
  401aec:	900e      	str	r0, [sp, #56]	; 0x38
  401aee:	dded      	ble.n	401acc <_vfiprintf_r+0x6dc>
  401af0:	bb6a      	cbnz	r2, 401b4e <_vfiprintf_r+0x75e>
  401af2:	3f10      	subs	r7, #16
  401af4:	2f10      	cmp	r7, #16
  401af6:	f04f 0c01 	mov.w	ip, #1
  401afa:	4611      	mov	r1, r2
  401afc:	46d6      	mov	lr, sl
  401afe:	dced      	bgt.n	401adc <_vfiprintf_r+0x6ec>
  401b00:	4674      	mov	r4, lr
  401b02:	4660      	mov	r0, ip
  401b04:	443a      	add	r2, r7
  401b06:	2807      	cmp	r0, #7
  401b08:	920f      	str	r2, [sp, #60]	; 0x3c
  401b0a:	e884 00a0 	stmia.w	r4, {r5, r7}
  401b0e:	900e      	str	r0, [sp, #56]	; 0x38
  401b10:	dc3b      	bgt.n	401b8a <_vfiprintf_r+0x79a>
  401b12:	3408      	adds	r4, #8
  401b14:	3001      	adds	r0, #1
  401b16:	eb02 0309 	add.w	r3, r2, r9
  401b1a:	9a07      	ldr	r2, [sp, #28]
  401b1c:	930f      	str	r3, [sp, #60]	; 0x3c
  401b1e:	2807      	cmp	r0, #7
  401b20:	e884 0204 	stmia.w	r4, {r2, r9}
  401b24:	900e      	str	r0, [sp, #56]	; 0x38
  401b26:	dd3d      	ble.n	401ba4 <_vfiprintf_r+0x7b4>
  401b28:	2b00      	cmp	r3, #0
  401b2a:	f040 813e 	bne.w	401daa <_vfiprintf_r+0x9ba>
  401b2e:	f018 0f04 	tst.w	r8, #4
  401b32:	930e      	str	r3, [sp, #56]	; 0x38
  401b34:	f040 812f 	bne.w	401d96 <_vfiprintf_r+0x9a6>
  401b38:	9b02      	ldr	r3, [sp, #8]
  401b3a:	9a03      	ldr	r2, [sp, #12]
  401b3c:	4296      	cmp	r6, r2
  401b3e:	bfac      	ite	ge
  401b40:	199b      	addge	r3, r3, r6
  401b42:	189b      	addlt	r3, r3, r2
  401b44:	9302      	str	r3, [sp, #8]
  401b46:	2300      	movs	r3, #0
  401b48:	930e      	str	r3, [sp, #56]	; 0x38
  401b4a:	4654      	mov	r4, sl
  401b4c:	e482      	b.n	401454 <_vfiprintf_r+0x64>
  401b4e:	4620      	mov	r0, r4
  401b50:	9900      	ldr	r1, [sp, #0]
  401b52:	9305      	str	r3, [sp, #20]
  401b54:	aa0d      	add	r2, sp, #52	; 0x34
  401b56:	f7ff fc0f 	bl	401378 <__sprint_r.part.0>
  401b5a:	b968      	cbnz	r0, 401b78 <_vfiprintf_r+0x788>
  401b5c:	990e      	ldr	r1, [sp, #56]	; 0x38
  401b5e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401b60:	9b05      	ldr	r3, [sp, #20]
  401b62:	f101 0c01 	add.w	ip, r1, #1
  401b66:	46d6      	mov	lr, sl
  401b68:	e7b5      	b.n	401ad6 <_vfiprintf_r+0x6e6>
  401b6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401b6c:	b123      	cbz	r3, 401b78 <_vfiprintf_r+0x788>
  401b6e:	9801      	ldr	r0, [sp, #4]
  401b70:	9900      	ldr	r1, [sp, #0]
  401b72:	aa0d      	add	r2, sp, #52	; 0x34
  401b74:	f7ff fc00 	bl	401378 <__sprint_r.part.0>
  401b78:	9b00      	ldr	r3, [sp, #0]
  401b7a:	899b      	ldrh	r3, [r3, #12]
  401b7c:	065b      	lsls	r3, r3, #25
  401b7e:	f53f ad22 	bmi.w	4015c6 <_vfiprintf_r+0x1d6>
  401b82:	9802      	ldr	r0, [sp, #8]
  401b84:	b02b      	add	sp, #172	; 0xac
  401b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401b8a:	2a00      	cmp	r2, #0
  401b8c:	f040 8191 	bne.w	401eb2 <_vfiprintf_r+0xac2>
  401b90:	2201      	movs	r2, #1
  401b92:	9907      	ldr	r1, [sp, #28]
  401b94:	f8cd 906c 	str.w	r9, [sp, #108]	; 0x6c
  401b98:	464b      	mov	r3, r9
  401b9a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401b9e:	911a      	str	r1, [sp, #104]	; 0x68
  401ba0:	920e      	str	r2, [sp, #56]	; 0x38
  401ba2:	4654      	mov	r4, sl
  401ba4:	f104 0208 	add.w	r2, r4, #8
  401ba8:	f018 0f04 	tst.w	r8, #4
  401bac:	d039      	beq.n	401c22 <_vfiprintf_r+0x832>
  401bae:	9903      	ldr	r1, [sp, #12]
  401bb0:	1b8d      	subs	r5, r1, r6
  401bb2:	2d00      	cmp	r5, #0
  401bb4:	dd35      	ble.n	401c22 <_vfiprintf_r+0x832>
  401bb6:	2d10      	cmp	r5, #16
  401bb8:	f340 8202 	ble.w	401fc0 <_vfiprintf_r+0xbd0>
  401bbc:	980e      	ldr	r0, [sp, #56]	; 0x38
  401bbe:	4f6c      	ldr	r7, [pc, #432]	; (401d70 <_vfiprintf_r+0x980>)
  401bc0:	f8dd 8004 	ldr.w	r8, [sp, #4]
  401bc4:	f8dd 9000 	ldr.w	r9, [sp]
  401bc8:	2410      	movs	r4, #16
  401bca:	e006      	b.n	401bda <_vfiprintf_r+0x7ea>
  401bcc:	f100 0e02 	add.w	lr, r0, #2
  401bd0:	3208      	adds	r2, #8
  401bd2:	4608      	mov	r0, r1
  401bd4:	3d10      	subs	r5, #16
  401bd6:	2d10      	cmp	r5, #16
  401bd8:	dd10      	ble.n	401bfc <_vfiprintf_r+0x80c>
  401bda:	1c41      	adds	r1, r0, #1
  401bdc:	3310      	adds	r3, #16
  401bde:	2907      	cmp	r1, #7
  401be0:	930f      	str	r3, [sp, #60]	; 0x3c
  401be2:	6017      	str	r7, [r2, #0]
  401be4:	6054      	str	r4, [r2, #4]
  401be6:	910e      	str	r1, [sp, #56]	; 0x38
  401be8:	ddf0      	ble.n	401bcc <_vfiprintf_r+0x7dc>
  401bea:	2b00      	cmp	r3, #0
  401bec:	d12a      	bne.n	401c44 <_vfiprintf_r+0x854>
  401bee:	3d10      	subs	r5, #16
  401bf0:	2d10      	cmp	r5, #16
  401bf2:	f04f 0e01 	mov.w	lr, #1
  401bf6:	4618      	mov	r0, r3
  401bf8:	4652      	mov	r2, sl
  401bfa:	dcee      	bgt.n	401bda <_vfiprintf_r+0x7ea>
  401bfc:	442b      	add	r3, r5
  401bfe:	f1be 0f07 	cmp.w	lr, #7
  401c02:	930f      	str	r3, [sp, #60]	; 0x3c
  401c04:	6017      	str	r7, [r2, #0]
  401c06:	6055      	str	r5, [r2, #4]
  401c08:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401c0c:	dd09      	ble.n	401c22 <_vfiprintf_r+0x832>
  401c0e:	2b00      	cmp	r3, #0
  401c10:	d092      	beq.n	401b38 <_vfiprintf_r+0x748>
  401c12:	9801      	ldr	r0, [sp, #4]
  401c14:	9900      	ldr	r1, [sp, #0]
  401c16:	aa0d      	add	r2, sp, #52	; 0x34
  401c18:	f7ff fbae 	bl	401378 <__sprint_r.part.0>
  401c1c:	2800      	cmp	r0, #0
  401c1e:	d1ab      	bne.n	401b78 <_vfiprintf_r+0x788>
  401c20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401c22:	9a02      	ldr	r2, [sp, #8]
  401c24:	9903      	ldr	r1, [sp, #12]
  401c26:	428e      	cmp	r6, r1
  401c28:	bfac      	ite	ge
  401c2a:	1992      	addge	r2, r2, r6
  401c2c:	1852      	addlt	r2, r2, r1
  401c2e:	9202      	str	r2, [sp, #8]
  401c30:	2b00      	cmp	r3, #0
  401c32:	d088      	beq.n	401b46 <_vfiprintf_r+0x756>
  401c34:	9801      	ldr	r0, [sp, #4]
  401c36:	9900      	ldr	r1, [sp, #0]
  401c38:	aa0d      	add	r2, sp, #52	; 0x34
  401c3a:	f7ff fb9d 	bl	401378 <__sprint_r.part.0>
  401c3e:	2800      	cmp	r0, #0
  401c40:	d081      	beq.n	401b46 <_vfiprintf_r+0x756>
  401c42:	e799      	b.n	401b78 <_vfiprintf_r+0x788>
  401c44:	4640      	mov	r0, r8
  401c46:	4649      	mov	r1, r9
  401c48:	aa0d      	add	r2, sp, #52	; 0x34
  401c4a:	f7ff fb95 	bl	401378 <__sprint_r.part.0>
  401c4e:	2800      	cmp	r0, #0
  401c50:	d192      	bne.n	401b78 <_vfiprintf_r+0x788>
  401c52:	980e      	ldr	r0, [sp, #56]	; 0x38
  401c54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401c56:	f100 0e01 	add.w	lr, r0, #1
  401c5a:	4652      	mov	r2, sl
  401c5c:	e7ba      	b.n	401bd4 <_vfiprintf_r+0x7e4>
  401c5e:	9b03      	ldr	r3, [sp, #12]
  401c60:	1b9f      	subs	r7, r3, r6
  401c62:	2f00      	cmp	r7, #0
  401c64:	f77f af27 	ble.w	401ab6 <_vfiprintf_r+0x6c6>
  401c68:	2f10      	cmp	r7, #16
  401c6a:	4d40      	ldr	r5, [pc, #256]	; (401d6c <_vfiprintf_r+0x97c>)
  401c6c:	f340 81b4 	ble.w	401fd8 <_vfiprintf_r+0xbe8>
  401c70:	4620      	mov	r0, r4
  401c72:	2310      	movs	r3, #16
  401c74:	4664      	mov	r4, ip
  401c76:	4684      	mov	ip, r0
  401c78:	e007      	b.n	401c8a <_vfiprintf_r+0x89a>
  401c7a:	f101 0e02 	add.w	lr, r1, #2
  401c7e:	f10c 0c08 	add.w	ip, ip, #8
  401c82:	4601      	mov	r1, r0
  401c84:	3f10      	subs	r7, #16
  401c86:	2f10      	cmp	r7, #16
  401c88:	dd11      	ble.n	401cae <_vfiprintf_r+0x8be>
  401c8a:	1c48      	adds	r0, r1, #1
  401c8c:	3210      	adds	r2, #16
  401c8e:	2807      	cmp	r0, #7
  401c90:	920f      	str	r2, [sp, #60]	; 0x3c
  401c92:	f8cc 5000 	str.w	r5, [ip]
  401c96:	f8cc 3004 	str.w	r3, [ip, #4]
  401c9a:	900e      	str	r0, [sp, #56]	; 0x38
  401c9c:	dded      	ble.n	401c7a <_vfiprintf_r+0x88a>
  401c9e:	b9c2      	cbnz	r2, 401cd2 <_vfiprintf_r+0x8e2>
  401ca0:	3f10      	subs	r7, #16
  401ca2:	2f10      	cmp	r7, #16
  401ca4:	f04f 0e01 	mov.w	lr, #1
  401ca8:	4611      	mov	r1, r2
  401caa:	46d4      	mov	ip, sl
  401cac:	dced      	bgt.n	401c8a <_vfiprintf_r+0x89a>
  401cae:	4663      	mov	r3, ip
  401cb0:	46a4      	mov	ip, r4
  401cb2:	461c      	mov	r4, r3
  401cb4:	443a      	add	r2, r7
  401cb6:	f1be 0f07 	cmp.w	lr, #7
  401cba:	920f      	str	r2, [sp, #60]	; 0x3c
  401cbc:	e884 00a0 	stmia.w	r4, {r5, r7}
  401cc0:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401cc4:	f300 80ef 	bgt.w	401ea6 <_vfiprintf_r+0xab6>
  401cc8:	3408      	adds	r4, #8
  401cca:	f10e 0001 	add.w	r0, lr, #1
  401cce:	4671      	mov	r1, lr
  401cd0:	e6f1      	b.n	401ab6 <_vfiprintf_r+0x6c6>
  401cd2:	9801      	ldr	r0, [sp, #4]
  401cd4:	9900      	ldr	r1, [sp, #0]
  401cd6:	9305      	str	r3, [sp, #20]
  401cd8:	aa0d      	add	r2, sp, #52	; 0x34
  401cda:	f7ff fb4d 	bl	401378 <__sprint_r.part.0>
  401cde:	2800      	cmp	r0, #0
  401ce0:	f47f af4a 	bne.w	401b78 <_vfiprintf_r+0x788>
  401ce4:	990e      	ldr	r1, [sp, #56]	; 0x38
  401ce6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401ce8:	9b05      	ldr	r3, [sp, #20]
  401cea:	f101 0e01 	add.w	lr, r1, #1
  401cee:	46d4      	mov	ip, sl
  401cf0:	e7c8      	b.n	401c84 <_vfiprintf_r+0x894>
  401cf2:	2a00      	cmp	r2, #0
  401cf4:	f040 80c6 	bne.w	401e84 <_vfiprintf_r+0xa94>
  401cf8:	9b05      	ldr	r3, [sp, #20]
  401cfa:	2b00      	cmp	r3, #0
  401cfc:	f000 8086 	beq.w	401e0c <_vfiprintf_r+0xa1c>
  401d00:	aa0c      	add	r2, sp, #48	; 0x30
  401d02:	2302      	movs	r3, #2
  401d04:	921a      	str	r2, [sp, #104]	; 0x68
  401d06:	4608      	mov	r0, r1
  401d08:	931b      	str	r3, [sp, #108]	; 0x6c
  401d0a:	461a      	mov	r2, r3
  401d0c:	4654      	mov	r4, sl
  401d0e:	e6cb      	b.n	401aa8 <_vfiprintf_r+0x6b8>
  401d10:	2a00      	cmp	r2, #0
  401d12:	f040 80a6 	bne.w	401e62 <_vfiprintf_r+0xa72>
  401d16:	2001      	movs	r0, #1
  401d18:	4611      	mov	r1, r2
  401d1a:	4654      	mov	r4, sl
  401d1c:	e6c7      	b.n	401aae <_vfiprintf_r+0x6be>
  401d1e:	bb03      	cbnz	r3, 401d62 <_vfiprintf_r+0x972>
  401d20:	f018 0f01 	tst.w	r8, #1
  401d24:	d01d      	beq.n	401d62 <_vfiprintf_r+0x972>
  401d26:	ab2a      	add	r3, sp, #168	; 0xa8
  401d28:	2230      	movs	r2, #48	; 0x30
  401d2a:	f803 2d41 	strb.w	r2, [r3, #-65]!
  401d2e:	ebc3 090a 	rsb	r9, r3, sl
  401d32:	9307      	str	r3, [sp, #28]
  401d34:	e48e      	b.n	401654 <_vfiprintf_r+0x264>
  401d36:	9809      	ldr	r0, [sp, #36]	; 0x24
  401d38:	46d1      	mov	r9, sl
  401d3a:	0933      	lsrs	r3, r6, #4
  401d3c:	f006 010f 	and.w	r1, r6, #15
  401d40:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401d44:	093a      	lsrs	r2, r7, #4
  401d46:	461e      	mov	r6, r3
  401d48:	4617      	mov	r7, r2
  401d4a:	5c43      	ldrb	r3, [r0, r1]
  401d4c:	f809 3d01 	strb.w	r3, [r9, #-1]!
  401d50:	ea56 0307 	orrs.w	r3, r6, r7
  401d54:	d1f1      	bne.n	401d3a <_vfiprintf_r+0x94a>
  401d56:	464b      	mov	r3, r9
  401d58:	f8cd 901c 	str.w	r9, [sp, #28]
  401d5c:	ebc3 090a 	rsb	r9, r3, sl
  401d60:	e478      	b.n	401654 <_vfiprintf_r+0x264>
  401d62:	f8cd a01c 	str.w	sl, [sp, #28]
  401d66:	e475      	b.n	401654 <_vfiprintf_r+0x264>
  401d68:	2302      	movs	r3, #2
  401d6a:	e444      	b.n	4015f6 <_vfiprintf_r+0x206>
  401d6c:	004041e0 	.word	0x004041e0
  401d70:	00404220 	.word	0x00404220
  401d74:	2a00      	cmp	r2, #0
  401d76:	f040 80d7 	bne.w	401f28 <_vfiprintf_r+0xb38>
  401d7a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401d7e:	2b00      	cmp	r3, #0
  401d80:	f000 80ae 	beq.w	401ee0 <_vfiprintf_r+0xaf0>
  401d84:	2301      	movs	r3, #1
  401d86:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  401d8a:	4618      	mov	r0, r3
  401d8c:	931b      	str	r3, [sp, #108]	; 0x6c
  401d8e:	461a      	mov	r2, r3
  401d90:	911a      	str	r1, [sp, #104]	; 0x68
  401d92:	4654      	mov	r4, sl
  401d94:	e679      	b.n	401a8a <_vfiprintf_r+0x69a>
  401d96:	9a03      	ldr	r2, [sp, #12]
  401d98:	1b95      	subs	r5, r2, r6
  401d9a:	2d00      	cmp	r5, #0
  401d9c:	4652      	mov	r2, sl
  401d9e:	f73f af0a 	bgt.w	401bb6 <_vfiprintf_r+0x7c6>
  401da2:	e6c9      	b.n	401b38 <_vfiprintf_r+0x748>
  401da4:	465d      	mov	r5, fp
  401da6:	f7ff bb7c 	b.w	4014a2 <_vfiprintf_r+0xb2>
  401daa:	9801      	ldr	r0, [sp, #4]
  401dac:	9900      	ldr	r1, [sp, #0]
  401dae:	aa0d      	add	r2, sp, #52	; 0x34
  401db0:	f7ff fae2 	bl	401378 <__sprint_r.part.0>
  401db4:	2800      	cmp	r0, #0
  401db6:	f47f aedf 	bne.w	401b78 <_vfiprintf_r+0x788>
  401dba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401dbc:	4652      	mov	r2, sl
  401dbe:	e6f3      	b.n	401ba8 <_vfiprintf_r+0x7b8>
  401dc0:	9904      	ldr	r1, [sp, #16]
  401dc2:	460a      	mov	r2, r1
  401dc4:	3204      	adds	r2, #4
  401dc6:	680e      	ldr	r6, [r1, #0]
  401dc8:	9204      	str	r2, [sp, #16]
  401dca:	2700      	movs	r7, #0
  401dcc:	e413      	b.n	4015f6 <_vfiprintf_r+0x206>
  401dce:	3204      	adds	r2, #4
  401dd0:	681e      	ldr	r6, [r3, #0]
  401dd2:	9204      	str	r2, [sp, #16]
  401dd4:	2301      	movs	r3, #1
  401dd6:	2700      	movs	r7, #0
  401dd8:	e40d      	b.n	4015f6 <_vfiprintf_r+0x206>
  401dda:	6816      	ldr	r6, [r2, #0]
  401ddc:	3204      	adds	r2, #4
  401dde:	9204      	str	r2, [sp, #16]
  401de0:	2700      	movs	r7, #0
  401de2:	e52d      	b.n	401840 <_vfiprintf_r+0x450>
  401de4:	9a04      	ldr	r2, [sp, #16]
  401de6:	6816      	ldr	r6, [r2, #0]
  401de8:	4613      	mov	r3, r2
  401dea:	3304      	adds	r3, #4
  401dec:	17f7      	asrs	r7, r6, #31
  401dee:	9304      	str	r3, [sp, #16]
  401df0:	4632      	mov	r2, r6
  401df2:	463b      	mov	r3, r7
  401df4:	e4bf      	b.n	401776 <_vfiprintf_r+0x386>
  401df6:	9801      	ldr	r0, [sp, #4]
  401df8:	9900      	ldr	r1, [sp, #0]
  401dfa:	aa0d      	add	r2, sp, #52	; 0x34
  401dfc:	f7ff fabc 	bl	401378 <__sprint_r.part.0>
  401e00:	2800      	cmp	r0, #0
  401e02:	f47f aeb9 	bne.w	401b78 <_vfiprintf_r+0x788>
  401e06:	4654      	mov	r4, sl
  401e08:	f7ff bbbe 	b.w	401588 <_vfiprintf_r+0x198>
  401e0c:	4608      	mov	r0, r1
  401e0e:	4654      	mov	r4, sl
  401e10:	4611      	mov	r1, r2
  401e12:	e64c      	b.n	401aae <_vfiprintf_r+0x6be>
  401e14:	46d1      	mov	r9, sl
  401e16:	f8cd c014 	str.w	ip, [sp, #20]
  401e1a:	4630      	mov	r0, r6
  401e1c:	4639      	mov	r1, r7
  401e1e:	220a      	movs	r2, #10
  401e20:	2300      	movs	r3, #0
  401e22:	f001 fe7d 	bl	403b20 <__aeabi_uldivmod>
  401e26:	3230      	adds	r2, #48	; 0x30
  401e28:	4630      	mov	r0, r6
  401e2a:	4639      	mov	r1, r7
  401e2c:	f809 2d01 	strb.w	r2, [r9, #-1]!
  401e30:	2300      	movs	r3, #0
  401e32:	220a      	movs	r2, #10
  401e34:	f001 fe74 	bl	403b20 <__aeabi_uldivmod>
  401e38:	4606      	mov	r6, r0
  401e3a:	460f      	mov	r7, r1
  401e3c:	ea56 0307 	orrs.w	r3, r6, r7
  401e40:	d1eb      	bne.n	401e1a <_vfiprintf_r+0xa2a>
  401e42:	f8dd c014 	ldr.w	ip, [sp, #20]
  401e46:	e786      	b.n	401d56 <_vfiprintf_r+0x966>
  401e48:	2b30      	cmp	r3, #48	; 0x30
  401e4a:	9b07      	ldr	r3, [sp, #28]
  401e4c:	d086      	beq.n	401d5c <_vfiprintf_r+0x96c>
  401e4e:	3b01      	subs	r3, #1
  401e50:	461a      	mov	r2, r3
  401e52:	9307      	str	r3, [sp, #28]
  401e54:	2330      	movs	r3, #48	; 0x30
  401e56:	ebc2 090a 	rsb	r9, r2, sl
  401e5a:	f801 3c01 	strb.w	r3, [r1, #-1]
  401e5e:	f7ff bbf9 	b.w	401654 <_vfiprintf_r+0x264>
  401e62:	9801      	ldr	r0, [sp, #4]
  401e64:	9900      	ldr	r1, [sp, #0]
  401e66:	f8cd c014 	str.w	ip, [sp, #20]
  401e6a:	aa0d      	add	r2, sp, #52	; 0x34
  401e6c:	f7ff fa84 	bl	401378 <__sprint_r.part.0>
  401e70:	2800      	cmp	r0, #0
  401e72:	f47f ae81 	bne.w	401b78 <_vfiprintf_r+0x788>
  401e76:	990e      	ldr	r1, [sp, #56]	; 0x38
  401e78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401e7a:	f8dd c014 	ldr.w	ip, [sp, #20]
  401e7e:	1c48      	adds	r0, r1, #1
  401e80:	4654      	mov	r4, sl
  401e82:	e614      	b.n	401aae <_vfiprintf_r+0x6be>
  401e84:	9801      	ldr	r0, [sp, #4]
  401e86:	9900      	ldr	r1, [sp, #0]
  401e88:	f8cd c020 	str.w	ip, [sp, #32]
  401e8c:	aa0d      	add	r2, sp, #52	; 0x34
  401e8e:	f7ff fa73 	bl	401378 <__sprint_r.part.0>
  401e92:	2800      	cmp	r0, #0
  401e94:	f47f ae70 	bne.w	401b78 <_vfiprintf_r+0x788>
  401e98:	990e      	ldr	r1, [sp, #56]	; 0x38
  401e9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401e9c:	f8dd c020 	ldr.w	ip, [sp, #32]
  401ea0:	1c48      	adds	r0, r1, #1
  401ea2:	4654      	mov	r4, sl
  401ea4:	e5f4      	b.n	401a90 <_vfiprintf_r+0x6a0>
  401ea6:	2a00      	cmp	r2, #0
  401ea8:	d167      	bne.n	401f7a <_vfiprintf_r+0xb8a>
  401eaa:	2001      	movs	r0, #1
  401eac:	4611      	mov	r1, r2
  401eae:	4654      	mov	r4, sl
  401eb0:	e601      	b.n	401ab6 <_vfiprintf_r+0x6c6>
  401eb2:	9801      	ldr	r0, [sp, #4]
  401eb4:	9900      	ldr	r1, [sp, #0]
  401eb6:	aa0d      	add	r2, sp, #52	; 0x34
  401eb8:	f7ff fa5e 	bl	401378 <__sprint_r.part.0>
  401ebc:	2800      	cmp	r0, #0
  401ebe:	f47f ae5b 	bne.w	401b78 <_vfiprintf_r+0x788>
  401ec2:	980e      	ldr	r0, [sp, #56]	; 0x38
  401ec4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401ec6:	3001      	adds	r0, #1
  401ec8:	4654      	mov	r4, sl
  401eca:	e624      	b.n	401b16 <_vfiprintf_r+0x726>
  401ecc:	252d      	movs	r5, #45	; 0x2d
  401ece:	4276      	negs	r6, r6
  401ed0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  401ed4:	f88d 502f 	strb.w	r5, [sp, #47]	; 0x2f
  401ed8:	46e1      	mov	r9, ip
  401eda:	2301      	movs	r3, #1
  401edc:	f7ff bb91 	b.w	401602 <_vfiprintf_r+0x212>
  401ee0:	9b05      	ldr	r3, [sp, #20]
  401ee2:	4611      	mov	r1, r2
  401ee4:	2001      	movs	r0, #1
  401ee6:	4654      	mov	r4, sl
  401ee8:	2b00      	cmp	r3, #0
  401eea:	f43f ade4 	beq.w	401ab6 <_vfiprintf_r+0x6c6>
  401eee:	aa0c      	add	r2, sp, #48	; 0x30
  401ef0:	2302      	movs	r3, #2
  401ef2:	e88a 000c 	stmia.w	sl, {r2, r3}
  401ef6:	461a      	mov	r2, r3
  401ef8:	e5d6      	b.n	401aa8 <_vfiprintf_r+0x6b8>
  401efa:	f018 0f10 	tst.w	r8, #16
  401efe:	d10b      	bne.n	401f18 <_vfiprintf_r+0xb28>
  401f00:	f018 0f40 	tst.w	r8, #64	; 0x40
  401f04:	d008      	beq.n	401f18 <_vfiprintf_r+0xb28>
  401f06:	9a04      	ldr	r2, [sp, #16]
  401f08:	6813      	ldr	r3, [r2, #0]
  401f0a:	3204      	adds	r2, #4
  401f0c:	9204      	str	r2, [sp, #16]
  401f0e:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  401f12:	801a      	strh	r2, [r3, #0]
  401f14:	f7ff ba9e 	b.w	401454 <_vfiprintf_r+0x64>
  401f18:	9a04      	ldr	r2, [sp, #16]
  401f1a:	6813      	ldr	r3, [r2, #0]
  401f1c:	3204      	adds	r2, #4
  401f1e:	9204      	str	r2, [sp, #16]
  401f20:	9a02      	ldr	r2, [sp, #8]
  401f22:	601a      	str	r2, [r3, #0]
  401f24:	f7ff ba96 	b.w	401454 <_vfiprintf_r+0x64>
  401f28:	9801      	ldr	r0, [sp, #4]
  401f2a:	9900      	ldr	r1, [sp, #0]
  401f2c:	f8cd c020 	str.w	ip, [sp, #32]
  401f30:	aa0d      	add	r2, sp, #52	; 0x34
  401f32:	f7ff fa21 	bl	401378 <__sprint_r.part.0>
  401f36:	2800      	cmp	r0, #0
  401f38:	f47f ae1e 	bne.w	401b78 <_vfiprintf_r+0x788>
  401f3c:	990e      	ldr	r1, [sp, #56]	; 0x38
  401f3e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401f40:	f8dd c020 	ldr.w	ip, [sp, #32]
  401f44:	1c48      	adds	r0, r1, #1
  401f46:	4654      	mov	r4, sl
  401f48:	e591      	b.n	401a6e <_vfiprintf_r+0x67e>
  401f4a:	f048 0820 	orr.w	r8, r8, #32
  401f4e:	f10b 0001 	add.w	r0, fp, #1
  401f52:	f89b 3001 	ldrb.w	r3, [fp, #1]
  401f56:	f7ff bab4 	b.w	4014c2 <_vfiprintf_r+0xd2>
  401f5a:	426d      	negs	r5, r5
  401f5c:	9304      	str	r3, [sp, #16]
  401f5e:	4658      	mov	r0, fp
  401f60:	f7ff bbc6 	b.w	4016f0 <_vfiprintf_r+0x300>
  401f64:	9807      	ldr	r0, [sp, #28]
  401f66:	9604      	str	r6, [sp, #16]
  401f68:	f7ff f9d8 	bl	40131c <strlen>
  401f6c:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  401f70:	4681      	mov	r9, r0
  401f72:	f04f 0c00 	mov.w	ip, #0
  401f76:	f7ff bb6d 	b.w	401654 <_vfiprintf_r+0x264>
  401f7a:	9801      	ldr	r0, [sp, #4]
  401f7c:	9900      	ldr	r1, [sp, #0]
  401f7e:	f8cd c014 	str.w	ip, [sp, #20]
  401f82:	aa0d      	add	r2, sp, #52	; 0x34
  401f84:	f7ff f9f8 	bl	401378 <__sprint_r.part.0>
  401f88:	2800      	cmp	r0, #0
  401f8a:	f47f adf5 	bne.w	401b78 <_vfiprintf_r+0x788>
  401f8e:	990e      	ldr	r1, [sp, #56]	; 0x38
  401f90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401f92:	f8dd c014 	ldr.w	ip, [sp, #20]
  401f96:	1c48      	adds	r0, r1, #1
  401f98:	4654      	mov	r4, sl
  401f9a:	e58c      	b.n	401ab6 <_vfiprintf_r+0x6c6>
  401f9c:	990e      	ldr	r1, [sp, #56]	; 0x38
  401f9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401fa0:	4f15      	ldr	r7, [pc, #84]	; (401ff8 <_vfiprintf_r+0xc08>)
  401fa2:	3101      	adds	r1, #1
  401fa4:	f7ff bb98 	b.w	4016d8 <_vfiprintf_r+0x2e8>
  401fa8:	f1bc 0f06 	cmp.w	ip, #6
  401fac:	bf28      	it	cs
  401fae:	f04f 0c06 	movcs.w	ip, #6
  401fb2:	4b12      	ldr	r3, [pc, #72]	; (401ffc <_vfiprintf_r+0xc0c>)
  401fb4:	9604      	str	r6, [sp, #16]
  401fb6:	46e1      	mov	r9, ip
  401fb8:	ea2c 76ec 	bic.w	r6, ip, ip, asr #31
  401fbc:	9307      	str	r3, [sp, #28]
  401fbe:	e460      	b.n	401882 <_vfiprintf_r+0x492>
  401fc0:	990e      	ldr	r1, [sp, #56]	; 0x38
  401fc2:	4f0d      	ldr	r7, [pc, #52]	; (401ff8 <_vfiprintf_r+0xc08>)
  401fc4:	f101 0e01 	add.w	lr, r1, #1
  401fc8:	e618      	b.n	401bfc <_vfiprintf_r+0x80c>
  401fca:	46e1      	mov	r9, ip
  401fcc:	f89d 502f 	ldrb.w	r5, [sp, #47]	; 0x2f
  401fd0:	9604      	str	r6, [sp, #16]
  401fd2:	4684      	mov	ip, r0
  401fd4:	f7ff bb3e 	b.w	401654 <_vfiprintf_r+0x264>
  401fd8:	4686      	mov	lr, r0
  401fda:	e66b      	b.n	401cb4 <_vfiprintf_r+0x8c4>
  401fdc:	9a04      	ldr	r2, [sp, #16]
  401fde:	f89b 3001 	ldrb.w	r3, [fp, #1]
  401fe2:	6816      	ldr	r6, [r2, #0]
  401fe4:	3204      	adds	r2, #4
  401fe6:	2e00      	cmp	r6, #0
  401fe8:	9204      	str	r2, [sp, #16]
  401fea:	f6bf aa6a 	bge.w	4014c2 <_vfiprintf_r+0xd2>
  401fee:	f04f 36ff 	mov.w	r6, #4294967295
  401ff2:	f7ff ba66 	b.w	4014c2 <_vfiprintf_r+0xd2>
  401ff6:	bf00      	nop
  401ff8:	00404220 	.word	0x00404220
  401ffc:	00404218 	.word	0x00404218

00402000 <__sbprintf>:
  402000:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
  402004:	460c      	mov	r4, r1
  402006:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40200a:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  40200e:	69e7      	ldr	r7, [r4, #28]
  402010:	6e49      	ldr	r1, [r1, #100]	; 0x64
  402012:	f8b4 900e 	ldrh.w	r9, [r4, #14]
  402016:	9119      	str	r1, [sp, #100]	; 0x64
  402018:	ad1a      	add	r5, sp, #104	; 0x68
  40201a:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40201e:	f02e 0e02 	bic.w	lr, lr, #2
  402022:	f04f 0c00 	mov.w	ip, #0
  402026:	9707      	str	r7, [sp, #28]
  402028:	4669      	mov	r1, sp
  40202a:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40202c:	9500      	str	r5, [sp, #0]
  40202e:	9504      	str	r5, [sp, #16]
  402030:	9602      	str	r6, [sp, #8]
  402032:	9605      	str	r6, [sp, #20]
  402034:	f8ad e00c 	strh.w	lr, [sp, #12]
  402038:	f8ad 900e 	strh.w	r9, [sp, #14]
  40203c:	9709      	str	r7, [sp, #36]	; 0x24
  40203e:	f8cd c018 	str.w	ip, [sp, #24]
  402042:	4606      	mov	r6, r0
  402044:	f7ff f9d4 	bl	4013f0 <_vfiprintf_r>
  402048:	1e05      	subs	r5, r0, #0
  40204a:	db07      	blt.n	40205c <__sbprintf+0x5c>
  40204c:	4630      	mov	r0, r6
  40204e:	4669      	mov	r1, sp
  402050:	f000 f92e 	bl	4022b0 <_fflush_r>
  402054:	2800      	cmp	r0, #0
  402056:	bf18      	it	ne
  402058:	f04f 35ff 	movne.w	r5, #4294967295
  40205c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  402060:	065b      	lsls	r3, r3, #25
  402062:	d503      	bpl.n	40206c <__sbprintf+0x6c>
  402064:	89a3      	ldrh	r3, [r4, #12]
  402066:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40206a:	81a3      	strh	r3, [r4, #12]
  40206c:	4628      	mov	r0, r5
  40206e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  402072:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  402076:	bf00      	nop

00402078 <__swsetup_r>:
  402078:	b538      	push	{r3, r4, r5, lr}
  40207a:	4b2f      	ldr	r3, [pc, #188]	; (402138 <__swsetup_r+0xc0>)
  40207c:	681b      	ldr	r3, [r3, #0]
  40207e:	4605      	mov	r5, r0
  402080:	460c      	mov	r4, r1
  402082:	b113      	cbz	r3, 40208a <__swsetup_r+0x12>
  402084:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402086:	2a00      	cmp	r2, #0
  402088:	d036      	beq.n	4020f8 <__swsetup_r+0x80>
  40208a:	89a2      	ldrh	r2, [r4, #12]
  40208c:	b293      	uxth	r3, r2
  40208e:	0718      	lsls	r0, r3, #28
  402090:	d50c      	bpl.n	4020ac <__swsetup_r+0x34>
  402092:	6920      	ldr	r0, [r4, #16]
  402094:	b1a8      	cbz	r0, 4020c2 <__swsetup_r+0x4a>
  402096:	f013 0201 	ands.w	r2, r3, #1
  40209a:	d01e      	beq.n	4020da <__swsetup_r+0x62>
  40209c:	6963      	ldr	r3, [r4, #20]
  40209e:	2200      	movs	r2, #0
  4020a0:	425b      	negs	r3, r3
  4020a2:	61a3      	str	r3, [r4, #24]
  4020a4:	60a2      	str	r2, [r4, #8]
  4020a6:	b1f0      	cbz	r0, 4020e6 <__swsetup_r+0x6e>
  4020a8:	2000      	movs	r0, #0
  4020aa:	bd38      	pop	{r3, r4, r5, pc}
  4020ac:	06d9      	lsls	r1, r3, #27
  4020ae:	d53b      	bpl.n	402128 <__swsetup_r+0xb0>
  4020b0:	0758      	lsls	r0, r3, #29
  4020b2:	d425      	bmi.n	402100 <__swsetup_r+0x88>
  4020b4:	6920      	ldr	r0, [r4, #16]
  4020b6:	f042 0308 	orr.w	r3, r2, #8
  4020ba:	81a3      	strh	r3, [r4, #12]
  4020bc:	b29b      	uxth	r3, r3
  4020be:	2800      	cmp	r0, #0
  4020c0:	d1e9      	bne.n	402096 <__swsetup_r+0x1e>
  4020c2:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4020c6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4020ca:	d0e4      	beq.n	402096 <__swsetup_r+0x1e>
  4020cc:	4628      	mov	r0, r5
  4020ce:	4621      	mov	r1, r4
  4020d0:	f000 fcf2 	bl	402ab8 <__smakebuf_r>
  4020d4:	89a3      	ldrh	r3, [r4, #12]
  4020d6:	6920      	ldr	r0, [r4, #16]
  4020d8:	e7dd      	b.n	402096 <__swsetup_r+0x1e>
  4020da:	0799      	lsls	r1, r3, #30
  4020dc:	bf58      	it	pl
  4020de:	6962      	ldrpl	r2, [r4, #20]
  4020e0:	60a2      	str	r2, [r4, #8]
  4020e2:	2800      	cmp	r0, #0
  4020e4:	d1e0      	bne.n	4020a8 <__swsetup_r+0x30>
  4020e6:	89a3      	ldrh	r3, [r4, #12]
  4020e8:	061a      	lsls	r2, r3, #24
  4020ea:	d5de      	bpl.n	4020aa <__swsetup_r+0x32>
  4020ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4020f0:	81a3      	strh	r3, [r4, #12]
  4020f2:	f04f 30ff 	mov.w	r0, #4294967295
  4020f6:	bd38      	pop	{r3, r4, r5, pc}
  4020f8:	4618      	mov	r0, r3
  4020fa:	f000 f96d 	bl	4023d8 <__sinit>
  4020fe:	e7c4      	b.n	40208a <__swsetup_r+0x12>
  402100:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402102:	b149      	cbz	r1, 402118 <__swsetup_r+0xa0>
  402104:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402108:	4299      	cmp	r1, r3
  40210a:	d003      	beq.n	402114 <__swsetup_r+0x9c>
  40210c:	4628      	mov	r0, r5
  40210e:	f000 fa3b 	bl	402588 <_free_r>
  402112:	89a2      	ldrh	r2, [r4, #12]
  402114:	2300      	movs	r3, #0
  402116:	6323      	str	r3, [r4, #48]	; 0x30
  402118:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40211c:	2300      	movs	r3, #0
  40211e:	6920      	ldr	r0, [r4, #16]
  402120:	6063      	str	r3, [r4, #4]
  402122:	b292      	uxth	r2, r2
  402124:	6020      	str	r0, [r4, #0]
  402126:	e7c6      	b.n	4020b6 <__swsetup_r+0x3e>
  402128:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40212c:	2309      	movs	r3, #9
  40212e:	602b      	str	r3, [r5, #0]
  402130:	f04f 30ff 	mov.w	r0, #4294967295
  402134:	81a2      	strh	r2, [r4, #12]
  402136:	bd38      	pop	{r3, r4, r5, pc}
  402138:	20000430 	.word	0x20000430

0040213c <register_fini>:
  40213c:	4b02      	ldr	r3, [pc, #8]	; (402148 <register_fini+0xc>)
  40213e:	b113      	cbz	r3, 402146 <register_fini+0xa>
  402140:	4802      	ldr	r0, [pc, #8]	; (40214c <register_fini+0x10>)
  402142:	f000 b805 	b.w	402150 <atexit>
  402146:	4770      	bx	lr
  402148:	00000000 	.word	0x00000000
  40214c:	004023ed 	.word	0x004023ed

00402150 <atexit>:
  402150:	4601      	mov	r1, r0
  402152:	2000      	movs	r0, #0
  402154:	4602      	mov	r2, r0
  402156:	4603      	mov	r3, r0
  402158:	f001 bbee 	b.w	403938 <__register_exitproc>

0040215c <__sflush_r>:
  40215c:	898b      	ldrh	r3, [r1, #12]
  40215e:	b29a      	uxth	r2, r3
  402160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402164:	460d      	mov	r5, r1
  402166:	0711      	lsls	r1, r2, #28
  402168:	4680      	mov	r8, r0
  40216a:	d43c      	bmi.n	4021e6 <__sflush_r+0x8a>
  40216c:	686a      	ldr	r2, [r5, #4]
  40216e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402172:	2a00      	cmp	r2, #0
  402174:	81ab      	strh	r3, [r5, #12]
  402176:	dd65      	ble.n	402244 <__sflush_r+0xe8>
  402178:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40217a:	2e00      	cmp	r6, #0
  40217c:	d04b      	beq.n	402216 <__sflush_r+0xba>
  40217e:	b29b      	uxth	r3, r3
  402180:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  402184:	2100      	movs	r1, #0
  402186:	b292      	uxth	r2, r2
  402188:	f8d8 4000 	ldr.w	r4, [r8]
  40218c:	f8c8 1000 	str.w	r1, [r8]
  402190:	2a00      	cmp	r2, #0
  402192:	d05b      	beq.n	40224c <__sflush_r+0xf0>
  402194:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402196:	075f      	lsls	r7, r3, #29
  402198:	d505      	bpl.n	4021a6 <__sflush_r+0x4a>
  40219a:	6869      	ldr	r1, [r5, #4]
  40219c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40219e:	1a52      	subs	r2, r2, r1
  4021a0:	b10b      	cbz	r3, 4021a6 <__sflush_r+0x4a>
  4021a2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4021a4:	1ad2      	subs	r2, r2, r3
  4021a6:	4640      	mov	r0, r8
  4021a8:	69e9      	ldr	r1, [r5, #28]
  4021aa:	2300      	movs	r3, #0
  4021ac:	47b0      	blx	r6
  4021ae:	1c46      	adds	r6, r0, #1
  4021b0:	d056      	beq.n	402260 <__sflush_r+0x104>
  4021b2:	89ab      	ldrh	r3, [r5, #12]
  4021b4:	692a      	ldr	r2, [r5, #16]
  4021b6:	602a      	str	r2, [r5, #0]
  4021b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4021bc:	b29b      	uxth	r3, r3
  4021be:	2200      	movs	r2, #0
  4021c0:	606a      	str	r2, [r5, #4]
  4021c2:	04da      	lsls	r2, r3, #19
  4021c4:	81ab      	strh	r3, [r5, #12]
  4021c6:	d43b      	bmi.n	402240 <__sflush_r+0xe4>
  4021c8:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4021ca:	f8c8 4000 	str.w	r4, [r8]
  4021ce:	b311      	cbz	r1, 402216 <__sflush_r+0xba>
  4021d0:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4021d4:	4299      	cmp	r1, r3
  4021d6:	d002      	beq.n	4021de <__sflush_r+0x82>
  4021d8:	4640      	mov	r0, r8
  4021da:	f000 f9d5 	bl	402588 <_free_r>
  4021de:	2000      	movs	r0, #0
  4021e0:	6328      	str	r0, [r5, #48]	; 0x30
  4021e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4021e6:	692e      	ldr	r6, [r5, #16]
  4021e8:	b1ae      	cbz	r6, 402216 <__sflush_r+0xba>
  4021ea:	682c      	ldr	r4, [r5, #0]
  4021ec:	602e      	str	r6, [r5, #0]
  4021ee:	0791      	lsls	r1, r2, #30
  4021f0:	bf0c      	ite	eq
  4021f2:	696b      	ldreq	r3, [r5, #20]
  4021f4:	2300      	movne	r3, #0
  4021f6:	1ba4      	subs	r4, r4, r6
  4021f8:	60ab      	str	r3, [r5, #8]
  4021fa:	e00a      	b.n	402212 <__sflush_r+0xb6>
  4021fc:	4632      	mov	r2, r6
  4021fe:	4623      	mov	r3, r4
  402200:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  402202:	69e9      	ldr	r1, [r5, #28]
  402204:	4640      	mov	r0, r8
  402206:	47b8      	blx	r7
  402208:	2800      	cmp	r0, #0
  40220a:	eba4 0400 	sub.w	r4, r4, r0
  40220e:	4406      	add	r6, r0
  402210:	dd04      	ble.n	40221c <__sflush_r+0xc0>
  402212:	2c00      	cmp	r4, #0
  402214:	dcf2      	bgt.n	4021fc <__sflush_r+0xa0>
  402216:	2000      	movs	r0, #0
  402218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40221c:	89ab      	ldrh	r3, [r5, #12]
  40221e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402222:	81ab      	strh	r3, [r5, #12]
  402224:	f04f 30ff 	mov.w	r0, #4294967295
  402228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40222c:	89ab      	ldrh	r3, [r5, #12]
  40222e:	692a      	ldr	r2, [r5, #16]
  402230:	6069      	str	r1, [r5, #4]
  402232:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402236:	b29b      	uxth	r3, r3
  402238:	81ab      	strh	r3, [r5, #12]
  40223a:	04db      	lsls	r3, r3, #19
  40223c:	602a      	str	r2, [r5, #0]
  40223e:	d5c3      	bpl.n	4021c8 <__sflush_r+0x6c>
  402240:	6528      	str	r0, [r5, #80]	; 0x50
  402242:	e7c1      	b.n	4021c8 <__sflush_r+0x6c>
  402244:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402246:	2a00      	cmp	r2, #0
  402248:	dc96      	bgt.n	402178 <__sflush_r+0x1c>
  40224a:	e7e4      	b.n	402216 <__sflush_r+0xba>
  40224c:	2301      	movs	r3, #1
  40224e:	4640      	mov	r0, r8
  402250:	69e9      	ldr	r1, [r5, #28]
  402252:	47b0      	blx	r6
  402254:	1c43      	adds	r3, r0, #1
  402256:	4602      	mov	r2, r0
  402258:	d019      	beq.n	40228e <__sflush_r+0x132>
  40225a:	89ab      	ldrh	r3, [r5, #12]
  40225c:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40225e:	e79a      	b.n	402196 <__sflush_r+0x3a>
  402260:	f8d8 1000 	ldr.w	r1, [r8]
  402264:	2900      	cmp	r1, #0
  402266:	d0e1      	beq.n	40222c <__sflush_r+0xd0>
  402268:	291d      	cmp	r1, #29
  40226a:	d007      	beq.n	40227c <__sflush_r+0x120>
  40226c:	2916      	cmp	r1, #22
  40226e:	d005      	beq.n	40227c <__sflush_r+0x120>
  402270:	89ab      	ldrh	r3, [r5, #12]
  402272:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402276:	81ab      	strh	r3, [r5, #12]
  402278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40227c:	89ab      	ldrh	r3, [r5, #12]
  40227e:	692a      	ldr	r2, [r5, #16]
  402280:	602a      	str	r2, [r5, #0]
  402282:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402286:	2200      	movs	r2, #0
  402288:	81ab      	strh	r3, [r5, #12]
  40228a:	606a      	str	r2, [r5, #4]
  40228c:	e79c      	b.n	4021c8 <__sflush_r+0x6c>
  40228e:	f8d8 3000 	ldr.w	r3, [r8]
  402292:	2b00      	cmp	r3, #0
  402294:	d0e1      	beq.n	40225a <__sflush_r+0xfe>
  402296:	2b1d      	cmp	r3, #29
  402298:	d007      	beq.n	4022aa <__sflush_r+0x14e>
  40229a:	2b16      	cmp	r3, #22
  40229c:	d005      	beq.n	4022aa <__sflush_r+0x14e>
  40229e:	89ab      	ldrh	r3, [r5, #12]
  4022a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4022a4:	81ab      	strh	r3, [r5, #12]
  4022a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4022aa:	f8c8 4000 	str.w	r4, [r8]
  4022ae:	e7b2      	b.n	402216 <__sflush_r+0xba>

004022b0 <_fflush_r>:
  4022b0:	b510      	push	{r4, lr}
  4022b2:	4604      	mov	r4, r0
  4022b4:	b082      	sub	sp, #8
  4022b6:	b108      	cbz	r0, 4022bc <_fflush_r+0xc>
  4022b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4022ba:	b153      	cbz	r3, 4022d2 <_fflush_r+0x22>
  4022bc:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4022c0:	b908      	cbnz	r0, 4022c6 <_fflush_r+0x16>
  4022c2:	b002      	add	sp, #8
  4022c4:	bd10      	pop	{r4, pc}
  4022c6:	4620      	mov	r0, r4
  4022c8:	b002      	add	sp, #8
  4022ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4022ce:	f7ff bf45 	b.w	40215c <__sflush_r>
  4022d2:	9101      	str	r1, [sp, #4]
  4022d4:	f000 f880 	bl	4023d8 <__sinit>
  4022d8:	9901      	ldr	r1, [sp, #4]
  4022da:	e7ef      	b.n	4022bc <_fflush_r+0xc>

004022dc <_cleanup_r>:
  4022dc:	4901      	ldr	r1, [pc, #4]	; (4022e4 <_cleanup_r+0x8>)
  4022de:	f000 bbb7 	b.w	402a50 <_fwalk_reent>
  4022e2:	bf00      	nop
  4022e4:	00403a01 	.word	0x00403a01

004022e8 <__sinit.part.1>:
  4022e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4022ec:	4b35      	ldr	r3, [pc, #212]	; (4023c4 <__sinit.part.1+0xdc>)
  4022ee:	6845      	ldr	r5, [r0, #4]
  4022f0:	63c3      	str	r3, [r0, #60]	; 0x3c
  4022f2:	2400      	movs	r4, #0
  4022f4:	4607      	mov	r7, r0
  4022f6:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  4022fa:	2304      	movs	r3, #4
  4022fc:	2103      	movs	r1, #3
  4022fe:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  402302:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  402306:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40230a:	b083      	sub	sp, #12
  40230c:	602c      	str	r4, [r5, #0]
  40230e:	606c      	str	r4, [r5, #4]
  402310:	60ac      	str	r4, [r5, #8]
  402312:	666c      	str	r4, [r5, #100]	; 0x64
  402314:	81ec      	strh	r4, [r5, #14]
  402316:	612c      	str	r4, [r5, #16]
  402318:	616c      	str	r4, [r5, #20]
  40231a:	61ac      	str	r4, [r5, #24]
  40231c:	81ab      	strh	r3, [r5, #12]
  40231e:	4621      	mov	r1, r4
  402320:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402324:	2208      	movs	r2, #8
  402326:	f7fe fef1 	bl	40110c <memset>
  40232a:	68be      	ldr	r6, [r7, #8]
  40232c:	f8df b098 	ldr.w	fp, [pc, #152]	; 4023c8 <__sinit.part.1+0xe0>
  402330:	f8df a098 	ldr.w	sl, [pc, #152]	; 4023cc <__sinit.part.1+0xe4>
  402334:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4023d0 <__sinit.part.1+0xe8>
  402338:	f8df 8098 	ldr.w	r8, [pc, #152]	; 4023d4 <__sinit.part.1+0xec>
  40233c:	f8c5 b020 	str.w	fp, [r5, #32]
  402340:	2301      	movs	r3, #1
  402342:	2209      	movs	r2, #9
  402344:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402348:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40234c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402350:	61ed      	str	r5, [r5, #28]
  402352:	4621      	mov	r1, r4
  402354:	81f3      	strh	r3, [r6, #14]
  402356:	81b2      	strh	r2, [r6, #12]
  402358:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40235c:	6034      	str	r4, [r6, #0]
  40235e:	6074      	str	r4, [r6, #4]
  402360:	60b4      	str	r4, [r6, #8]
  402362:	6674      	str	r4, [r6, #100]	; 0x64
  402364:	6134      	str	r4, [r6, #16]
  402366:	6174      	str	r4, [r6, #20]
  402368:	61b4      	str	r4, [r6, #24]
  40236a:	2208      	movs	r2, #8
  40236c:	9301      	str	r3, [sp, #4]
  40236e:	f7fe fecd 	bl	40110c <memset>
  402372:	68fd      	ldr	r5, [r7, #12]
  402374:	61f6      	str	r6, [r6, #28]
  402376:	2012      	movs	r0, #18
  402378:	2202      	movs	r2, #2
  40237a:	f8c6 b020 	str.w	fp, [r6, #32]
  40237e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  402382:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  402386:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40238a:	4621      	mov	r1, r4
  40238c:	81a8      	strh	r0, [r5, #12]
  40238e:	81ea      	strh	r2, [r5, #14]
  402390:	602c      	str	r4, [r5, #0]
  402392:	606c      	str	r4, [r5, #4]
  402394:	60ac      	str	r4, [r5, #8]
  402396:	666c      	str	r4, [r5, #100]	; 0x64
  402398:	612c      	str	r4, [r5, #16]
  40239a:	616c      	str	r4, [r5, #20]
  40239c:	61ac      	str	r4, [r5, #24]
  40239e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4023a2:	2208      	movs	r2, #8
  4023a4:	f7fe feb2 	bl	40110c <memset>
  4023a8:	9b01      	ldr	r3, [sp, #4]
  4023aa:	61ed      	str	r5, [r5, #28]
  4023ac:	f8c5 b020 	str.w	fp, [r5, #32]
  4023b0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4023b4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4023b8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4023bc:	63bb      	str	r3, [r7, #56]	; 0x38
  4023be:	b003      	add	sp, #12
  4023c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4023c4:	004022dd 	.word	0x004022dd
  4023c8:	00403775 	.word	0x00403775
  4023cc:	00403799 	.word	0x00403799
  4023d0:	004037d1 	.word	0x004037d1
  4023d4:	004037f1 	.word	0x004037f1

004023d8 <__sinit>:
  4023d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4023da:	b103      	cbz	r3, 4023de <__sinit+0x6>
  4023dc:	4770      	bx	lr
  4023de:	f7ff bf83 	b.w	4022e8 <__sinit.part.1>
  4023e2:	bf00      	nop

004023e4 <__sfp_lock_acquire>:
  4023e4:	4770      	bx	lr
  4023e6:	bf00      	nop

004023e8 <__sfp_lock_release>:
  4023e8:	4770      	bx	lr
  4023ea:	bf00      	nop

004023ec <__libc_fini_array>:
  4023ec:	b538      	push	{r3, r4, r5, lr}
  4023ee:	4b08      	ldr	r3, [pc, #32]	; (402410 <__libc_fini_array+0x24>)
  4023f0:	4d08      	ldr	r5, [pc, #32]	; (402414 <__libc_fini_array+0x28>)
  4023f2:	1aed      	subs	r5, r5, r3
  4023f4:	10ac      	asrs	r4, r5, #2
  4023f6:	bf18      	it	ne
  4023f8:	18ed      	addne	r5, r5, r3
  4023fa:	d005      	beq.n	402408 <__libc_fini_array+0x1c>
  4023fc:	3c01      	subs	r4, #1
  4023fe:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  402402:	4798      	blx	r3
  402404:	2c00      	cmp	r4, #0
  402406:	d1f9      	bne.n	4023fc <__libc_fini_array+0x10>
  402408:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40240c:	f001 bf1a 	b.w	404244 <_fini>
  402410:	00404250 	.word	0x00404250
  402414:	00404254 	.word	0x00404254

00402418 <__fputwc>:
  402418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40241c:	b082      	sub	sp, #8
  40241e:	4607      	mov	r7, r0
  402420:	460e      	mov	r6, r1
  402422:	4614      	mov	r4, r2
  402424:	f000 fb42 	bl	402aac <__locale_mb_cur_max>
  402428:	2801      	cmp	r0, #1
  40242a:	d041      	beq.n	4024b0 <__fputwc+0x98>
  40242c:	4638      	mov	r0, r7
  40242e:	a901      	add	r1, sp, #4
  402430:	4632      	mov	r2, r6
  402432:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402436:	f001 fa33 	bl	4038a0 <_wcrtomb_r>
  40243a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40243e:	4680      	mov	r8, r0
  402440:	d02f      	beq.n	4024a2 <__fputwc+0x8a>
  402442:	2800      	cmp	r0, #0
  402444:	d03c      	beq.n	4024c0 <__fputwc+0xa8>
  402446:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40244a:	2500      	movs	r5, #0
  40244c:	e009      	b.n	402462 <__fputwc+0x4a>
  40244e:	6823      	ldr	r3, [r4, #0]
  402450:	7019      	strb	r1, [r3, #0]
  402452:	6823      	ldr	r3, [r4, #0]
  402454:	3301      	adds	r3, #1
  402456:	6023      	str	r3, [r4, #0]
  402458:	3501      	adds	r5, #1
  40245a:	45a8      	cmp	r8, r5
  40245c:	d930      	bls.n	4024c0 <__fputwc+0xa8>
  40245e:	ab01      	add	r3, sp, #4
  402460:	5d59      	ldrb	r1, [r3, r5]
  402462:	68a3      	ldr	r3, [r4, #8]
  402464:	3b01      	subs	r3, #1
  402466:	2b00      	cmp	r3, #0
  402468:	60a3      	str	r3, [r4, #8]
  40246a:	daf0      	bge.n	40244e <__fputwc+0x36>
  40246c:	69a2      	ldr	r2, [r4, #24]
  40246e:	4293      	cmp	r3, r2
  402470:	db07      	blt.n	402482 <__fputwc+0x6a>
  402472:	6823      	ldr	r3, [r4, #0]
  402474:	7019      	strb	r1, [r3, #0]
  402476:	6823      	ldr	r3, [r4, #0]
  402478:	7819      	ldrb	r1, [r3, #0]
  40247a:	290a      	cmp	r1, #10
  40247c:	f103 0301 	add.w	r3, r3, #1
  402480:	d1e9      	bne.n	402456 <__fputwc+0x3e>
  402482:	4638      	mov	r0, r7
  402484:	4622      	mov	r2, r4
  402486:	f001 f9b7 	bl	4037f8 <__swbuf_r>
  40248a:	f1a0 30ff 	sub.w	r0, r0, #4294967295
  40248e:	fab0 f080 	clz	r0, r0
  402492:	0940      	lsrs	r0, r0, #5
  402494:	2800      	cmp	r0, #0
  402496:	d0df      	beq.n	402458 <__fputwc+0x40>
  402498:	f04f 30ff 	mov.w	r0, #4294967295
  40249c:	b002      	add	sp, #8
  40249e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4024a2:	89a3      	ldrh	r3, [r4, #12]
  4024a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4024a8:	81a3      	strh	r3, [r4, #12]
  4024aa:	b002      	add	sp, #8
  4024ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4024b0:	1e73      	subs	r3, r6, #1
  4024b2:	2bfe      	cmp	r3, #254	; 0xfe
  4024b4:	d8ba      	bhi.n	40242c <__fputwc+0x14>
  4024b6:	b2f1      	uxtb	r1, r6
  4024b8:	4680      	mov	r8, r0
  4024ba:	f88d 1004 	strb.w	r1, [sp, #4]
  4024be:	e7c4      	b.n	40244a <__fputwc+0x32>
  4024c0:	4630      	mov	r0, r6
  4024c2:	b002      	add	sp, #8
  4024c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004024c8 <_fputwc_r>:
  4024c8:	8993      	ldrh	r3, [r2, #12]
  4024ca:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  4024ce:	d10b      	bne.n	4024e8 <_fputwc_r+0x20>
  4024d0:	b410      	push	{r4}
  4024d2:	6e54      	ldr	r4, [r2, #100]	; 0x64
  4024d4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4024d8:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4024dc:	6654      	str	r4, [r2, #100]	; 0x64
  4024de:	8193      	strh	r3, [r2, #12]
  4024e0:	f85d 4b04 	ldr.w	r4, [sp], #4
  4024e4:	f7ff bf98 	b.w	402418 <__fputwc>
  4024e8:	f7ff bf96 	b.w	402418 <__fputwc>

004024ec <_malloc_trim_r>:
  4024ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4024ee:	4f23      	ldr	r7, [pc, #140]	; (40257c <_malloc_trim_r+0x90>)
  4024f0:	460c      	mov	r4, r1
  4024f2:	4606      	mov	r6, r0
  4024f4:	f000 ff32 	bl	40335c <__malloc_lock>
  4024f8:	68bb      	ldr	r3, [r7, #8]
  4024fa:	685d      	ldr	r5, [r3, #4]
  4024fc:	f025 0503 	bic.w	r5, r5, #3
  402500:	1b29      	subs	r1, r5, r4
  402502:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  402506:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40250a:	f021 010f 	bic.w	r1, r1, #15
  40250e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402512:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402516:	db07      	blt.n	402528 <_malloc_trim_r+0x3c>
  402518:	4630      	mov	r0, r6
  40251a:	2100      	movs	r1, #0
  40251c:	f001 f918 	bl	403750 <_sbrk_r>
  402520:	68bb      	ldr	r3, [r7, #8]
  402522:	442b      	add	r3, r5
  402524:	4298      	cmp	r0, r3
  402526:	d004      	beq.n	402532 <_malloc_trim_r+0x46>
  402528:	4630      	mov	r0, r6
  40252a:	f000 ff19 	bl	403360 <__malloc_unlock>
  40252e:	2000      	movs	r0, #0
  402530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402532:	4630      	mov	r0, r6
  402534:	4261      	negs	r1, r4
  402536:	f001 f90b 	bl	403750 <_sbrk_r>
  40253a:	3001      	adds	r0, #1
  40253c:	d00d      	beq.n	40255a <_malloc_trim_r+0x6e>
  40253e:	4b10      	ldr	r3, [pc, #64]	; (402580 <_malloc_trim_r+0x94>)
  402540:	68ba      	ldr	r2, [r7, #8]
  402542:	6819      	ldr	r1, [r3, #0]
  402544:	1b2d      	subs	r5, r5, r4
  402546:	f045 0501 	orr.w	r5, r5, #1
  40254a:	4630      	mov	r0, r6
  40254c:	1b09      	subs	r1, r1, r4
  40254e:	6055      	str	r5, [r2, #4]
  402550:	6019      	str	r1, [r3, #0]
  402552:	f000 ff05 	bl	403360 <__malloc_unlock>
  402556:	2001      	movs	r0, #1
  402558:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40255a:	4630      	mov	r0, r6
  40255c:	2100      	movs	r1, #0
  40255e:	f001 f8f7 	bl	403750 <_sbrk_r>
  402562:	68ba      	ldr	r2, [r7, #8]
  402564:	1a83      	subs	r3, r0, r2
  402566:	2b0f      	cmp	r3, #15
  402568:	ddde      	ble.n	402528 <_malloc_trim_r+0x3c>
  40256a:	4c06      	ldr	r4, [pc, #24]	; (402584 <_malloc_trim_r+0x98>)
  40256c:	4904      	ldr	r1, [pc, #16]	; (402580 <_malloc_trim_r+0x94>)
  40256e:	6824      	ldr	r4, [r4, #0]
  402570:	f043 0301 	orr.w	r3, r3, #1
  402574:	1b00      	subs	r0, r0, r4
  402576:	6053      	str	r3, [r2, #4]
  402578:	6008      	str	r0, [r1, #0]
  40257a:	e7d5      	b.n	402528 <_malloc_trim_r+0x3c>
  40257c:	20000458 	.word	0x20000458
  402580:	20000914 	.word	0x20000914
  402584:	20000864 	.word	0x20000864

00402588 <_free_r>:
  402588:	2900      	cmp	r1, #0
  40258a:	d04e      	beq.n	40262a <_free_r+0xa2>
  40258c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402590:	460c      	mov	r4, r1
  402592:	4680      	mov	r8, r0
  402594:	f000 fee2 	bl	40335c <__malloc_lock>
  402598:	f854 7c04 	ldr.w	r7, [r4, #-4]
  40259c:	4962      	ldr	r1, [pc, #392]	; (402728 <_free_r+0x1a0>)
  40259e:	f027 0201 	bic.w	r2, r7, #1
  4025a2:	f1a4 0508 	sub.w	r5, r4, #8
  4025a6:	18ab      	adds	r3, r5, r2
  4025a8:	688e      	ldr	r6, [r1, #8]
  4025aa:	6858      	ldr	r0, [r3, #4]
  4025ac:	429e      	cmp	r6, r3
  4025ae:	f020 0003 	bic.w	r0, r0, #3
  4025b2:	d05a      	beq.n	40266a <_free_r+0xe2>
  4025b4:	07fe      	lsls	r6, r7, #31
  4025b6:	6058      	str	r0, [r3, #4]
  4025b8:	d40b      	bmi.n	4025d2 <_free_r+0x4a>
  4025ba:	f854 7c08 	ldr.w	r7, [r4, #-8]
  4025be:	1bed      	subs	r5, r5, r7
  4025c0:	f101 0e08 	add.w	lr, r1, #8
  4025c4:	68ac      	ldr	r4, [r5, #8]
  4025c6:	4574      	cmp	r4, lr
  4025c8:	443a      	add	r2, r7
  4025ca:	d067      	beq.n	40269c <_free_r+0x114>
  4025cc:	68ef      	ldr	r7, [r5, #12]
  4025ce:	60e7      	str	r7, [r4, #12]
  4025d0:	60bc      	str	r4, [r7, #8]
  4025d2:	181c      	adds	r4, r3, r0
  4025d4:	6864      	ldr	r4, [r4, #4]
  4025d6:	07e4      	lsls	r4, r4, #31
  4025d8:	d40c      	bmi.n	4025f4 <_free_r+0x6c>
  4025da:	4f54      	ldr	r7, [pc, #336]	; (40272c <_free_r+0x1a4>)
  4025dc:	689c      	ldr	r4, [r3, #8]
  4025de:	42bc      	cmp	r4, r7
  4025e0:	4402      	add	r2, r0
  4025e2:	d07c      	beq.n	4026de <_free_r+0x156>
  4025e4:	68d8      	ldr	r0, [r3, #12]
  4025e6:	60e0      	str	r0, [r4, #12]
  4025e8:	f042 0301 	orr.w	r3, r2, #1
  4025ec:	6084      	str	r4, [r0, #8]
  4025ee:	606b      	str	r3, [r5, #4]
  4025f0:	50aa      	str	r2, [r5, r2]
  4025f2:	e003      	b.n	4025fc <_free_r+0x74>
  4025f4:	f042 0301 	orr.w	r3, r2, #1
  4025f8:	606b      	str	r3, [r5, #4]
  4025fa:	50aa      	str	r2, [r5, r2]
  4025fc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402600:	d214      	bcs.n	40262c <_free_r+0xa4>
  402602:	08d2      	lsrs	r2, r2, #3
  402604:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  402608:	6848      	ldr	r0, [r1, #4]
  40260a:	689f      	ldr	r7, [r3, #8]
  40260c:	60af      	str	r7, [r5, #8]
  40260e:	1092      	asrs	r2, r2, #2
  402610:	2401      	movs	r4, #1
  402612:	fa04 f202 	lsl.w	r2, r4, r2
  402616:	4310      	orrs	r0, r2
  402618:	60eb      	str	r3, [r5, #12]
  40261a:	6048      	str	r0, [r1, #4]
  40261c:	609d      	str	r5, [r3, #8]
  40261e:	60fd      	str	r5, [r7, #12]
  402620:	4640      	mov	r0, r8
  402622:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402626:	f000 be9b 	b.w	403360 <__malloc_unlock>
  40262a:	4770      	bx	lr
  40262c:	0a53      	lsrs	r3, r2, #9
  40262e:	2b04      	cmp	r3, #4
  402630:	d847      	bhi.n	4026c2 <_free_r+0x13a>
  402632:	0993      	lsrs	r3, r2, #6
  402634:	f103 0438 	add.w	r4, r3, #56	; 0x38
  402638:	0060      	lsls	r0, r4, #1
  40263a:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  40263e:	493a      	ldr	r1, [pc, #232]	; (402728 <_free_r+0x1a0>)
  402640:	6883      	ldr	r3, [r0, #8]
  402642:	4283      	cmp	r3, r0
  402644:	d043      	beq.n	4026ce <_free_r+0x146>
  402646:	6859      	ldr	r1, [r3, #4]
  402648:	f021 0103 	bic.w	r1, r1, #3
  40264c:	4291      	cmp	r1, r2
  40264e:	d902      	bls.n	402656 <_free_r+0xce>
  402650:	689b      	ldr	r3, [r3, #8]
  402652:	4298      	cmp	r0, r3
  402654:	d1f7      	bne.n	402646 <_free_r+0xbe>
  402656:	68da      	ldr	r2, [r3, #12]
  402658:	60ea      	str	r2, [r5, #12]
  40265a:	60ab      	str	r3, [r5, #8]
  40265c:	4640      	mov	r0, r8
  40265e:	6095      	str	r5, [r2, #8]
  402660:	60dd      	str	r5, [r3, #12]
  402662:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402666:	f000 be7b 	b.w	403360 <__malloc_unlock>
  40266a:	07ff      	lsls	r7, r7, #31
  40266c:	4402      	add	r2, r0
  40266e:	d407      	bmi.n	402680 <_free_r+0xf8>
  402670:	f854 3c08 	ldr.w	r3, [r4, #-8]
  402674:	1aed      	subs	r5, r5, r3
  402676:	441a      	add	r2, r3
  402678:	68a8      	ldr	r0, [r5, #8]
  40267a:	68eb      	ldr	r3, [r5, #12]
  40267c:	60c3      	str	r3, [r0, #12]
  40267e:	6098      	str	r0, [r3, #8]
  402680:	4b2b      	ldr	r3, [pc, #172]	; (402730 <_free_r+0x1a8>)
  402682:	681b      	ldr	r3, [r3, #0]
  402684:	f042 0001 	orr.w	r0, r2, #1
  402688:	429a      	cmp	r2, r3
  40268a:	6068      	str	r0, [r5, #4]
  40268c:	608d      	str	r5, [r1, #8]
  40268e:	d3c7      	bcc.n	402620 <_free_r+0x98>
  402690:	4b28      	ldr	r3, [pc, #160]	; (402734 <_free_r+0x1ac>)
  402692:	4640      	mov	r0, r8
  402694:	6819      	ldr	r1, [r3, #0]
  402696:	f7ff ff29 	bl	4024ec <_malloc_trim_r>
  40269a:	e7c1      	b.n	402620 <_free_r+0x98>
  40269c:	1819      	adds	r1, r3, r0
  40269e:	6849      	ldr	r1, [r1, #4]
  4026a0:	07c9      	lsls	r1, r1, #31
  4026a2:	d409      	bmi.n	4026b8 <_free_r+0x130>
  4026a4:	68d9      	ldr	r1, [r3, #12]
  4026a6:	689b      	ldr	r3, [r3, #8]
  4026a8:	4402      	add	r2, r0
  4026aa:	f042 0001 	orr.w	r0, r2, #1
  4026ae:	60d9      	str	r1, [r3, #12]
  4026b0:	608b      	str	r3, [r1, #8]
  4026b2:	6068      	str	r0, [r5, #4]
  4026b4:	50aa      	str	r2, [r5, r2]
  4026b6:	e7b3      	b.n	402620 <_free_r+0x98>
  4026b8:	f042 0301 	orr.w	r3, r2, #1
  4026bc:	606b      	str	r3, [r5, #4]
  4026be:	50aa      	str	r2, [r5, r2]
  4026c0:	e7ae      	b.n	402620 <_free_r+0x98>
  4026c2:	2b14      	cmp	r3, #20
  4026c4:	d814      	bhi.n	4026f0 <_free_r+0x168>
  4026c6:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  4026ca:	0060      	lsls	r0, r4, #1
  4026cc:	e7b5      	b.n	40263a <_free_r+0xb2>
  4026ce:	684a      	ldr	r2, [r1, #4]
  4026d0:	10a4      	asrs	r4, r4, #2
  4026d2:	2001      	movs	r0, #1
  4026d4:	40a0      	lsls	r0, r4
  4026d6:	4302      	orrs	r2, r0
  4026d8:	604a      	str	r2, [r1, #4]
  4026da:	461a      	mov	r2, r3
  4026dc:	e7bc      	b.n	402658 <_free_r+0xd0>
  4026de:	f042 0301 	orr.w	r3, r2, #1
  4026e2:	614d      	str	r5, [r1, #20]
  4026e4:	610d      	str	r5, [r1, #16]
  4026e6:	60ec      	str	r4, [r5, #12]
  4026e8:	60ac      	str	r4, [r5, #8]
  4026ea:	606b      	str	r3, [r5, #4]
  4026ec:	50aa      	str	r2, [r5, r2]
  4026ee:	e797      	b.n	402620 <_free_r+0x98>
  4026f0:	2b54      	cmp	r3, #84	; 0x54
  4026f2:	d804      	bhi.n	4026fe <_free_r+0x176>
  4026f4:	0b13      	lsrs	r3, r2, #12
  4026f6:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  4026fa:	0060      	lsls	r0, r4, #1
  4026fc:	e79d      	b.n	40263a <_free_r+0xb2>
  4026fe:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  402702:	d804      	bhi.n	40270e <_free_r+0x186>
  402704:	0bd3      	lsrs	r3, r2, #15
  402706:	f103 0477 	add.w	r4, r3, #119	; 0x77
  40270a:	0060      	lsls	r0, r4, #1
  40270c:	e795      	b.n	40263a <_free_r+0xb2>
  40270e:	f240 5054 	movw	r0, #1364	; 0x554
  402712:	4283      	cmp	r3, r0
  402714:	d804      	bhi.n	402720 <_free_r+0x198>
  402716:	0c93      	lsrs	r3, r2, #18
  402718:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  40271c:	0060      	lsls	r0, r4, #1
  40271e:	e78c      	b.n	40263a <_free_r+0xb2>
  402720:	20fc      	movs	r0, #252	; 0xfc
  402722:	247e      	movs	r4, #126	; 0x7e
  402724:	e789      	b.n	40263a <_free_r+0xb2>
  402726:	bf00      	nop
  402728:	20000458 	.word	0x20000458
  40272c:	20000460 	.word	0x20000460
  402730:	20000860 	.word	0x20000860
  402734:	20000910 	.word	0x20000910

00402738 <__sfvwrite_r>:
  402738:	6893      	ldr	r3, [r2, #8]
  40273a:	2b00      	cmp	r3, #0
  40273c:	d07a      	beq.n	402834 <__sfvwrite_r+0xfc>
  40273e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402742:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  402746:	f01e 0f08 	tst.w	lr, #8
  40274a:	b083      	sub	sp, #12
  40274c:	460c      	mov	r4, r1
  40274e:	4681      	mov	r9, r0
  402750:	4616      	mov	r6, r2
  402752:	d026      	beq.n	4027a2 <__sfvwrite_r+0x6a>
  402754:	690b      	ldr	r3, [r1, #16]
  402756:	b323      	cbz	r3, 4027a2 <__sfvwrite_r+0x6a>
  402758:	f00e 0802 	and.w	r8, lr, #2
  40275c:	fa1f f088 	uxth.w	r0, r8
  402760:	6835      	ldr	r5, [r6, #0]
  402762:	b370      	cbz	r0, 4027c2 <__sfvwrite_r+0x8a>
  402764:	f04f 0a00 	mov.w	sl, #0
  402768:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 402a4c <__sfvwrite_r+0x314>
  40276c:	46d0      	mov	r8, sl
  40276e:	45d8      	cmp	r8, fp
  402770:	4643      	mov	r3, r8
  402772:	4652      	mov	r2, sl
  402774:	bf28      	it	cs
  402776:	465b      	movcs	r3, fp
  402778:	4648      	mov	r0, r9
  40277a:	f1b8 0f00 	cmp.w	r8, #0
  40277e:	d053      	beq.n	402828 <__sfvwrite_r+0xf0>
  402780:	69e1      	ldr	r1, [r4, #28]
  402782:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402784:	47b8      	blx	r7
  402786:	2800      	cmp	r0, #0
  402788:	dd73      	ble.n	402872 <__sfvwrite_r+0x13a>
  40278a:	68b3      	ldr	r3, [r6, #8]
  40278c:	1a1b      	subs	r3, r3, r0
  40278e:	4482      	add	sl, r0
  402790:	ebc0 0808 	rsb	r8, r0, r8
  402794:	60b3      	str	r3, [r6, #8]
  402796:	2b00      	cmp	r3, #0
  402798:	d1e9      	bne.n	40276e <__sfvwrite_r+0x36>
  40279a:	2000      	movs	r0, #0
  40279c:	b003      	add	sp, #12
  40279e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4027a2:	4648      	mov	r0, r9
  4027a4:	4621      	mov	r1, r4
  4027a6:	f7ff fc67 	bl	402078 <__swsetup_r>
  4027aa:	2800      	cmp	r0, #0
  4027ac:	f040 8145 	bne.w	402a3a <__sfvwrite_r+0x302>
  4027b0:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  4027b4:	6835      	ldr	r5, [r6, #0]
  4027b6:	f00e 0802 	and.w	r8, lr, #2
  4027ba:	fa1f f088 	uxth.w	r0, r8
  4027be:	2800      	cmp	r0, #0
  4027c0:	d1d0      	bne.n	402764 <__sfvwrite_r+0x2c>
  4027c2:	f01e 0b01 	ands.w	fp, lr, #1
  4027c6:	d15d      	bne.n	402884 <__sfvwrite_r+0x14c>
  4027c8:	46d8      	mov	r8, fp
  4027ca:	f1b8 0f00 	cmp.w	r8, #0
  4027ce:	d025      	beq.n	40281c <__sfvwrite_r+0xe4>
  4027d0:	f41e 7f00 	tst.w	lr, #512	; 0x200
  4027d4:	68a7      	ldr	r7, [r4, #8]
  4027d6:	d02f      	beq.n	402838 <__sfvwrite_r+0x100>
  4027d8:	45b8      	cmp	r8, r7
  4027da:	46ba      	mov	sl, r7
  4027dc:	f0c0 80a9 	bcc.w	402932 <__sfvwrite_r+0x1fa>
  4027e0:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  4027e4:	f040 80b6 	bne.w	402954 <__sfvwrite_r+0x21c>
  4027e8:	6820      	ldr	r0, [r4, #0]
  4027ea:	4652      	mov	r2, sl
  4027ec:	4659      	mov	r1, fp
  4027ee:	f000 fd51 	bl	403294 <memmove>
  4027f2:	68a0      	ldr	r0, [r4, #8]
  4027f4:	6822      	ldr	r2, [r4, #0]
  4027f6:	1bc0      	subs	r0, r0, r7
  4027f8:	eb02 030a 	add.w	r3, r2, sl
  4027fc:	60a0      	str	r0, [r4, #8]
  4027fe:	6023      	str	r3, [r4, #0]
  402800:	4640      	mov	r0, r8
  402802:	68b3      	ldr	r3, [r6, #8]
  402804:	1a1b      	subs	r3, r3, r0
  402806:	4483      	add	fp, r0
  402808:	ebc0 0808 	rsb	r8, r0, r8
  40280c:	60b3      	str	r3, [r6, #8]
  40280e:	2b00      	cmp	r3, #0
  402810:	d0c3      	beq.n	40279a <__sfvwrite_r+0x62>
  402812:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  402816:	f1b8 0f00 	cmp.w	r8, #0
  40281a:	d1d9      	bne.n	4027d0 <__sfvwrite_r+0x98>
  40281c:	f8d5 b000 	ldr.w	fp, [r5]
  402820:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402824:	3508      	adds	r5, #8
  402826:	e7d0      	b.n	4027ca <__sfvwrite_r+0x92>
  402828:	f8d5 a000 	ldr.w	sl, [r5]
  40282c:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402830:	3508      	adds	r5, #8
  402832:	e79c      	b.n	40276e <__sfvwrite_r+0x36>
  402834:	2000      	movs	r0, #0
  402836:	4770      	bx	lr
  402838:	6820      	ldr	r0, [r4, #0]
  40283a:	6923      	ldr	r3, [r4, #16]
  40283c:	4298      	cmp	r0, r3
  40283e:	d803      	bhi.n	402848 <__sfvwrite_r+0x110>
  402840:	6962      	ldr	r2, [r4, #20]
  402842:	4590      	cmp	r8, r2
  402844:	f080 80b9 	bcs.w	4029ba <__sfvwrite_r+0x282>
  402848:	4547      	cmp	r7, r8
  40284a:	bf28      	it	cs
  40284c:	4647      	movcs	r7, r8
  40284e:	463a      	mov	r2, r7
  402850:	4659      	mov	r1, fp
  402852:	f000 fd1f 	bl	403294 <memmove>
  402856:	68a3      	ldr	r3, [r4, #8]
  402858:	6822      	ldr	r2, [r4, #0]
  40285a:	1bdb      	subs	r3, r3, r7
  40285c:	443a      	add	r2, r7
  40285e:	60a3      	str	r3, [r4, #8]
  402860:	6022      	str	r2, [r4, #0]
  402862:	2b00      	cmp	r3, #0
  402864:	d14a      	bne.n	4028fc <__sfvwrite_r+0x1c4>
  402866:	4648      	mov	r0, r9
  402868:	4621      	mov	r1, r4
  40286a:	f7ff fd21 	bl	4022b0 <_fflush_r>
  40286e:	2800      	cmp	r0, #0
  402870:	d044      	beq.n	4028fc <__sfvwrite_r+0x1c4>
  402872:	89a3      	ldrh	r3, [r4, #12]
  402874:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402878:	f04f 30ff 	mov.w	r0, #4294967295
  40287c:	81a3      	strh	r3, [r4, #12]
  40287e:	b003      	add	sp, #12
  402880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402884:	4680      	mov	r8, r0
  402886:	9000      	str	r0, [sp, #0]
  402888:	4683      	mov	fp, r0
  40288a:	4682      	mov	sl, r0
  40288c:	f1ba 0f00 	cmp.w	sl, #0
  402890:	d02c      	beq.n	4028ec <__sfvwrite_r+0x1b4>
  402892:	9b00      	ldr	r3, [sp, #0]
  402894:	2b00      	cmp	r3, #0
  402896:	d050      	beq.n	40293a <__sfvwrite_r+0x202>
  402898:	6820      	ldr	r0, [r4, #0]
  40289a:	6921      	ldr	r1, [r4, #16]
  40289c:	f8d4 e008 	ldr.w	lr, [r4, #8]
  4028a0:	6962      	ldr	r2, [r4, #20]
  4028a2:	45d0      	cmp	r8, sl
  4028a4:	4643      	mov	r3, r8
  4028a6:	bf28      	it	cs
  4028a8:	4653      	movcs	r3, sl
  4028aa:	4288      	cmp	r0, r1
  4028ac:	461f      	mov	r7, r3
  4028ae:	d904      	bls.n	4028ba <__sfvwrite_r+0x182>
  4028b0:	eb0e 0c02 	add.w	ip, lr, r2
  4028b4:	4563      	cmp	r3, ip
  4028b6:	f300 8092 	bgt.w	4029de <__sfvwrite_r+0x2a6>
  4028ba:	4293      	cmp	r3, r2
  4028bc:	db20      	blt.n	402900 <__sfvwrite_r+0x1c8>
  4028be:	4613      	mov	r3, r2
  4028c0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4028c2:	69e1      	ldr	r1, [r4, #28]
  4028c4:	4648      	mov	r0, r9
  4028c6:	465a      	mov	r2, fp
  4028c8:	47b8      	blx	r7
  4028ca:	1e07      	subs	r7, r0, #0
  4028cc:	ddd1      	ble.n	402872 <__sfvwrite_r+0x13a>
  4028ce:	ebb8 0807 	subs.w	r8, r8, r7
  4028d2:	d025      	beq.n	402920 <__sfvwrite_r+0x1e8>
  4028d4:	68b3      	ldr	r3, [r6, #8]
  4028d6:	1bdb      	subs	r3, r3, r7
  4028d8:	44bb      	add	fp, r7
  4028da:	ebc7 0a0a 	rsb	sl, r7, sl
  4028de:	60b3      	str	r3, [r6, #8]
  4028e0:	2b00      	cmp	r3, #0
  4028e2:	f43f af5a 	beq.w	40279a <__sfvwrite_r+0x62>
  4028e6:	f1ba 0f00 	cmp.w	sl, #0
  4028ea:	d1d2      	bne.n	402892 <__sfvwrite_r+0x15a>
  4028ec:	2300      	movs	r3, #0
  4028ee:	f8d5 b000 	ldr.w	fp, [r5]
  4028f2:	f8d5 a004 	ldr.w	sl, [r5, #4]
  4028f6:	9300      	str	r3, [sp, #0]
  4028f8:	3508      	adds	r5, #8
  4028fa:	e7c7      	b.n	40288c <__sfvwrite_r+0x154>
  4028fc:	4638      	mov	r0, r7
  4028fe:	e780      	b.n	402802 <__sfvwrite_r+0xca>
  402900:	461a      	mov	r2, r3
  402902:	4659      	mov	r1, fp
  402904:	9301      	str	r3, [sp, #4]
  402906:	f000 fcc5 	bl	403294 <memmove>
  40290a:	68a2      	ldr	r2, [r4, #8]
  40290c:	6821      	ldr	r1, [r4, #0]
  40290e:	9b01      	ldr	r3, [sp, #4]
  402910:	ebb8 0807 	subs.w	r8, r8, r7
  402914:	eba2 0203 	sub.w	r2, r2, r3
  402918:	440b      	add	r3, r1
  40291a:	60a2      	str	r2, [r4, #8]
  40291c:	6023      	str	r3, [r4, #0]
  40291e:	d1d9      	bne.n	4028d4 <__sfvwrite_r+0x19c>
  402920:	4648      	mov	r0, r9
  402922:	4621      	mov	r1, r4
  402924:	f7ff fcc4 	bl	4022b0 <_fflush_r>
  402928:	2800      	cmp	r0, #0
  40292a:	d1a2      	bne.n	402872 <__sfvwrite_r+0x13a>
  40292c:	f8cd 8000 	str.w	r8, [sp]
  402930:	e7d0      	b.n	4028d4 <__sfvwrite_r+0x19c>
  402932:	6820      	ldr	r0, [r4, #0]
  402934:	4647      	mov	r7, r8
  402936:	46c2      	mov	sl, r8
  402938:	e757      	b.n	4027ea <__sfvwrite_r+0xb2>
  40293a:	4658      	mov	r0, fp
  40293c:	210a      	movs	r1, #10
  40293e:	4652      	mov	r2, sl
  402940:	f000 fbc4 	bl	4030cc <memchr>
  402944:	2800      	cmp	r0, #0
  402946:	d073      	beq.n	402a30 <__sfvwrite_r+0x2f8>
  402948:	3001      	adds	r0, #1
  40294a:	2301      	movs	r3, #1
  40294c:	ebcb 0800 	rsb	r8, fp, r0
  402950:	9300      	str	r3, [sp, #0]
  402952:	e7a1      	b.n	402898 <__sfvwrite_r+0x160>
  402954:	6967      	ldr	r7, [r4, #20]
  402956:	6921      	ldr	r1, [r4, #16]
  402958:	6823      	ldr	r3, [r4, #0]
  40295a:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40295e:	1a5b      	subs	r3, r3, r1
  402960:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  402964:	1c58      	adds	r0, r3, #1
  402966:	107f      	asrs	r7, r7, #1
  402968:	4440      	add	r0, r8
  40296a:	4287      	cmp	r7, r0
  40296c:	463a      	mov	r2, r7
  40296e:	bf3c      	itt	cc
  402970:	4607      	movcc	r7, r0
  402972:	463a      	movcc	r2, r7
  402974:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  402978:	9300      	str	r3, [sp, #0]
  40297a:	d046      	beq.n	402a0a <__sfvwrite_r+0x2d2>
  40297c:	4611      	mov	r1, r2
  40297e:	4648      	mov	r0, r9
  402980:	f000 f912 	bl	402ba8 <_malloc_r>
  402984:	9b00      	ldr	r3, [sp, #0]
  402986:	4682      	mov	sl, r0
  402988:	2800      	cmp	r0, #0
  40298a:	d059      	beq.n	402a40 <__sfvwrite_r+0x308>
  40298c:	461a      	mov	r2, r3
  40298e:	6921      	ldr	r1, [r4, #16]
  402990:	9300      	str	r3, [sp, #0]
  402992:	f000 fbe5 	bl	403160 <memcpy>
  402996:	89a2      	ldrh	r2, [r4, #12]
  402998:	9b00      	ldr	r3, [sp, #0]
  40299a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40299e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4029a2:	81a2      	strh	r2, [r4, #12]
  4029a4:	eb0a 0003 	add.w	r0, sl, r3
  4029a8:	1afb      	subs	r3, r7, r3
  4029aa:	f8c4 a010 	str.w	sl, [r4, #16]
  4029ae:	6167      	str	r7, [r4, #20]
  4029b0:	6020      	str	r0, [r4, #0]
  4029b2:	60a3      	str	r3, [r4, #8]
  4029b4:	4647      	mov	r7, r8
  4029b6:	46c2      	mov	sl, r8
  4029b8:	e717      	b.n	4027ea <__sfvwrite_r+0xb2>
  4029ba:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  4029be:	4543      	cmp	r3, r8
  4029c0:	bf28      	it	cs
  4029c2:	4643      	movcs	r3, r8
  4029c4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4029c6:	fb93 f3f2 	sdiv	r3, r3, r2
  4029ca:	4648      	mov	r0, r9
  4029cc:	fb03 f302 	mul.w	r3, r3, r2
  4029d0:	69e1      	ldr	r1, [r4, #28]
  4029d2:	465a      	mov	r2, fp
  4029d4:	47b8      	blx	r7
  4029d6:	2800      	cmp	r0, #0
  4029d8:	f73f af13 	bgt.w	402802 <__sfvwrite_r+0xca>
  4029dc:	e749      	b.n	402872 <__sfvwrite_r+0x13a>
  4029de:	4662      	mov	r2, ip
  4029e0:	4659      	mov	r1, fp
  4029e2:	f8cd c004 	str.w	ip, [sp, #4]
  4029e6:	f000 fc55 	bl	403294 <memmove>
  4029ea:	6823      	ldr	r3, [r4, #0]
  4029ec:	f8dd c004 	ldr.w	ip, [sp, #4]
  4029f0:	4463      	add	r3, ip
  4029f2:	6023      	str	r3, [r4, #0]
  4029f4:	4648      	mov	r0, r9
  4029f6:	4621      	mov	r1, r4
  4029f8:	f7ff fc5a 	bl	4022b0 <_fflush_r>
  4029fc:	f8dd c004 	ldr.w	ip, [sp, #4]
  402a00:	2800      	cmp	r0, #0
  402a02:	f47f af36 	bne.w	402872 <__sfvwrite_r+0x13a>
  402a06:	4667      	mov	r7, ip
  402a08:	e761      	b.n	4028ce <__sfvwrite_r+0x196>
  402a0a:	4648      	mov	r0, r9
  402a0c:	f000 fcaa 	bl	403364 <_realloc_r>
  402a10:	9b00      	ldr	r3, [sp, #0]
  402a12:	4682      	mov	sl, r0
  402a14:	2800      	cmp	r0, #0
  402a16:	d1c5      	bne.n	4029a4 <__sfvwrite_r+0x26c>
  402a18:	4648      	mov	r0, r9
  402a1a:	6921      	ldr	r1, [r4, #16]
  402a1c:	f7ff fdb4 	bl	402588 <_free_r>
  402a20:	89a3      	ldrh	r3, [r4, #12]
  402a22:	220c      	movs	r2, #12
  402a24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402a28:	b29b      	uxth	r3, r3
  402a2a:	f8c9 2000 	str.w	r2, [r9]
  402a2e:	e721      	b.n	402874 <__sfvwrite_r+0x13c>
  402a30:	2301      	movs	r3, #1
  402a32:	f10a 0801 	add.w	r8, sl, #1
  402a36:	9300      	str	r3, [sp, #0]
  402a38:	e72e      	b.n	402898 <__sfvwrite_r+0x160>
  402a3a:	f04f 30ff 	mov.w	r0, #4294967295
  402a3e:	e6ad      	b.n	40279c <__sfvwrite_r+0x64>
  402a40:	230c      	movs	r3, #12
  402a42:	f8c9 3000 	str.w	r3, [r9]
  402a46:	89a3      	ldrh	r3, [r4, #12]
  402a48:	e714      	b.n	402874 <__sfvwrite_r+0x13c>
  402a4a:	bf00      	nop
  402a4c:	7ffffc00 	.word	0x7ffffc00

00402a50 <_fwalk_reent>:
  402a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402a54:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402a58:	d01f      	beq.n	402a9a <_fwalk_reent+0x4a>
  402a5a:	4688      	mov	r8, r1
  402a5c:	4606      	mov	r6, r0
  402a5e:	f04f 0900 	mov.w	r9, #0
  402a62:	687d      	ldr	r5, [r7, #4]
  402a64:	68bc      	ldr	r4, [r7, #8]
  402a66:	3d01      	subs	r5, #1
  402a68:	d411      	bmi.n	402a8e <_fwalk_reent+0x3e>
  402a6a:	89a3      	ldrh	r3, [r4, #12]
  402a6c:	2b01      	cmp	r3, #1
  402a6e:	f105 35ff 	add.w	r5, r5, #4294967295
  402a72:	d908      	bls.n	402a86 <_fwalk_reent+0x36>
  402a74:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402a78:	3301      	adds	r3, #1
  402a7a:	4621      	mov	r1, r4
  402a7c:	4630      	mov	r0, r6
  402a7e:	d002      	beq.n	402a86 <_fwalk_reent+0x36>
  402a80:	47c0      	blx	r8
  402a82:	ea49 0900 	orr.w	r9, r9, r0
  402a86:	1c6b      	adds	r3, r5, #1
  402a88:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402a8c:	d1ed      	bne.n	402a6a <_fwalk_reent+0x1a>
  402a8e:	683f      	ldr	r7, [r7, #0]
  402a90:	2f00      	cmp	r7, #0
  402a92:	d1e6      	bne.n	402a62 <_fwalk_reent+0x12>
  402a94:	4648      	mov	r0, r9
  402a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402a9a:	46b9      	mov	r9, r7
  402a9c:	4648      	mov	r0, r9
  402a9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402aa2:	bf00      	nop

00402aa4 <__locale_charset>:
  402aa4:	4800      	ldr	r0, [pc, #0]	; (402aa8 <__locale_charset+0x4>)
  402aa6:	4770      	bx	lr
  402aa8:	20000434 	.word	0x20000434

00402aac <__locale_mb_cur_max>:
  402aac:	4b01      	ldr	r3, [pc, #4]	; (402ab4 <__locale_mb_cur_max+0x8>)
  402aae:	6818      	ldr	r0, [r3, #0]
  402ab0:	4770      	bx	lr
  402ab2:	bf00      	nop
  402ab4:	20000454 	.word	0x20000454

00402ab8 <__smakebuf_r>:
  402ab8:	898b      	ldrh	r3, [r1, #12]
  402aba:	b29a      	uxth	r2, r3
  402abc:	f012 0f02 	tst.w	r2, #2
  402ac0:	d13c      	bne.n	402b3c <__smakebuf_r+0x84>
  402ac2:	b5f0      	push	{r4, r5, r6, r7, lr}
  402ac4:	460c      	mov	r4, r1
  402ac6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402aca:	2900      	cmp	r1, #0
  402acc:	b091      	sub	sp, #68	; 0x44
  402ace:	4605      	mov	r5, r0
  402ad0:	db19      	blt.n	402b06 <__smakebuf_r+0x4e>
  402ad2:	aa01      	add	r2, sp, #4
  402ad4:	f000 ffd6 	bl	403a84 <_fstat_r>
  402ad8:	2800      	cmp	r0, #0
  402ada:	db12      	blt.n	402b02 <__smakebuf_r+0x4a>
  402adc:	9b02      	ldr	r3, [sp, #8]
  402ade:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  402ae2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  402ae6:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  402aea:	fab7 f787 	clz	r7, r7
  402aee:	ea4f 1757 	mov.w	r7, r7, lsr #5
  402af2:	d02a      	beq.n	402b4a <__smakebuf_r+0x92>
  402af4:	89a3      	ldrh	r3, [r4, #12]
  402af6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402afa:	81a3      	strh	r3, [r4, #12]
  402afc:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402b00:	e00b      	b.n	402b1a <__smakebuf_r+0x62>
  402b02:	89a3      	ldrh	r3, [r4, #12]
  402b04:	b29a      	uxth	r2, r3
  402b06:	f012 0f80 	tst.w	r2, #128	; 0x80
  402b0a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402b0e:	81a3      	strh	r3, [r4, #12]
  402b10:	bf0c      	ite	eq
  402b12:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  402b16:	2640      	movne	r6, #64	; 0x40
  402b18:	2700      	movs	r7, #0
  402b1a:	4628      	mov	r0, r5
  402b1c:	4631      	mov	r1, r6
  402b1e:	f000 f843 	bl	402ba8 <_malloc_r>
  402b22:	89a3      	ldrh	r3, [r4, #12]
  402b24:	b340      	cbz	r0, 402b78 <__smakebuf_r+0xc0>
  402b26:	4a1a      	ldr	r2, [pc, #104]	; (402b90 <__smakebuf_r+0xd8>)
  402b28:	63ea      	str	r2, [r5, #60]	; 0x3c
  402b2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402b2e:	81a3      	strh	r3, [r4, #12]
  402b30:	6020      	str	r0, [r4, #0]
  402b32:	6120      	str	r0, [r4, #16]
  402b34:	6166      	str	r6, [r4, #20]
  402b36:	b99f      	cbnz	r7, 402b60 <__smakebuf_r+0xa8>
  402b38:	b011      	add	sp, #68	; 0x44
  402b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402b3c:	f101 0343 	add.w	r3, r1, #67	; 0x43
  402b40:	2201      	movs	r2, #1
  402b42:	600b      	str	r3, [r1, #0]
  402b44:	610b      	str	r3, [r1, #16]
  402b46:	614a      	str	r2, [r1, #20]
  402b48:	4770      	bx	lr
  402b4a:	4b12      	ldr	r3, [pc, #72]	; (402b94 <__smakebuf_r+0xdc>)
  402b4c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  402b4e:	429a      	cmp	r2, r3
  402b50:	d1d0      	bne.n	402af4 <__smakebuf_r+0x3c>
  402b52:	89a3      	ldrh	r3, [r4, #12]
  402b54:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402b58:	4333      	orrs	r3, r6
  402b5a:	81a3      	strh	r3, [r4, #12]
  402b5c:	64e6      	str	r6, [r4, #76]	; 0x4c
  402b5e:	e7dc      	b.n	402b1a <__smakebuf_r+0x62>
  402b60:	4628      	mov	r0, r5
  402b62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402b66:	f000 ffa1 	bl	403aac <_isatty_r>
  402b6a:	2800      	cmp	r0, #0
  402b6c:	d0e4      	beq.n	402b38 <__smakebuf_r+0x80>
  402b6e:	89a3      	ldrh	r3, [r4, #12]
  402b70:	f043 0301 	orr.w	r3, r3, #1
  402b74:	81a3      	strh	r3, [r4, #12]
  402b76:	e7df      	b.n	402b38 <__smakebuf_r+0x80>
  402b78:	059a      	lsls	r2, r3, #22
  402b7a:	d4dd      	bmi.n	402b38 <__smakebuf_r+0x80>
  402b7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402b80:	f043 0302 	orr.w	r3, r3, #2
  402b84:	2101      	movs	r1, #1
  402b86:	81a3      	strh	r3, [r4, #12]
  402b88:	6022      	str	r2, [r4, #0]
  402b8a:	6122      	str	r2, [r4, #16]
  402b8c:	6161      	str	r1, [r4, #20]
  402b8e:	e7d3      	b.n	402b38 <__smakebuf_r+0x80>
  402b90:	004022dd 	.word	0x004022dd
  402b94:	004037d1 	.word	0x004037d1

00402b98 <malloc>:
  402b98:	4b02      	ldr	r3, [pc, #8]	; (402ba4 <malloc+0xc>)
  402b9a:	4601      	mov	r1, r0
  402b9c:	6818      	ldr	r0, [r3, #0]
  402b9e:	f000 b803 	b.w	402ba8 <_malloc_r>
  402ba2:	bf00      	nop
  402ba4:	20000430 	.word	0x20000430

00402ba8 <_malloc_r>:
  402ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402bac:	f101 050b 	add.w	r5, r1, #11
  402bb0:	2d16      	cmp	r5, #22
  402bb2:	b083      	sub	sp, #12
  402bb4:	4606      	mov	r6, r0
  402bb6:	d927      	bls.n	402c08 <_malloc_r+0x60>
  402bb8:	f035 0507 	bics.w	r5, r5, #7
  402bbc:	f100 80b6 	bmi.w	402d2c <_malloc_r+0x184>
  402bc0:	42a9      	cmp	r1, r5
  402bc2:	f200 80b3 	bhi.w	402d2c <_malloc_r+0x184>
  402bc6:	f000 fbc9 	bl	40335c <__malloc_lock>
  402bca:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  402bce:	d222      	bcs.n	402c16 <_malloc_r+0x6e>
  402bd0:	4fc2      	ldr	r7, [pc, #776]	; (402edc <_malloc_r+0x334>)
  402bd2:	08e8      	lsrs	r0, r5, #3
  402bd4:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  402bd8:	68dc      	ldr	r4, [r3, #12]
  402bda:	429c      	cmp	r4, r3
  402bdc:	f000 81c8 	beq.w	402f70 <_malloc_r+0x3c8>
  402be0:	6863      	ldr	r3, [r4, #4]
  402be2:	68e1      	ldr	r1, [r4, #12]
  402be4:	68a5      	ldr	r5, [r4, #8]
  402be6:	f023 0303 	bic.w	r3, r3, #3
  402bea:	4423      	add	r3, r4
  402bec:	4630      	mov	r0, r6
  402bee:	685a      	ldr	r2, [r3, #4]
  402bf0:	60e9      	str	r1, [r5, #12]
  402bf2:	f042 0201 	orr.w	r2, r2, #1
  402bf6:	608d      	str	r5, [r1, #8]
  402bf8:	605a      	str	r2, [r3, #4]
  402bfa:	f000 fbb1 	bl	403360 <__malloc_unlock>
  402bfe:	3408      	adds	r4, #8
  402c00:	4620      	mov	r0, r4
  402c02:	b003      	add	sp, #12
  402c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c08:	2910      	cmp	r1, #16
  402c0a:	f200 808f 	bhi.w	402d2c <_malloc_r+0x184>
  402c0e:	f000 fba5 	bl	40335c <__malloc_lock>
  402c12:	2510      	movs	r5, #16
  402c14:	e7dc      	b.n	402bd0 <_malloc_r+0x28>
  402c16:	0a68      	lsrs	r0, r5, #9
  402c18:	f000 808f 	beq.w	402d3a <_malloc_r+0x192>
  402c1c:	2804      	cmp	r0, #4
  402c1e:	f200 8154 	bhi.w	402eca <_malloc_r+0x322>
  402c22:	09a8      	lsrs	r0, r5, #6
  402c24:	3038      	adds	r0, #56	; 0x38
  402c26:	0041      	lsls	r1, r0, #1
  402c28:	4fac      	ldr	r7, [pc, #688]	; (402edc <_malloc_r+0x334>)
  402c2a:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  402c2e:	68cc      	ldr	r4, [r1, #12]
  402c30:	42a1      	cmp	r1, r4
  402c32:	d106      	bne.n	402c42 <_malloc_r+0x9a>
  402c34:	e00c      	b.n	402c50 <_malloc_r+0xa8>
  402c36:	2a00      	cmp	r2, #0
  402c38:	f280 8082 	bge.w	402d40 <_malloc_r+0x198>
  402c3c:	68e4      	ldr	r4, [r4, #12]
  402c3e:	42a1      	cmp	r1, r4
  402c40:	d006      	beq.n	402c50 <_malloc_r+0xa8>
  402c42:	6863      	ldr	r3, [r4, #4]
  402c44:	f023 0303 	bic.w	r3, r3, #3
  402c48:	1b5a      	subs	r2, r3, r5
  402c4a:	2a0f      	cmp	r2, #15
  402c4c:	ddf3      	ble.n	402c36 <_malloc_r+0x8e>
  402c4e:	3801      	subs	r0, #1
  402c50:	3001      	adds	r0, #1
  402c52:	49a2      	ldr	r1, [pc, #648]	; (402edc <_malloc_r+0x334>)
  402c54:	693c      	ldr	r4, [r7, #16]
  402c56:	f101 0e08 	add.w	lr, r1, #8
  402c5a:	4574      	cmp	r4, lr
  402c5c:	f000 817d 	beq.w	402f5a <_malloc_r+0x3b2>
  402c60:	6863      	ldr	r3, [r4, #4]
  402c62:	f023 0303 	bic.w	r3, r3, #3
  402c66:	1b5a      	subs	r2, r3, r5
  402c68:	2a0f      	cmp	r2, #15
  402c6a:	f300 8163 	bgt.w	402f34 <_malloc_r+0x38c>
  402c6e:	2a00      	cmp	r2, #0
  402c70:	f8c1 e014 	str.w	lr, [r1, #20]
  402c74:	f8c1 e010 	str.w	lr, [r1, #16]
  402c78:	da73      	bge.n	402d62 <_malloc_r+0x1ba>
  402c7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402c7e:	f080 8139 	bcs.w	402ef4 <_malloc_r+0x34c>
  402c82:	08db      	lsrs	r3, r3, #3
  402c84:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  402c88:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  402c8c:	684a      	ldr	r2, [r1, #4]
  402c8e:	f8d8 9008 	ldr.w	r9, [r8, #8]
  402c92:	f8c4 9008 	str.w	r9, [r4, #8]
  402c96:	2301      	movs	r3, #1
  402c98:	fa03 f30c 	lsl.w	r3, r3, ip
  402c9c:	4313      	orrs	r3, r2
  402c9e:	f8c4 800c 	str.w	r8, [r4, #12]
  402ca2:	604b      	str	r3, [r1, #4]
  402ca4:	f8c8 4008 	str.w	r4, [r8, #8]
  402ca8:	f8c9 400c 	str.w	r4, [r9, #12]
  402cac:	1082      	asrs	r2, r0, #2
  402cae:	2401      	movs	r4, #1
  402cb0:	4094      	lsls	r4, r2
  402cb2:	429c      	cmp	r4, r3
  402cb4:	d862      	bhi.n	402d7c <_malloc_r+0x1d4>
  402cb6:	4223      	tst	r3, r4
  402cb8:	d106      	bne.n	402cc8 <_malloc_r+0x120>
  402cba:	f020 0003 	bic.w	r0, r0, #3
  402cbe:	0064      	lsls	r4, r4, #1
  402cc0:	4223      	tst	r3, r4
  402cc2:	f100 0004 	add.w	r0, r0, #4
  402cc6:	d0fa      	beq.n	402cbe <_malloc_r+0x116>
  402cc8:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  402ccc:	46c4      	mov	ip, r8
  402cce:	4681      	mov	r9, r0
  402cd0:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402cd4:	459c      	cmp	ip, r3
  402cd6:	d107      	bne.n	402ce8 <_malloc_r+0x140>
  402cd8:	e141      	b.n	402f5e <_malloc_r+0x3b6>
  402cda:	2900      	cmp	r1, #0
  402cdc:	f280 8151 	bge.w	402f82 <_malloc_r+0x3da>
  402ce0:	68db      	ldr	r3, [r3, #12]
  402ce2:	459c      	cmp	ip, r3
  402ce4:	f000 813b 	beq.w	402f5e <_malloc_r+0x3b6>
  402ce8:	685a      	ldr	r2, [r3, #4]
  402cea:	f022 0203 	bic.w	r2, r2, #3
  402cee:	1b51      	subs	r1, r2, r5
  402cf0:	290f      	cmp	r1, #15
  402cf2:	ddf2      	ble.n	402cda <_malloc_r+0x132>
  402cf4:	461c      	mov	r4, r3
  402cf6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402cfa:	f854 8f08 	ldr.w	r8, [r4, #8]!
  402cfe:	195a      	adds	r2, r3, r5
  402d00:	f045 0901 	orr.w	r9, r5, #1
  402d04:	f041 0501 	orr.w	r5, r1, #1
  402d08:	f8c3 9004 	str.w	r9, [r3, #4]
  402d0c:	4630      	mov	r0, r6
  402d0e:	f8c8 c00c 	str.w	ip, [r8, #12]
  402d12:	f8cc 8008 	str.w	r8, [ip, #8]
  402d16:	617a      	str	r2, [r7, #20]
  402d18:	613a      	str	r2, [r7, #16]
  402d1a:	f8c2 e00c 	str.w	lr, [r2, #12]
  402d1e:	f8c2 e008 	str.w	lr, [r2, #8]
  402d22:	6055      	str	r5, [r2, #4]
  402d24:	5051      	str	r1, [r2, r1]
  402d26:	f000 fb1b 	bl	403360 <__malloc_unlock>
  402d2a:	e769      	b.n	402c00 <_malloc_r+0x58>
  402d2c:	2400      	movs	r4, #0
  402d2e:	230c      	movs	r3, #12
  402d30:	4620      	mov	r0, r4
  402d32:	6033      	str	r3, [r6, #0]
  402d34:	b003      	add	sp, #12
  402d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d3a:	217e      	movs	r1, #126	; 0x7e
  402d3c:	203f      	movs	r0, #63	; 0x3f
  402d3e:	e773      	b.n	402c28 <_malloc_r+0x80>
  402d40:	4423      	add	r3, r4
  402d42:	68e1      	ldr	r1, [r4, #12]
  402d44:	685a      	ldr	r2, [r3, #4]
  402d46:	68a5      	ldr	r5, [r4, #8]
  402d48:	f042 0201 	orr.w	r2, r2, #1
  402d4c:	60e9      	str	r1, [r5, #12]
  402d4e:	4630      	mov	r0, r6
  402d50:	608d      	str	r5, [r1, #8]
  402d52:	605a      	str	r2, [r3, #4]
  402d54:	f000 fb04 	bl	403360 <__malloc_unlock>
  402d58:	3408      	adds	r4, #8
  402d5a:	4620      	mov	r0, r4
  402d5c:	b003      	add	sp, #12
  402d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d62:	4423      	add	r3, r4
  402d64:	4630      	mov	r0, r6
  402d66:	685a      	ldr	r2, [r3, #4]
  402d68:	f042 0201 	orr.w	r2, r2, #1
  402d6c:	605a      	str	r2, [r3, #4]
  402d6e:	f000 faf7 	bl	403360 <__malloc_unlock>
  402d72:	3408      	adds	r4, #8
  402d74:	4620      	mov	r0, r4
  402d76:	b003      	add	sp, #12
  402d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402d7c:	68bc      	ldr	r4, [r7, #8]
  402d7e:	6863      	ldr	r3, [r4, #4]
  402d80:	f023 0803 	bic.w	r8, r3, #3
  402d84:	4545      	cmp	r5, r8
  402d86:	d804      	bhi.n	402d92 <_malloc_r+0x1ea>
  402d88:	ebc5 0308 	rsb	r3, r5, r8
  402d8c:	2b0f      	cmp	r3, #15
  402d8e:	f300 808c 	bgt.w	402eaa <_malloc_r+0x302>
  402d92:	4b53      	ldr	r3, [pc, #332]	; (402ee0 <_malloc_r+0x338>)
  402d94:	f8df a158 	ldr.w	sl, [pc, #344]	; 402ef0 <_malloc_r+0x348>
  402d98:	681a      	ldr	r2, [r3, #0]
  402d9a:	f8da 3000 	ldr.w	r3, [sl]
  402d9e:	3301      	adds	r3, #1
  402da0:	442a      	add	r2, r5
  402da2:	eb04 0b08 	add.w	fp, r4, r8
  402da6:	f000 8150 	beq.w	40304a <_malloc_r+0x4a2>
  402daa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  402dae:	320f      	adds	r2, #15
  402db0:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  402db4:	f022 020f 	bic.w	r2, r2, #15
  402db8:	4611      	mov	r1, r2
  402dba:	4630      	mov	r0, r6
  402dbc:	9201      	str	r2, [sp, #4]
  402dbe:	f000 fcc7 	bl	403750 <_sbrk_r>
  402dc2:	f1b0 3fff 	cmp.w	r0, #4294967295
  402dc6:	4681      	mov	r9, r0
  402dc8:	9a01      	ldr	r2, [sp, #4]
  402dca:	f000 8147 	beq.w	40305c <_malloc_r+0x4b4>
  402dce:	4583      	cmp	fp, r0
  402dd0:	f200 80ee 	bhi.w	402fb0 <_malloc_r+0x408>
  402dd4:	4b43      	ldr	r3, [pc, #268]	; (402ee4 <_malloc_r+0x33c>)
  402dd6:	6819      	ldr	r1, [r3, #0]
  402dd8:	45cb      	cmp	fp, r9
  402dda:	4411      	add	r1, r2
  402ddc:	6019      	str	r1, [r3, #0]
  402dde:	f000 8142 	beq.w	403066 <_malloc_r+0x4be>
  402de2:	f8da 0000 	ldr.w	r0, [sl]
  402de6:	f8df e108 	ldr.w	lr, [pc, #264]	; 402ef0 <_malloc_r+0x348>
  402dea:	3001      	adds	r0, #1
  402dec:	bf1b      	ittet	ne
  402dee:	ebcb 0b09 	rsbne	fp, fp, r9
  402df2:	4459      	addne	r1, fp
  402df4:	f8ce 9000 	streq.w	r9, [lr]
  402df8:	6019      	strne	r1, [r3, #0]
  402dfa:	f019 0107 	ands.w	r1, r9, #7
  402dfe:	f000 8107 	beq.w	403010 <_malloc_r+0x468>
  402e02:	f1c1 0008 	rsb	r0, r1, #8
  402e06:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402e0a:	4481      	add	r9, r0
  402e0c:	3108      	adds	r1, #8
  402e0e:	444a      	add	r2, r9
  402e10:	f3c2 020b 	ubfx	r2, r2, #0, #12
  402e14:	ebc2 0a01 	rsb	sl, r2, r1
  402e18:	4651      	mov	r1, sl
  402e1a:	4630      	mov	r0, r6
  402e1c:	9301      	str	r3, [sp, #4]
  402e1e:	f000 fc97 	bl	403750 <_sbrk_r>
  402e22:	1c43      	adds	r3, r0, #1
  402e24:	9b01      	ldr	r3, [sp, #4]
  402e26:	f000 812c 	beq.w	403082 <_malloc_r+0x4da>
  402e2a:	ebc9 0200 	rsb	r2, r9, r0
  402e2e:	4452      	add	r2, sl
  402e30:	f042 0201 	orr.w	r2, r2, #1
  402e34:	6819      	ldr	r1, [r3, #0]
  402e36:	f8c7 9008 	str.w	r9, [r7, #8]
  402e3a:	4451      	add	r1, sl
  402e3c:	42bc      	cmp	r4, r7
  402e3e:	f8c9 2004 	str.w	r2, [r9, #4]
  402e42:	6019      	str	r1, [r3, #0]
  402e44:	f8df a09c 	ldr.w	sl, [pc, #156]	; 402ee4 <_malloc_r+0x33c>
  402e48:	d016      	beq.n	402e78 <_malloc_r+0x2d0>
  402e4a:	f1b8 0f0f 	cmp.w	r8, #15
  402e4e:	f240 80ee 	bls.w	40302e <_malloc_r+0x486>
  402e52:	6862      	ldr	r2, [r4, #4]
  402e54:	f1a8 030c 	sub.w	r3, r8, #12
  402e58:	f023 0307 	bic.w	r3, r3, #7
  402e5c:	18e0      	adds	r0, r4, r3
  402e5e:	f002 0201 	and.w	r2, r2, #1
  402e62:	f04f 0e05 	mov.w	lr, #5
  402e66:	431a      	orrs	r2, r3
  402e68:	2b0f      	cmp	r3, #15
  402e6a:	6062      	str	r2, [r4, #4]
  402e6c:	f8c0 e004 	str.w	lr, [r0, #4]
  402e70:	f8c0 e008 	str.w	lr, [r0, #8]
  402e74:	f200 8109 	bhi.w	40308a <_malloc_r+0x4e2>
  402e78:	4b1b      	ldr	r3, [pc, #108]	; (402ee8 <_malloc_r+0x340>)
  402e7a:	68bc      	ldr	r4, [r7, #8]
  402e7c:	681a      	ldr	r2, [r3, #0]
  402e7e:	4291      	cmp	r1, r2
  402e80:	bf88      	it	hi
  402e82:	6019      	strhi	r1, [r3, #0]
  402e84:	4b19      	ldr	r3, [pc, #100]	; (402eec <_malloc_r+0x344>)
  402e86:	681a      	ldr	r2, [r3, #0]
  402e88:	4291      	cmp	r1, r2
  402e8a:	6862      	ldr	r2, [r4, #4]
  402e8c:	bf88      	it	hi
  402e8e:	6019      	strhi	r1, [r3, #0]
  402e90:	f022 0203 	bic.w	r2, r2, #3
  402e94:	4295      	cmp	r5, r2
  402e96:	eba2 0305 	sub.w	r3, r2, r5
  402e9a:	d801      	bhi.n	402ea0 <_malloc_r+0x2f8>
  402e9c:	2b0f      	cmp	r3, #15
  402e9e:	dc04      	bgt.n	402eaa <_malloc_r+0x302>
  402ea0:	4630      	mov	r0, r6
  402ea2:	f000 fa5d 	bl	403360 <__malloc_unlock>
  402ea6:	2400      	movs	r4, #0
  402ea8:	e6aa      	b.n	402c00 <_malloc_r+0x58>
  402eaa:	1962      	adds	r2, r4, r5
  402eac:	f043 0301 	orr.w	r3, r3, #1
  402eb0:	f045 0501 	orr.w	r5, r5, #1
  402eb4:	6065      	str	r5, [r4, #4]
  402eb6:	4630      	mov	r0, r6
  402eb8:	60ba      	str	r2, [r7, #8]
  402eba:	6053      	str	r3, [r2, #4]
  402ebc:	f000 fa50 	bl	403360 <__malloc_unlock>
  402ec0:	3408      	adds	r4, #8
  402ec2:	4620      	mov	r0, r4
  402ec4:	b003      	add	sp, #12
  402ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402eca:	2814      	cmp	r0, #20
  402ecc:	d968      	bls.n	402fa0 <_malloc_r+0x3f8>
  402ece:	2854      	cmp	r0, #84	; 0x54
  402ed0:	f200 8097 	bhi.w	403002 <_malloc_r+0x45a>
  402ed4:	0b28      	lsrs	r0, r5, #12
  402ed6:	306e      	adds	r0, #110	; 0x6e
  402ed8:	0041      	lsls	r1, r0, #1
  402eda:	e6a5      	b.n	402c28 <_malloc_r+0x80>
  402edc:	20000458 	.word	0x20000458
  402ee0:	20000910 	.word	0x20000910
  402ee4:	20000914 	.word	0x20000914
  402ee8:	2000090c 	.word	0x2000090c
  402eec:	20000908 	.word	0x20000908
  402ef0:	20000864 	.word	0x20000864
  402ef4:	0a5a      	lsrs	r2, r3, #9
  402ef6:	2a04      	cmp	r2, #4
  402ef8:	d955      	bls.n	402fa6 <_malloc_r+0x3fe>
  402efa:	2a14      	cmp	r2, #20
  402efc:	f200 80a7 	bhi.w	40304e <_malloc_r+0x4a6>
  402f00:	325b      	adds	r2, #91	; 0x5b
  402f02:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402f06:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  402f0a:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 4030c8 <_malloc_r+0x520>
  402f0e:	f8dc 1008 	ldr.w	r1, [ip, #8]
  402f12:	4561      	cmp	r1, ip
  402f14:	d07f      	beq.n	403016 <_malloc_r+0x46e>
  402f16:	684a      	ldr	r2, [r1, #4]
  402f18:	f022 0203 	bic.w	r2, r2, #3
  402f1c:	4293      	cmp	r3, r2
  402f1e:	d202      	bcs.n	402f26 <_malloc_r+0x37e>
  402f20:	6889      	ldr	r1, [r1, #8]
  402f22:	458c      	cmp	ip, r1
  402f24:	d1f7      	bne.n	402f16 <_malloc_r+0x36e>
  402f26:	68ca      	ldr	r2, [r1, #12]
  402f28:	687b      	ldr	r3, [r7, #4]
  402f2a:	60e2      	str	r2, [r4, #12]
  402f2c:	60a1      	str	r1, [r4, #8]
  402f2e:	6094      	str	r4, [r2, #8]
  402f30:	60cc      	str	r4, [r1, #12]
  402f32:	e6bb      	b.n	402cac <_malloc_r+0x104>
  402f34:	1963      	adds	r3, r4, r5
  402f36:	f042 0701 	orr.w	r7, r2, #1
  402f3a:	f045 0501 	orr.w	r5, r5, #1
  402f3e:	6065      	str	r5, [r4, #4]
  402f40:	4630      	mov	r0, r6
  402f42:	614b      	str	r3, [r1, #20]
  402f44:	610b      	str	r3, [r1, #16]
  402f46:	f8c3 e00c 	str.w	lr, [r3, #12]
  402f4a:	f8c3 e008 	str.w	lr, [r3, #8]
  402f4e:	605f      	str	r7, [r3, #4]
  402f50:	509a      	str	r2, [r3, r2]
  402f52:	3408      	adds	r4, #8
  402f54:	f000 fa04 	bl	403360 <__malloc_unlock>
  402f58:	e652      	b.n	402c00 <_malloc_r+0x58>
  402f5a:	684b      	ldr	r3, [r1, #4]
  402f5c:	e6a6      	b.n	402cac <_malloc_r+0x104>
  402f5e:	f109 0901 	add.w	r9, r9, #1
  402f62:	f019 0f03 	tst.w	r9, #3
  402f66:	f10c 0c08 	add.w	ip, ip, #8
  402f6a:	f47f aeb1 	bne.w	402cd0 <_malloc_r+0x128>
  402f6e:	e02c      	b.n	402fca <_malloc_r+0x422>
  402f70:	f104 0308 	add.w	r3, r4, #8
  402f74:	6964      	ldr	r4, [r4, #20]
  402f76:	42a3      	cmp	r3, r4
  402f78:	bf08      	it	eq
  402f7a:	3002      	addeq	r0, #2
  402f7c:	f43f ae69 	beq.w	402c52 <_malloc_r+0xaa>
  402f80:	e62e      	b.n	402be0 <_malloc_r+0x38>
  402f82:	441a      	add	r2, r3
  402f84:	461c      	mov	r4, r3
  402f86:	6851      	ldr	r1, [r2, #4]
  402f88:	68db      	ldr	r3, [r3, #12]
  402f8a:	f854 5f08 	ldr.w	r5, [r4, #8]!
  402f8e:	f041 0101 	orr.w	r1, r1, #1
  402f92:	6051      	str	r1, [r2, #4]
  402f94:	4630      	mov	r0, r6
  402f96:	60eb      	str	r3, [r5, #12]
  402f98:	609d      	str	r5, [r3, #8]
  402f9a:	f000 f9e1 	bl	403360 <__malloc_unlock>
  402f9e:	e62f      	b.n	402c00 <_malloc_r+0x58>
  402fa0:	305b      	adds	r0, #91	; 0x5b
  402fa2:	0041      	lsls	r1, r0, #1
  402fa4:	e640      	b.n	402c28 <_malloc_r+0x80>
  402fa6:	099a      	lsrs	r2, r3, #6
  402fa8:	3238      	adds	r2, #56	; 0x38
  402faa:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  402fae:	e7aa      	b.n	402f06 <_malloc_r+0x35e>
  402fb0:	42bc      	cmp	r4, r7
  402fb2:	4b45      	ldr	r3, [pc, #276]	; (4030c8 <_malloc_r+0x520>)
  402fb4:	f43f af0e 	beq.w	402dd4 <_malloc_r+0x22c>
  402fb8:	689c      	ldr	r4, [r3, #8]
  402fba:	6862      	ldr	r2, [r4, #4]
  402fbc:	f022 0203 	bic.w	r2, r2, #3
  402fc0:	e768      	b.n	402e94 <_malloc_r+0x2ec>
  402fc2:	f8d8 8000 	ldr.w	r8, [r8]
  402fc6:	4598      	cmp	r8, r3
  402fc8:	d17c      	bne.n	4030c4 <_malloc_r+0x51c>
  402fca:	f010 0f03 	tst.w	r0, #3
  402fce:	f1a8 0308 	sub.w	r3, r8, #8
  402fd2:	f100 30ff 	add.w	r0, r0, #4294967295
  402fd6:	d1f4      	bne.n	402fc2 <_malloc_r+0x41a>
  402fd8:	687b      	ldr	r3, [r7, #4]
  402fda:	ea23 0304 	bic.w	r3, r3, r4
  402fde:	607b      	str	r3, [r7, #4]
  402fe0:	0064      	lsls	r4, r4, #1
  402fe2:	429c      	cmp	r4, r3
  402fe4:	f63f aeca 	bhi.w	402d7c <_malloc_r+0x1d4>
  402fe8:	2c00      	cmp	r4, #0
  402fea:	f43f aec7 	beq.w	402d7c <_malloc_r+0x1d4>
  402fee:	4223      	tst	r3, r4
  402ff0:	4648      	mov	r0, r9
  402ff2:	f47f ae69 	bne.w	402cc8 <_malloc_r+0x120>
  402ff6:	0064      	lsls	r4, r4, #1
  402ff8:	4223      	tst	r3, r4
  402ffa:	f100 0004 	add.w	r0, r0, #4
  402ffe:	d0fa      	beq.n	402ff6 <_malloc_r+0x44e>
  403000:	e662      	b.n	402cc8 <_malloc_r+0x120>
  403002:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  403006:	d818      	bhi.n	40303a <_malloc_r+0x492>
  403008:	0be8      	lsrs	r0, r5, #15
  40300a:	3077      	adds	r0, #119	; 0x77
  40300c:	0041      	lsls	r1, r0, #1
  40300e:	e60b      	b.n	402c28 <_malloc_r+0x80>
  403010:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403014:	e6fb      	b.n	402e0e <_malloc_r+0x266>
  403016:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40301a:	1092      	asrs	r2, r2, #2
  40301c:	f04f 0c01 	mov.w	ip, #1
  403020:	fa0c f202 	lsl.w	r2, ip, r2
  403024:	4313      	orrs	r3, r2
  403026:	f8c8 3004 	str.w	r3, [r8, #4]
  40302a:	460a      	mov	r2, r1
  40302c:	e77d      	b.n	402f2a <_malloc_r+0x382>
  40302e:	2301      	movs	r3, #1
  403030:	f8c9 3004 	str.w	r3, [r9, #4]
  403034:	464c      	mov	r4, r9
  403036:	2200      	movs	r2, #0
  403038:	e72c      	b.n	402e94 <_malloc_r+0x2ec>
  40303a:	f240 5354 	movw	r3, #1364	; 0x554
  40303e:	4298      	cmp	r0, r3
  403040:	d81c      	bhi.n	40307c <_malloc_r+0x4d4>
  403042:	0ca8      	lsrs	r0, r5, #18
  403044:	307c      	adds	r0, #124	; 0x7c
  403046:	0041      	lsls	r1, r0, #1
  403048:	e5ee      	b.n	402c28 <_malloc_r+0x80>
  40304a:	3210      	adds	r2, #16
  40304c:	e6b4      	b.n	402db8 <_malloc_r+0x210>
  40304e:	2a54      	cmp	r2, #84	; 0x54
  403050:	d823      	bhi.n	40309a <_malloc_r+0x4f2>
  403052:	0b1a      	lsrs	r2, r3, #12
  403054:	326e      	adds	r2, #110	; 0x6e
  403056:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40305a:	e754      	b.n	402f06 <_malloc_r+0x35e>
  40305c:	68bc      	ldr	r4, [r7, #8]
  40305e:	6862      	ldr	r2, [r4, #4]
  403060:	f022 0203 	bic.w	r2, r2, #3
  403064:	e716      	b.n	402e94 <_malloc_r+0x2ec>
  403066:	f3cb 000b 	ubfx	r0, fp, #0, #12
  40306a:	2800      	cmp	r0, #0
  40306c:	f47f aeb9 	bne.w	402de2 <_malloc_r+0x23a>
  403070:	4442      	add	r2, r8
  403072:	68bb      	ldr	r3, [r7, #8]
  403074:	f042 0201 	orr.w	r2, r2, #1
  403078:	605a      	str	r2, [r3, #4]
  40307a:	e6fd      	b.n	402e78 <_malloc_r+0x2d0>
  40307c:	21fc      	movs	r1, #252	; 0xfc
  40307e:	207e      	movs	r0, #126	; 0x7e
  403080:	e5d2      	b.n	402c28 <_malloc_r+0x80>
  403082:	2201      	movs	r2, #1
  403084:	f04f 0a00 	mov.w	sl, #0
  403088:	e6d4      	b.n	402e34 <_malloc_r+0x28c>
  40308a:	f104 0108 	add.w	r1, r4, #8
  40308e:	4630      	mov	r0, r6
  403090:	f7ff fa7a 	bl	402588 <_free_r>
  403094:	f8da 1000 	ldr.w	r1, [sl]
  403098:	e6ee      	b.n	402e78 <_malloc_r+0x2d0>
  40309a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40309e:	d804      	bhi.n	4030aa <_malloc_r+0x502>
  4030a0:	0bda      	lsrs	r2, r3, #15
  4030a2:	3277      	adds	r2, #119	; 0x77
  4030a4:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4030a8:	e72d      	b.n	402f06 <_malloc_r+0x35e>
  4030aa:	f240 5154 	movw	r1, #1364	; 0x554
  4030ae:	428a      	cmp	r2, r1
  4030b0:	d804      	bhi.n	4030bc <_malloc_r+0x514>
  4030b2:	0c9a      	lsrs	r2, r3, #18
  4030b4:	327c      	adds	r2, #124	; 0x7c
  4030b6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4030ba:	e724      	b.n	402f06 <_malloc_r+0x35e>
  4030bc:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  4030c0:	227e      	movs	r2, #126	; 0x7e
  4030c2:	e720      	b.n	402f06 <_malloc_r+0x35e>
  4030c4:	687b      	ldr	r3, [r7, #4]
  4030c6:	e78b      	b.n	402fe0 <_malloc_r+0x438>
  4030c8:	20000458 	.word	0x20000458

004030cc <memchr>:
  4030cc:	0783      	lsls	r3, r0, #30
  4030ce:	b470      	push	{r4, r5, r6}
  4030d0:	b2c9      	uxtb	r1, r1
  4030d2:	d040      	beq.n	403156 <memchr+0x8a>
  4030d4:	1e54      	subs	r4, r2, #1
  4030d6:	2a00      	cmp	r2, #0
  4030d8:	d03f      	beq.n	40315a <memchr+0x8e>
  4030da:	7803      	ldrb	r3, [r0, #0]
  4030dc:	428b      	cmp	r3, r1
  4030de:	bf18      	it	ne
  4030e0:	1c43      	addne	r3, r0, #1
  4030e2:	d106      	bne.n	4030f2 <memchr+0x26>
  4030e4:	e01d      	b.n	403122 <memchr+0x56>
  4030e6:	b1f4      	cbz	r4, 403126 <memchr+0x5a>
  4030e8:	7802      	ldrb	r2, [r0, #0]
  4030ea:	428a      	cmp	r2, r1
  4030ec:	f104 34ff 	add.w	r4, r4, #4294967295
  4030f0:	d017      	beq.n	403122 <memchr+0x56>
  4030f2:	f013 0f03 	tst.w	r3, #3
  4030f6:	4618      	mov	r0, r3
  4030f8:	f103 0301 	add.w	r3, r3, #1
  4030fc:	d1f3      	bne.n	4030e6 <memchr+0x1a>
  4030fe:	2c03      	cmp	r4, #3
  403100:	d814      	bhi.n	40312c <memchr+0x60>
  403102:	b184      	cbz	r4, 403126 <memchr+0x5a>
  403104:	7803      	ldrb	r3, [r0, #0]
  403106:	428b      	cmp	r3, r1
  403108:	d00b      	beq.n	403122 <memchr+0x56>
  40310a:	1905      	adds	r5, r0, r4
  40310c:	1c43      	adds	r3, r0, #1
  40310e:	e002      	b.n	403116 <memchr+0x4a>
  403110:	7802      	ldrb	r2, [r0, #0]
  403112:	428a      	cmp	r2, r1
  403114:	d005      	beq.n	403122 <memchr+0x56>
  403116:	42ab      	cmp	r3, r5
  403118:	4618      	mov	r0, r3
  40311a:	f103 0301 	add.w	r3, r3, #1
  40311e:	d1f7      	bne.n	403110 <memchr+0x44>
  403120:	2000      	movs	r0, #0
  403122:	bc70      	pop	{r4, r5, r6}
  403124:	4770      	bx	lr
  403126:	4620      	mov	r0, r4
  403128:	bc70      	pop	{r4, r5, r6}
  40312a:	4770      	bx	lr
  40312c:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  403130:	4602      	mov	r2, r0
  403132:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  403136:	4610      	mov	r0, r2
  403138:	3204      	adds	r2, #4
  40313a:	6803      	ldr	r3, [r0, #0]
  40313c:	4073      	eors	r3, r6
  40313e:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  403142:	ea25 0303 	bic.w	r3, r5, r3
  403146:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40314a:	d1da      	bne.n	403102 <memchr+0x36>
  40314c:	3c04      	subs	r4, #4
  40314e:	2c03      	cmp	r4, #3
  403150:	4610      	mov	r0, r2
  403152:	d8f0      	bhi.n	403136 <memchr+0x6a>
  403154:	e7d5      	b.n	403102 <memchr+0x36>
  403156:	4614      	mov	r4, r2
  403158:	e7d1      	b.n	4030fe <memchr+0x32>
  40315a:	4610      	mov	r0, r2
  40315c:	e7e1      	b.n	403122 <memchr+0x56>
  40315e:	bf00      	nop

00403160 <memcpy>:
  403160:	4684      	mov	ip, r0
  403162:	ea41 0300 	orr.w	r3, r1, r0
  403166:	f013 0303 	ands.w	r3, r3, #3
  40316a:	d16d      	bne.n	403248 <memcpy+0xe8>
  40316c:	3a40      	subs	r2, #64	; 0x40
  40316e:	d341      	bcc.n	4031f4 <memcpy+0x94>
  403170:	f851 3b04 	ldr.w	r3, [r1], #4
  403174:	f840 3b04 	str.w	r3, [r0], #4
  403178:	f851 3b04 	ldr.w	r3, [r1], #4
  40317c:	f840 3b04 	str.w	r3, [r0], #4
  403180:	f851 3b04 	ldr.w	r3, [r1], #4
  403184:	f840 3b04 	str.w	r3, [r0], #4
  403188:	f851 3b04 	ldr.w	r3, [r1], #4
  40318c:	f840 3b04 	str.w	r3, [r0], #4
  403190:	f851 3b04 	ldr.w	r3, [r1], #4
  403194:	f840 3b04 	str.w	r3, [r0], #4
  403198:	f851 3b04 	ldr.w	r3, [r1], #4
  40319c:	f840 3b04 	str.w	r3, [r0], #4
  4031a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4031a4:	f840 3b04 	str.w	r3, [r0], #4
  4031a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4031ac:	f840 3b04 	str.w	r3, [r0], #4
  4031b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4031b4:	f840 3b04 	str.w	r3, [r0], #4
  4031b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4031bc:	f840 3b04 	str.w	r3, [r0], #4
  4031c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4031c4:	f840 3b04 	str.w	r3, [r0], #4
  4031c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4031cc:	f840 3b04 	str.w	r3, [r0], #4
  4031d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4031d4:	f840 3b04 	str.w	r3, [r0], #4
  4031d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4031dc:	f840 3b04 	str.w	r3, [r0], #4
  4031e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4031e4:	f840 3b04 	str.w	r3, [r0], #4
  4031e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4031ec:	f840 3b04 	str.w	r3, [r0], #4
  4031f0:	3a40      	subs	r2, #64	; 0x40
  4031f2:	d2bd      	bcs.n	403170 <memcpy+0x10>
  4031f4:	3230      	adds	r2, #48	; 0x30
  4031f6:	d311      	bcc.n	40321c <memcpy+0xbc>
  4031f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4031fc:	f840 3b04 	str.w	r3, [r0], #4
  403200:	f851 3b04 	ldr.w	r3, [r1], #4
  403204:	f840 3b04 	str.w	r3, [r0], #4
  403208:	f851 3b04 	ldr.w	r3, [r1], #4
  40320c:	f840 3b04 	str.w	r3, [r0], #4
  403210:	f851 3b04 	ldr.w	r3, [r1], #4
  403214:	f840 3b04 	str.w	r3, [r0], #4
  403218:	3a10      	subs	r2, #16
  40321a:	d2ed      	bcs.n	4031f8 <memcpy+0x98>
  40321c:	320c      	adds	r2, #12
  40321e:	d305      	bcc.n	40322c <memcpy+0xcc>
  403220:	f851 3b04 	ldr.w	r3, [r1], #4
  403224:	f840 3b04 	str.w	r3, [r0], #4
  403228:	3a04      	subs	r2, #4
  40322a:	d2f9      	bcs.n	403220 <memcpy+0xc0>
  40322c:	3204      	adds	r2, #4
  40322e:	d008      	beq.n	403242 <memcpy+0xe2>
  403230:	07d2      	lsls	r2, r2, #31
  403232:	bf1c      	itt	ne
  403234:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403238:	f800 3b01 	strbne.w	r3, [r0], #1
  40323c:	d301      	bcc.n	403242 <memcpy+0xe2>
  40323e:	880b      	ldrh	r3, [r1, #0]
  403240:	8003      	strh	r3, [r0, #0]
  403242:	4660      	mov	r0, ip
  403244:	4770      	bx	lr
  403246:	bf00      	nop
  403248:	2a08      	cmp	r2, #8
  40324a:	d313      	bcc.n	403274 <memcpy+0x114>
  40324c:	078b      	lsls	r3, r1, #30
  40324e:	d08d      	beq.n	40316c <memcpy+0xc>
  403250:	f010 0303 	ands.w	r3, r0, #3
  403254:	d08a      	beq.n	40316c <memcpy+0xc>
  403256:	f1c3 0304 	rsb	r3, r3, #4
  40325a:	1ad2      	subs	r2, r2, r3
  40325c:	07db      	lsls	r3, r3, #31
  40325e:	bf1c      	itt	ne
  403260:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403264:	f800 3b01 	strbne.w	r3, [r0], #1
  403268:	d380      	bcc.n	40316c <memcpy+0xc>
  40326a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40326e:	f820 3b02 	strh.w	r3, [r0], #2
  403272:	e77b      	b.n	40316c <memcpy+0xc>
  403274:	3a04      	subs	r2, #4
  403276:	d3d9      	bcc.n	40322c <memcpy+0xcc>
  403278:	3a01      	subs	r2, #1
  40327a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40327e:	f800 3b01 	strb.w	r3, [r0], #1
  403282:	d2f9      	bcs.n	403278 <memcpy+0x118>
  403284:	780b      	ldrb	r3, [r1, #0]
  403286:	7003      	strb	r3, [r0, #0]
  403288:	784b      	ldrb	r3, [r1, #1]
  40328a:	7043      	strb	r3, [r0, #1]
  40328c:	788b      	ldrb	r3, [r1, #2]
  40328e:	7083      	strb	r3, [r0, #2]
  403290:	4660      	mov	r0, ip
  403292:	4770      	bx	lr

00403294 <memmove>:
  403294:	4288      	cmp	r0, r1
  403296:	b5f0      	push	{r4, r5, r6, r7, lr}
  403298:	d90d      	bls.n	4032b6 <memmove+0x22>
  40329a:	188b      	adds	r3, r1, r2
  40329c:	4298      	cmp	r0, r3
  40329e:	d20a      	bcs.n	4032b6 <memmove+0x22>
  4032a0:	1881      	adds	r1, r0, r2
  4032a2:	2a00      	cmp	r2, #0
  4032a4:	d054      	beq.n	403350 <memmove+0xbc>
  4032a6:	1a9a      	subs	r2, r3, r2
  4032a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4032ac:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4032b0:	4293      	cmp	r3, r2
  4032b2:	d1f9      	bne.n	4032a8 <memmove+0x14>
  4032b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4032b6:	2a0f      	cmp	r2, #15
  4032b8:	d948      	bls.n	40334c <memmove+0xb8>
  4032ba:	ea40 0301 	orr.w	r3, r0, r1
  4032be:	079b      	lsls	r3, r3, #30
  4032c0:	d147      	bne.n	403352 <memmove+0xbe>
  4032c2:	f100 0410 	add.w	r4, r0, #16
  4032c6:	f101 0310 	add.w	r3, r1, #16
  4032ca:	4615      	mov	r5, r2
  4032cc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4032d0:	f844 6c10 	str.w	r6, [r4, #-16]
  4032d4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4032d8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4032dc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4032e0:	f844 6c08 	str.w	r6, [r4, #-8]
  4032e4:	3d10      	subs	r5, #16
  4032e6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4032ea:	f844 6c04 	str.w	r6, [r4, #-4]
  4032ee:	2d0f      	cmp	r5, #15
  4032f0:	f103 0310 	add.w	r3, r3, #16
  4032f4:	f104 0410 	add.w	r4, r4, #16
  4032f8:	d8e8      	bhi.n	4032cc <memmove+0x38>
  4032fa:	f1a2 0310 	sub.w	r3, r2, #16
  4032fe:	f023 030f 	bic.w	r3, r3, #15
  403302:	f002 0e0f 	and.w	lr, r2, #15
  403306:	3310      	adds	r3, #16
  403308:	f1be 0f03 	cmp.w	lr, #3
  40330c:	4419      	add	r1, r3
  40330e:	4403      	add	r3, r0
  403310:	d921      	bls.n	403356 <memmove+0xc2>
  403312:	1f1e      	subs	r6, r3, #4
  403314:	460d      	mov	r5, r1
  403316:	4674      	mov	r4, lr
  403318:	3c04      	subs	r4, #4
  40331a:	f855 7b04 	ldr.w	r7, [r5], #4
  40331e:	f846 7f04 	str.w	r7, [r6, #4]!
  403322:	2c03      	cmp	r4, #3
  403324:	d8f8      	bhi.n	403318 <memmove+0x84>
  403326:	f1ae 0404 	sub.w	r4, lr, #4
  40332a:	f024 0403 	bic.w	r4, r4, #3
  40332e:	3404      	adds	r4, #4
  403330:	4423      	add	r3, r4
  403332:	4421      	add	r1, r4
  403334:	f002 0203 	and.w	r2, r2, #3
  403338:	b152      	cbz	r2, 403350 <memmove+0xbc>
  40333a:	3b01      	subs	r3, #1
  40333c:	440a      	add	r2, r1
  40333e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403342:	f803 4f01 	strb.w	r4, [r3, #1]!
  403346:	4291      	cmp	r1, r2
  403348:	d1f9      	bne.n	40333e <memmove+0xaa>
  40334a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40334c:	4603      	mov	r3, r0
  40334e:	e7f3      	b.n	403338 <memmove+0xa4>
  403350:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403352:	4603      	mov	r3, r0
  403354:	e7f1      	b.n	40333a <memmove+0xa6>
  403356:	4672      	mov	r2, lr
  403358:	e7ee      	b.n	403338 <memmove+0xa4>
  40335a:	bf00      	nop

0040335c <__malloc_lock>:
  40335c:	4770      	bx	lr
  40335e:	bf00      	nop

00403360 <__malloc_unlock>:
  403360:	4770      	bx	lr
  403362:	bf00      	nop

00403364 <_realloc_r>:
  403364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403368:	4617      	mov	r7, r2
  40336a:	b083      	sub	sp, #12
  40336c:	460e      	mov	r6, r1
  40336e:	2900      	cmp	r1, #0
  403370:	f000 80e7 	beq.w	403542 <_realloc_r+0x1de>
  403374:	4681      	mov	r9, r0
  403376:	f107 050b 	add.w	r5, r7, #11
  40337a:	f7ff ffef 	bl	40335c <__malloc_lock>
  40337e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403382:	2d16      	cmp	r5, #22
  403384:	f023 0403 	bic.w	r4, r3, #3
  403388:	f1a6 0808 	sub.w	r8, r6, #8
  40338c:	d84c      	bhi.n	403428 <_realloc_r+0xc4>
  40338e:	2210      	movs	r2, #16
  403390:	4615      	mov	r5, r2
  403392:	42af      	cmp	r7, r5
  403394:	d84d      	bhi.n	403432 <_realloc_r+0xce>
  403396:	4294      	cmp	r4, r2
  403398:	f280 8084 	bge.w	4034a4 <_realloc_r+0x140>
  40339c:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 40374c <_realloc_r+0x3e8>
  4033a0:	f8db 0008 	ldr.w	r0, [fp, #8]
  4033a4:	eb08 0104 	add.w	r1, r8, r4
  4033a8:	4288      	cmp	r0, r1
  4033aa:	f000 80d6 	beq.w	40355a <_realloc_r+0x1f6>
  4033ae:	6848      	ldr	r0, [r1, #4]
  4033b0:	f020 0e01 	bic.w	lr, r0, #1
  4033b4:	448e      	add	lr, r1
  4033b6:	f8de e004 	ldr.w	lr, [lr, #4]
  4033ba:	f01e 0f01 	tst.w	lr, #1
  4033be:	d13f      	bne.n	403440 <_realloc_r+0xdc>
  4033c0:	f020 0003 	bic.w	r0, r0, #3
  4033c4:	4420      	add	r0, r4
  4033c6:	4290      	cmp	r0, r2
  4033c8:	f280 80c1 	bge.w	40354e <_realloc_r+0x1ea>
  4033cc:	07db      	lsls	r3, r3, #31
  4033ce:	f100 808f 	bmi.w	4034f0 <_realloc_r+0x18c>
  4033d2:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4033d6:	ebc3 0a08 	rsb	sl, r3, r8
  4033da:	f8da 3004 	ldr.w	r3, [sl, #4]
  4033de:	f023 0303 	bic.w	r3, r3, #3
  4033e2:	eb00 0e03 	add.w	lr, r0, r3
  4033e6:	4596      	cmp	lr, r2
  4033e8:	db34      	blt.n	403454 <_realloc_r+0xf0>
  4033ea:	68cb      	ldr	r3, [r1, #12]
  4033ec:	688a      	ldr	r2, [r1, #8]
  4033ee:	4657      	mov	r7, sl
  4033f0:	60d3      	str	r3, [r2, #12]
  4033f2:	609a      	str	r2, [r3, #8]
  4033f4:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4033f8:	f8da 300c 	ldr.w	r3, [sl, #12]
  4033fc:	60cb      	str	r3, [r1, #12]
  4033fe:	1f22      	subs	r2, r4, #4
  403400:	2a24      	cmp	r2, #36	; 0x24
  403402:	6099      	str	r1, [r3, #8]
  403404:	f200 8136 	bhi.w	403674 <_realloc_r+0x310>
  403408:	2a13      	cmp	r2, #19
  40340a:	f240 80fd 	bls.w	403608 <_realloc_r+0x2a4>
  40340e:	6833      	ldr	r3, [r6, #0]
  403410:	f8ca 3008 	str.w	r3, [sl, #8]
  403414:	6873      	ldr	r3, [r6, #4]
  403416:	f8ca 300c 	str.w	r3, [sl, #12]
  40341a:	2a1b      	cmp	r2, #27
  40341c:	f200 8140 	bhi.w	4036a0 <_realloc_r+0x33c>
  403420:	3608      	adds	r6, #8
  403422:	f10a 0310 	add.w	r3, sl, #16
  403426:	e0f0      	b.n	40360a <_realloc_r+0x2a6>
  403428:	f025 0507 	bic.w	r5, r5, #7
  40342c:	2d00      	cmp	r5, #0
  40342e:	462a      	mov	r2, r5
  403430:	daaf      	bge.n	403392 <_realloc_r+0x2e>
  403432:	230c      	movs	r3, #12
  403434:	2000      	movs	r0, #0
  403436:	f8c9 3000 	str.w	r3, [r9]
  40343a:	b003      	add	sp, #12
  40343c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403440:	07d9      	lsls	r1, r3, #31
  403442:	d455      	bmi.n	4034f0 <_realloc_r+0x18c>
  403444:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403448:	ebc3 0a08 	rsb	sl, r3, r8
  40344c:	f8da 3004 	ldr.w	r3, [sl, #4]
  403450:	f023 0303 	bic.w	r3, r3, #3
  403454:	4423      	add	r3, r4
  403456:	4293      	cmp	r3, r2
  403458:	db4a      	blt.n	4034f0 <_realloc_r+0x18c>
  40345a:	4657      	mov	r7, sl
  40345c:	f8da 100c 	ldr.w	r1, [sl, #12]
  403460:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403464:	1f22      	subs	r2, r4, #4
  403466:	2a24      	cmp	r2, #36	; 0x24
  403468:	60c1      	str	r1, [r0, #12]
  40346a:	6088      	str	r0, [r1, #8]
  40346c:	f200 810e 	bhi.w	40368c <_realloc_r+0x328>
  403470:	2a13      	cmp	r2, #19
  403472:	f240 8109 	bls.w	403688 <_realloc_r+0x324>
  403476:	6831      	ldr	r1, [r6, #0]
  403478:	f8ca 1008 	str.w	r1, [sl, #8]
  40347c:	6871      	ldr	r1, [r6, #4]
  40347e:	f8ca 100c 	str.w	r1, [sl, #12]
  403482:	2a1b      	cmp	r2, #27
  403484:	f200 8121 	bhi.w	4036ca <_realloc_r+0x366>
  403488:	3608      	adds	r6, #8
  40348a:	f10a 0210 	add.w	r2, sl, #16
  40348e:	6831      	ldr	r1, [r6, #0]
  403490:	6011      	str	r1, [r2, #0]
  403492:	6871      	ldr	r1, [r6, #4]
  403494:	6051      	str	r1, [r2, #4]
  403496:	68b1      	ldr	r1, [r6, #8]
  403498:	6091      	str	r1, [r2, #8]
  40349a:	461c      	mov	r4, r3
  40349c:	f8da 3004 	ldr.w	r3, [sl, #4]
  4034a0:	463e      	mov	r6, r7
  4034a2:	46d0      	mov	r8, sl
  4034a4:	1b62      	subs	r2, r4, r5
  4034a6:	2a0f      	cmp	r2, #15
  4034a8:	f003 0301 	and.w	r3, r3, #1
  4034ac:	d80e      	bhi.n	4034cc <_realloc_r+0x168>
  4034ae:	4323      	orrs	r3, r4
  4034b0:	4444      	add	r4, r8
  4034b2:	f8c8 3004 	str.w	r3, [r8, #4]
  4034b6:	6863      	ldr	r3, [r4, #4]
  4034b8:	f043 0301 	orr.w	r3, r3, #1
  4034bc:	6063      	str	r3, [r4, #4]
  4034be:	4648      	mov	r0, r9
  4034c0:	f7ff ff4e 	bl	403360 <__malloc_unlock>
  4034c4:	4630      	mov	r0, r6
  4034c6:	b003      	add	sp, #12
  4034c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4034cc:	eb08 0105 	add.w	r1, r8, r5
  4034d0:	431d      	orrs	r5, r3
  4034d2:	f042 0301 	orr.w	r3, r2, #1
  4034d6:	440a      	add	r2, r1
  4034d8:	f8c8 5004 	str.w	r5, [r8, #4]
  4034dc:	604b      	str	r3, [r1, #4]
  4034de:	6853      	ldr	r3, [r2, #4]
  4034e0:	f043 0301 	orr.w	r3, r3, #1
  4034e4:	3108      	adds	r1, #8
  4034e6:	6053      	str	r3, [r2, #4]
  4034e8:	4648      	mov	r0, r9
  4034ea:	f7ff f84d 	bl	402588 <_free_r>
  4034ee:	e7e6      	b.n	4034be <_realloc_r+0x15a>
  4034f0:	4639      	mov	r1, r7
  4034f2:	4648      	mov	r0, r9
  4034f4:	f7ff fb58 	bl	402ba8 <_malloc_r>
  4034f8:	4607      	mov	r7, r0
  4034fa:	b1d8      	cbz	r0, 403534 <_realloc_r+0x1d0>
  4034fc:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403500:	f023 0201 	bic.w	r2, r3, #1
  403504:	4442      	add	r2, r8
  403506:	f1a0 0108 	sub.w	r1, r0, #8
  40350a:	4291      	cmp	r1, r2
  40350c:	f000 80ac 	beq.w	403668 <_realloc_r+0x304>
  403510:	1f22      	subs	r2, r4, #4
  403512:	2a24      	cmp	r2, #36	; 0x24
  403514:	f200 8099 	bhi.w	40364a <_realloc_r+0x2e6>
  403518:	2a13      	cmp	r2, #19
  40351a:	d86a      	bhi.n	4035f2 <_realloc_r+0x28e>
  40351c:	4603      	mov	r3, r0
  40351e:	4632      	mov	r2, r6
  403520:	6811      	ldr	r1, [r2, #0]
  403522:	6019      	str	r1, [r3, #0]
  403524:	6851      	ldr	r1, [r2, #4]
  403526:	6059      	str	r1, [r3, #4]
  403528:	6892      	ldr	r2, [r2, #8]
  40352a:	609a      	str	r2, [r3, #8]
  40352c:	4631      	mov	r1, r6
  40352e:	4648      	mov	r0, r9
  403530:	f7ff f82a 	bl	402588 <_free_r>
  403534:	4648      	mov	r0, r9
  403536:	f7ff ff13 	bl	403360 <__malloc_unlock>
  40353a:	4638      	mov	r0, r7
  40353c:	b003      	add	sp, #12
  40353e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403542:	4611      	mov	r1, r2
  403544:	b003      	add	sp, #12
  403546:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40354a:	f7ff bb2d 	b.w	402ba8 <_malloc_r>
  40354e:	68ca      	ldr	r2, [r1, #12]
  403550:	6889      	ldr	r1, [r1, #8]
  403552:	4604      	mov	r4, r0
  403554:	60ca      	str	r2, [r1, #12]
  403556:	6091      	str	r1, [r2, #8]
  403558:	e7a4      	b.n	4034a4 <_realloc_r+0x140>
  40355a:	6841      	ldr	r1, [r0, #4]
  40355c:	f021 0103 	bic.w	r1, r1, #3
  403560:	4421      	add	r1, r4
  403562:	f105 0010 	add.w	r0, r5, #16
  403566:	4281      	cmp	r1, r0
  403568:	da5b      	bge.n	403622 <_realloc_r+0x2be>
  40356a:	07db      	lsls	r3, r3, #31
  40356c:	d4c0      	bmi.n	4034f0 <_realloc_r+0x18c>
  40356e:	f856 3c08 	ldr.w	r3, [r6, #-8]
  403572:	ebc3 0a08 	rsb	sl, r3, r8
  403576:	f8da 3004 	ldr.w	r3, [sl, #4]
  40357a:	f023 0303 	bic.w	r3, r3, #3
  40357e:	eb01 0c03 	add.w	ip, r1, r3
  403582:	4560      	cmp	r0, ip
  403584:	f73f af66 	bgt.w	403454 <_realloc_r+0xf0>
  403588:	4657      	mov	r7, sl
  40358a:	f8da 300c 	ldr.w	r3, [sl, #12]
  40358e:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403592:	1f22      	subs	r2, r4, #4
  403594:	2a24      	cmp	r2, #36	; 0x24
  403596:	60cb      	str	r3, [r1, #12]
  403598:	6099      	str	r1, [r3, #8]
  40359a:	f200 80b8 	bhi.w	40370e <_realloc_r+0x3aa>
  40359e:	2a13      	cmp	r2, #19
  4035a0:	f240 80a9 	bls.w	4036f6 <_realloc_r+0x392>
  4035a4:	6833      	ldr	r3, [r6, #0]
  4035a6:	f8ca 3008 	str.w	r3, [sl, #8]
  4035aa:	6873      	ldr	r3, [r6, #4]
  4035ac:	f8ca 300c 	str.w	r3, [sl, #12]
  4035b0:	2a1b      	cmp	r2, #27
  4035b2:	f200 80b5 	bhi.w	403720 <_realloc_r+0x3bc>
  4035b6:	3608      	adds	r6, #8
  4035b8:	f10a 0310 	add.w	r3, sl, #16
  4035bc:	6832      	ldr	r2, [r6, #0]
  4035be:	601a      	str	r2, [r3, #0]
  4035c0:	6872      	ldr	r2, [r6, #4]
  4035c2:	605a      	str	r2, [r3, #4]
  4035c4:	68b2      	ldr	r2, [r6, #8]
  4035c6:	609a      	str	r2, [r3, #8]
  4035c8:	eb0a 0205 	add.w	r2, sl, r5
  4035cc:	ebc5 030c 	rsb	r3, r5, ip
  4035d0:	f043 0301 	orr.w	r3, r3, #1
  4035d4:	f8cb 2008 	str.w	r2, [fp, #8]
  4035d8:	6053      	str	r3, [r2, #4]
  4035da:	f8da 3004 	ldr.w	r3, [sl, #4]
  4035de:	f003 0301 	and.w	r3, r3, #1
  4035e2:	431d      	orrs	r5, r3
  4035e4:	4648      	mov	r0, r9
  4035e6:	f8ca 5004 	str.w	r5, [sl, #4]
  4035ea:	f7ff feb9 	bl	403360 <__malloc_unlock>
  4035ee:	4638      	mov	r0, r7
  4035f0:	e769      	b.n	4034c6 <_realloc_r+0x162>
  4035f2:	6833      	ldr	r3, [r6, #0]
  4035f4:	6003      	str	r3, [r0, #0]
  4035f6:	6873      	ldr	r3, [r6, #4]
  4035f8:	6043      	str	r3, [r0, #4]
  4035fa:	2a1b      	cmp	r2, #27
  4035fc:	d829      	bhi.n	403652 <_realloc_r+0x2ee>
  4035fe:	f100 0308 	add.w	r3, r0, #8
  403602:	f106 0208 	add.w	r2, r6, #8
  403606:	e78b      	b.n	403520 <_realloc_r+0x1bc>
  403608:	463b      	mov	r3, r7
  40360a:	6832      	ldr	r2, [r6, #0]
  40360c:	601a      	str	r2, [r3, #0]
  40360e:	6872      	ldr	r2, [r6, #4]
  403610:	605a      	str	r2, [r3, #4]
  403612:	68b2      	ldr	r2, [r6, #8]
  403614:	609a      	str	r2, [r3, #8]
  403616:	463e      	mov	r6, r7
  403618:	4674      	mov	r4, lr
  40361a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40361e:	46d0      	mov	r8, sl
  403620:	e740      	b.n	4034a4 <_realloc_r+0x140>
  403622:	eb08 0205 	add.w	r2, r8, r5
  403626:	1b4b      	subs	r3, r1, r5
  403628:	f043 0301 	orr.w	r3, r3, #1
  40362c:	f8cb 2008 	str.w	r2, [fp, #8]
  403630:	6053      	str	r3, [r2, #4]
  403632:	f856 3c04 	ldr.w	r3, [r6, #-4]
  403636:	f003 0301 	and.w	r3, r3, #1
  40363a:	431d      	orrs	r5, r3
  40363c:	4648      	mov	r0, r9
  40363e:	f846 5c04 	str.w	r5, [r6, #-4]
  403642:	f7ff fe8d 	bl	403360 <__malloc_unlock>
  403646:	4630      	mov	r0, r6
  403648:	e73d      	b.n	4034c6 <_realloc_r+0x162>
  40364a:	4631      	mov	r1, r6
  40364c:	f7ff fe22 	bl	403294 <memmove>
  403650:	e76c      	b.n	40352c <_realloc_r+0x1c8>
  403652:	68b3      	ldr	r3, [r6, #8]
  403654:	6083      	str	r3, [r0, #8]
  403656:	68f3      	ldr	r3, [r6, #12]
  403658:	60c3      	str	r3, [r0, #12]
  40365a:	2a24      	cmp	r2, #36	; 0x24
  40365c:	d02c      	beq.n	4036b8 <_realloc_r+0x354>
  40365e:	f100 0310 	add.w	r3, r0, #16
  403662:	f106 0210 	add.w	r2, r6, #16
  403666:	e75b      	b.n	403520 <_realloc_r+0x1bc>
  403668:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40366c:	f022 0203 	bic.w	r2, r2, #3
  403670:	4414      	add	r4, r2
  403672:	e717      	b.n	4034a4 <_realloc_r+0x140>
  403674:	4631      	mov	r1, r6
  403676:	4638      	mov	r0, r7
  403678:	4674      	mov	r4, lr
  40367a:	463e      	mov	r6, r7
  40367c:	f7ff fe0a 	bl	403294 <memmove>
  403680:	46d0      	mov	r8, sl
  403682:	f8da 3004 	ldr.w	r3, [sl, #4]
  403686:	e70d      	b.n	4034a4 <_realloc_r+0x140>
  403688:	463a      	mov	r2, r7
  40368a:	e700      	b.n	40348e <_realloc_r+0x12a>
  40368c:	4631      	mov	r1, r6
  40368e:	4638      	mov	r0, r7
  403690:	461c      	mov	r4, r3
  403692:	463e      	mov	r6, r7
  403694:	f7ff fdfe 	bl	403294 <memmove>
  403698:	46d0      	mov	r8, sl
  40369a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40369e:	e701      	b.n	4034a4 <_realloc_r+0x140>
  4036a0:	68b3      	ldr	r3, [r6, #8]
  4036a2:	f8ca 3010 	str.w	r3, [sl, #16]
  4036a6:	68f3      	ldr	r3, [r6, #12]
  4036a8:	f8ca 3014 	str.w	r3, [sl, #20]
  4036ac:	2a24      	cmp	r2, #36	; 0x24
  4036ae:	d018      	beq.n	4036e2 <_realloc_r+0x37e>
  4036b0:	3610      	adds	r6, #16
  4036b2:	f10a 0318 	add.w	r3, sl, #24
  4036b6:	e7a8      	b.n	40360a <_realloc_r+0x2a6>
  4036b8:	6933      	ldr	r3, [r6, #16]
  4036ba:	6103      	str	r3, [r0, #16]
  4036bc:	6973      	ldr	r3, [r6, #20]
  4036be:	6143      	str	r3, [r0, #20]
  4036c0:	f106 0218 	add.w	r2, r6, #24
  4036c4:	f100 0318 	add.w	r3, r0, #24
  4036c8:	e72a      	b.n	403520 <_realloc_r+0x1bc>
  4036ca:	68b1      	ldr	r1, [r6, #8]
  4036cc:	f8ca 1010 	str.w	r1, [sl, #16]
  4036d0:	68f1      	ldr	r1, [r6, #12]
  4036d2:	f8ca 1014 	str.w	r1, [sl, #20]
  4036d6:	2a24      	cmp	r2, #36	; 0x24
  4036d8:	d00f      	beq.n	4036fa <_realloc_r+0x396>
  4036da:	3610      	adds	r6, #16
  4036dc:	f10a 0218 	add.w	r2, sl, #24
  4036e0:	e6d5      	b.n	40348e <_realloc_r+0x12a>
  4036e2:	6933      	ldr	r3, [r6, #16]
  4036e4:	f8ca 3018 	str.w	r3, [sl, #24]
  4036e8:	6973      	ldr	r3, [r6, #20]
  4036ea:	f8ca 301c 	str.w	r3, [sl, #28]
  4036ee:	3618      	adds	r6, #24
  4036f0:	f10a 0320 	add.w	r3, sl, #32
  4036f4:	e789      	b.n	40360a <_realloc_r+0x2a6>
  4036f6:	463b      	mov	r3, r7
  4036f8:	e760      	b.n	4035bc <_realloc_r+0x258>
  4036fa:	6932      	ldr	r2, [r6, #16]
  4036fc:	f8ca 2018 	str.w	r2, [sl, #24]
  403700:	6972      	ldr	r2, [r6, #20]
  403702:	f8ca 201c 	str.w	r2, [sl, #28]
  403706:	3618      	adds	r6, #24
  403708:	f10a 0220 	add.w	r2, sl, #32
  40370c:	e6bf      	b.n	40348e <_realloc_r+0x12a>
  40370e:	4631      	mov	r1, r6
  403710:	4638      	mov	r0, r7
  403712:	f8cd c004 	str.w	ip, [sp, #4]
  403716:	f7ff fdbd 	bl	403294 <memmove>
  40371a:	f8dd c004 	ldr.w	ip, [sp, #4]
  40371e:	e753      	b.n	4035c8 <_realloc_r+0x264>
  403720:	68b3      	ldr	r3, [r6, #8]
  403722:	f8ca 3010 	str.w	r3, [sl, #16]
  403726:	68f3      	ldr	r3, [r6, #12]
  403728:	f8ca 3014 	str.w	r3, [sl, #20]
  40372c:	2a24      	cmp	r2, #36	; 0x24
  40372e:	d003      	beq.n	403738 <_realloc_r+0x3d4>
  403730:	3610      	adds	r6, #16
  403732:	f10a 0318 	add.w	r3, sl, #24
  403736:	e741      	b.n	4035bc <_realloc_r+0x258>
  403738:	6933      	ldr	r3, [r6, #16]
  40373a:	f8ca 3018 	str.w	r3, [sl, #24]
  40373e:	6973      	ldr	r3, [r6, #20]
  403740:	f8ca 301c 	str.w	r3, [sl, #28]
  403744:	3618      	adds	r6, #24
  403746:	f10a 0320 	add.w	r3, sl, #32
  40374a:	e737      	b.n	4035bc <_realloc_r+0x258>
  40374c:	20000458 	.word	0x20000458

00403750 <_sbrk_r>:
  403750:	b538      	push	{r3, r4, r5, lr}
  403752:	4c07      	ldr	r4, [pc, #28]	; (403770 <_sbrk_r+0x20>)
  403754:	2300      	movs	r3, #0
  403756:	4605      	mov	r5, r0
  403758:	4608      	mov	r0, r1
  40375a:	6023      	str	r3, [r4, #0]
  40375c:	f7fd fa56 	bl	400c0c <_sbrk>
  403760:	1c43      	adds	r3, r0, #1
  403762:	d000      	beq.n	403766 <_sbrk_r+0x16>
  403764:	bd38      	pop	{r3, r4, r5, pc}
  403766:	6823      	ldr	r3, [r4, #0]
  403768:	2b00      	cmp	r3, #0
  40376a:	d0fb      	beq.n	403764 <_sbrk_r+0x14>
  40376c:	602b      	str	r3, [r5, #0]
  40376e:	bd38      	pop	{r3, r4, r5, pc}
  403770:	2000094c 	.word	0x2000094c

00403774 <__sread>:
  403774:	b510      	push	{r4, lr}
  403776:	460c      	mov	r4, r1
  403778:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40377c:	f000 f9bc 	bl	403af8 <_read_r>
  403780:	2800      	cmp	r0, #0
  403782:	db03      	blt.n	40378c <__sread+0x18>
  403784:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403786:	4403      	add	r3, r0
  403788:	6523      	str	r3, [r4, #80]	; 0x50
  40378a:	bd10      	pop	{r4, pc}
  40378c:	89a3      	ldrh	r3, [r4, #12]
  40378e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403792:	81a3      	strh	r3, [r4, #12]
  403794:	bd10      	pop	{r4, pc}
  403796:	bf00      	nop

00403798 <__swrite>:
  403798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40379c:	4616      	mov	r6, r2
  40379e:	898a      	ldrh	r2, [r1, #12]
  4037a0:	461d      	mov	r5, r3
  4037a2:	05d3      	lsls	r3, r2, #23
  4037a4:	460c      	mov	r4, r1
  4037a6:	4607      	mov	r7, r0
  4037a8:	d506      	bpl.n	4037b8 <__swrite+0x20>
  4037aa:	2200      	movs	r2, #0
  4037ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4037b0:	2302      	movs	r3, #2
  4037b2:	f000 f98d 	bl	403ad0 <_lseek_r>
  4037b6:	89a2      	ldrh	r2, [r4, #12]
  4037b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4037bc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4037c0:	81a2      	strh	r2, [r4, #12]
  4037c2:	4638      	mov	r0, r7
  4037c4:	4632      	mov	r2, r6
  4037c6:	462b      	mov	r3, r5
  4037c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4037cc:	f000 b8a0 	b.w	403910 <_write_r>

004037d0 <__sseek>:
  4037d0:	b510      	push	{r4, lr}
  4037d2:	460c      	mov	r4, r1
  4037d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4037d8:	f000 f97a 	bl	403ad0 <_lseek_r>
  4037dc:	89a3      	ldrh	r3, [r4, #12]
  4037de:	1c42      	adds	r2, r0, #1
  4037e0:	bf0e      	itee	eq
  4037e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4037e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4037ea:	6520      	strne	r0, [r4, #80]	; 0x50
  4037ec:	81a3      	strh	r3, [r4, #12]
  4037ee:	bd10      	pop	{r4, pc}

004037f0 <__sclose>:
  4037f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4037f4:	f000 b8f2 	b.w	4039dc <_close_r>

004037f8 <__swbuf_r>:
  4037f8:	b570      	push	{r4, r5, r6, lr}
  4037fa:	460d      	mov	r5, r1
  4037fc:	4614      	mov	r4, r2
  4037fe:	4606      	mov	r6, r0
  403800:	b110      	cbz	r0, 403808 <__swbuf_r+0x10>
  403802:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403804:	2b00      	cmp	r3, #0
  403806:	d048      	beq.n	40389a <__swbuf_r+0xa2>
  403808:	89a2      	ldrh	r2, [r4, #12]
  40380a:	69a3      	ldr	r3, [r4, #24]
  40380c:	60a3      	str	r3, [r4, #8]
  40380e:	b291      	uxth	r1, r2
  403810:	0708      	lsls	r0, r1, #28
  403812:	d538      	bpl.n	403886 <__swbuf_r+0x8e>
  403814:	6923      	ldr	r3, [r4, #16]
  403816:	2b00      	cmp	r3, #0
  403818:	d035      	beq.n	403886 <__swbuf_r+0x8e>
  40381a:	0489      	lsls	r1, r1, #18
  40381c:	b2ed      	uxtb	r5, r5
  40381e:	d515      	bpl.n	40384c <__swbuf_r+0x54>
  403820:	6822      	ldr	r2, [r4, #0]
  403822:	6961      	ldr	r1, [r4, #20]
  403824:	1ad3      	subs	r3, r2, r3
  403826:	428b      	cmp	r3, r1
  403828:	da1c      	bge.n	403864 <__swbuf_r+0x6c>
  40382a:	3301      	adds	r3, #1
  40382c:	68a1      	ldr	r1, [r4, #8]
  40382e:	1c50      	adds	r0, r2, #1
  403830:	3901      	subs	r1, #1
  403832:	60a1      	str	r1, [r4, #8]
  403834:	6020      	str	r0, [r4, #0]
  403836:	7015      	strb	r5, [r2, #0]
  403838:	6962      	ldr	r2, [r4, #20]
  40383a:	429a      	cmp	r2, r3
  40383c:	d01a      	beq.n	403874 <__swbuf_r+0x7c>
  40383e:	89a3      	ldrh	r3, [r4, #12]
  403840:	07db      	lsls	r3, r3, #31
  403842:	d501      	bpl.n	403848 <__swbuf_r+0x50>
  403844:	2d0a      	cmp	r5, #10
  403846:	d015      	beq.n	403874 <__swbuf_r+0x7c>
  403848:	4628      	mov	r0, r5
  40384a:	bd70      	pop	{r4, r5, r6, pc}
  40384c:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40384e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403852:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403856:	81a2      	strh	r2, [r4, #12]
  403858:	6822      	ldr	r2, [r4, #0]
  40385a:	6661      	str	r1, [r4, #100]	; 0x64
  40385c:	6961      	ldr	r1, [r4, #20]
  40385e:	1ad3      	subs	r3, r2, r3
  403860:	428b      	cmp	r3, r1
  403862:	dbe2      	blt.n	40382a <__swbuf_r+0x32>
  403864:	4630      	mov	r0, r6
  403866:	4621      	mov	r1, r4
  403868:	f7fe fd22 	bl	4022b0 <_fflush_r>
  40386c:	b940      	cbnz	r0, 403880 <__swbuf_r+0x88>
  40386e:	6822      	ldr	r2, [r4, #0]
  403870:	2301      	movs	r3, #1
  403872:	e7db      	b.n	40382c <__swbuf_r+0x34>
  403874:	4630      	mov	r0, r6
  403876:	4621      	mov	r1, r4
  403878:	f7fe fd1a 	bl	4022b0 <_fflush_r>
  40387c:	2800      	cmp	r0, #0
  40387e:	d0e3      	beq.n	403848 <__swbuf_r+0x50>
  403880:	f04f 30ff 	mov.w	r0, #4294967295
  403884:	bd70      	pop	{r4, r5, r6, pc}
  403886:	4630      	mov	r0, r6
  403888:	4621      	mov	r1, r4
  40388a:	f7fe fbf5 	bl	402078 <__swsetup_r>
  40388e:	2800      	cmp	r0, #0
  403890:	d1f6      	bne.n	403880 <__swbuf_r+0x88>
  403892:	89a2      	ldrh	r2, [r4, #12]
  403894:	6923      	ldr	r3, [r4, #16]
  403896:	b291      	uxth	r1, r2
  403898:	e7bf      	b.n	40381a <__swbuf_r+0x22>
  40389a:	f7fe fd9d 	bl	4023d8 <__sinit>
  40389e:	e7b3      	b.n	403808 <__swbuf_r+0x10>

004038a0 <_wcrtomb_r>:
  4038a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4038a4:	4605      	mov	r5, r0
  4038a6:	b086      	sub	sp, #24
  4038a8:	461e      	mov	r6, r3
  4038aa:	460c      	mov	r4, r1
  4038ac:	b1a1      	cbz	r1, 4038d8 <_wcrtomb_r+0x38>
  4038ae:	4b10      	ldr	r3, [pc, #64]	; (4038f0 <_wcrtomb_r+0x50>)
  4038b0:	4617      	mov	r7, r2
  4038b2:	f8d3 8000 	ldr.w	r8, [r3]
  4038b6:	f7ff f8f5 	bl	402aa4 <__locale_charset>
  4038ba:	9600      	str	r6, [sp, #0]
  4038bc:	4603      	mov	r3, r0
  4038be:	4621      	mov	r1, r4
  4038c0:	463a      	mov	r2, r7
  4038c2:	4628      	mov	r0, r5
  4038c4:	47c0      	blx	r8
  4038c6:	1c43      	adds	r3, r0, #1
  4038c8:	d103      	bne.n	4038d2 <_wcrtomb_r+0x32>
  4038ca:	2200      	movs	r2, #0
  4038cc:	238a      	movs	r3, #138	; 0x8a
  4038ce:	6032      	str	r2, [r6, #0]
  4038d0:	602b      	str	r3, [r5, #0]
  4038d2:	b006      	add	sp, #24
  4038d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4038d8:	4b05      	ldr	r3, [pc, #20]	; (4038f0 <_wcrtomb_r+0x50>)
  4038da:	681f      	ldr	r7, [r3, #0]
  4038dc:	f7ff f8e2 	bl	402aa4 <__locale_charset>
  4038e0:	9600      	str	r6, [sp, #0]
  4038e2:	4603      	mov	r3, r0
  4038e4:	4622      	mov	r2, r4
  4038e6:	4628      	mov	r0, r5
  4038e8:	a903      	add	r1, sp, #12
  4038ea:	47b8      	blx	r7
  4038ec:	e7eb      	b.n	4038c6 <_wcrtomb_r+0x26>
  4038ee:	bf00      	nop
  4038f0:	20000868 	.word	0x20000868

004038f4 <__ascii_wctomb>:
  4038f4:	b121      	cbz	r1, 403900 <__ascii_wctomb+0xc>
  4038f6:	2aff      	cmp	r2, #255	; 0xff
  4038f8:	d804      	bhi.n	403904 <__ascii_wctomb+0x10>
  4038fa:	700a      	strb	r2, [r1, #0]
  4038fc:	2001      	movs	r0, #1
  4038fe:	4770      	bx	lr
  403900:	4608      	mov	r0, r1
  403902:	4770      	bx	lr
  403904:	238a      	movs	r3, #138	; 0x8a
  403906:	6003      	str	r3, [r0, #0]
  403908:	f04f 30ff 	mov.w	r0, #4294967295
  40390c:	4770      	bx	lr
  40390e:	bf00      	nop

00403910 <_write_r>:
  403910:	b570      	push	{r4, r5, r6, lr}
  403912:	4c08      	ldr	r4, [pc, #32]	; (403934 <_write_r+0x24>)
  403914:	4606      	mov	r6, r0
  403916:	2500      	movs	r5, #0
  403918:	4608      	mov	r0, r1
  40391a:	4611      	mov	r1, r2
  40391c:	461a      	mov	r2, r3
  40391e:	6025      	str	r5, [r4, #0]
  403920:	f7fc fc52 	bl	4001c8 <_write>
  403924:	1c43      	adds	r3, r0, #1
  403926:	d000      	beq.n	40392a <_write_r+0x1a>
  403928:	bd70      	pop	{r4, r5, r6, pc}
  40392a:	6823      	ldr	r3, [r4, #0]
  40392c:	2b00      	cmp	r3, #0
  40392e:	d0fb      	beq.n	403928 <_write_r+0x18>
  403930:	6033      	str	r3, [r6, #0]
  403932:	bd70      	pop	{r4, r5, r6, pc}
  403934:	2000094c 	.word	0x2000094c

00403938 <__register_exitproc>:
  403938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40393c:	4c25      	ldr	r4, [pc, #148]	; (4039d4 <__register_exitproc+0x9c>)
  40393e:	6825      	ldr	r5, [r4, #0]
  403940:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  403944:	4606      	mov	r6, r0
  403946:	4688      	mov	r8, r1
  403948:	4692      	mov	sl, r2
  40394a:	4699      	mov	r9, r3
  40394c:	b3cc      	cbz	r4, 4039c2 <__register_exitproc+0x8a>
  40394e:	6860      	ldr	r0, [r4, #4]
  403950:	281f      	cmp	r0, #31
  403952:	dc18      	bgt.n	403986 <__register_exitproc+0x4e>
  403954:	1c43      	adds	r3, r0, #1
  403956:	b17e      	cbz	r6, 403978 <__register_exitproc+0x40>
  403958:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40395c:	2101      	movs	r1, #1
  40395e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  403962:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  403966:	fa01 f200 	lsl.w	r2, r1, r0
  40396a:	4317      	orrs	r7, r2
  40396c:	2e02      	cmp	r6, #2
  40396e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403972:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  403976:	d01e      	beq.n	4039b6 <__register_exitproc+0x7e>
  403978:	3002      	adds	r0, #2
  40397a:	6063      	str	r3, [r4, #4]
  40397c:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  403980:	2000      	movs	r0, #0
  403982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403986:	4b14      	ldr	r3, [pc, #80]	; (4039d8 <__register_exitproc+0xa0>)
  403988:	b303      	cbz	r3, 4039cc <__register_exitproc+0x94>
  40398a:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40398e:	f7ff f903 	bl	402b98 <malloc>
  403992:	4604      	mov	r4, r0
  403994:	b1d0      	cbz	r0, 4039cc <__register_exitproc+0x94>
  403996:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40399a:	2700      	movs	r7, #0
  40399c:	e880 0088 	stmia.w	r0, {r3, r7}
  4039a0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4039a4:	4638      	mov	r0, r7
  4039a6:	2301      	movs	r3, #1
  4039a8:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4039ac:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4039b0:	2e00      	cmp	r6, #0
  4039b2:	d0e1      	beq.n	403978 <__register_exitproc+0x40>
  4039b4:	e7d0      	b.n	403958 <__register_exitproc+0x20>
  4039b6:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4039ba:	430a      	orrs	r2, r1
  4039bc:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4039c0:	e7da      	b.n	403978 <__register_exitproc+0x40>
  4039c2:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4039c6:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4039ca:	e7c0      	b.n	40394e <__register_exitproc+0x16>
  4039cc:	f04f 30ff 	mov.w	r0, #4294967295
  4039d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4039d4:	004041dc 	.word	0x004041dc
  4039d8:	00402b99 	.word	0x00402b99

004039dc <_close_r>:
  4039dc:	b538      	push	{r3, r4, r5, lr}
  4039de:	4c07      	ldr	r4, [pc, #28]	; (4039fc <_close_r+0x20>)
  4039e0:	2300      	movs	r3, #0
  4039e2:	4605      	mov	r5, r0
  4039e4:	4608      	mov	r0, r1
  4039e6:	6023      	str	r3, [r4, #0]
  4039e8:	f7fd f92a 	bl	400c40 <_close>
  4039ec:	1c43      	adds	r3, r0, #1
  4039ee:	d000      	beq.n	4039f2 <_close_r+0x16>
  4039f0:	bd38      	pop	{r3, r4, r5, pc}
  4039f2:	6823      	ldr	r3, [r4, #0]
  4039f4:	2b00      	cmp	r3, #0
  4039f6:	d0fb      	beq.n	4039f0 <_close_r+0x14>
  4039f8:	602b      	str	r3, [r5, #0]
  4039fa:	bd38      	pop	{r3, r4, r5, pc}
  4039fc:	2000094c 	.word	0x2000094c

00403a00 <_fclose_r>:
  403a00:	2900      	cmp	r1, #0
  403a02:	d03d      	beq.n	403a80 <_fclose_r+0x80>
  403a04:	b570      	push	{r4, r5, r6, lr}
  403a06:	4605      	mov	r5, r0
  403a08:	460c      	mov	r4, r1
  403a0a:	b108      	cbz	r0, 403a10 <_fclose_r+0x10>
  403a0c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403a0e:	b37b      	cbz	r3, 403a70 <_fclose_r+0x70>
  403a10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403a14:	b90b      	cbnz	r3, 403a1a <_fclose_r+0x1a>
  403a16:	2000      	movs	r0, #0
  403a18:	bd70      	pop	{r4, r5, r6, pc}
  403a1a:	4628      	mov	r0, r5
  403a1c:	4621      	mov	r1, r4
  403a1e:	f7fe fb9d 	bl	40215c <__sflush_r>
  403a22:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403a24:	4606      	mov	r6, r0
  403a26:	b133      	cbz	r3, 403a36 <_fclose_r+0x36>
  403a28:	4628      	mov	r0, r5
  403a2a:	69e1      	ldr	r1, [r4, #28]
  403a2c:	4798      	blx	r3
  403a2e:	2800      	cmp	r0, #0
  403a30:	bfb8      	it	lt
  403a32:	f04f 36ff 	movlt.w	r6, #4294967295
  403a36:	89a3      	ldrh	r3, [r4, #12]
  403a38:	061b      	lsls	r3, r3, #24
  403a3a:	d41c      	bmi.n	403a76 <_fclose_r+0x76>
  403a3c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403a3e:	b141      	cbz	r1, 403a52 <_fclose_r+0x52>
  403a40:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403a44:	4299      	cmp	r1, r3
  403a46:	d002      	beq.n	403a4e <_fclose_r+0x4e>
  403a48:	4628      	mov	r0, r5
  403a4a:	f7fe fd9d 	bl	402588 <_free_r>
  403a4e:	2300      	movs	r3, #0
  403a50:	6323      	str	r3, [r4, #48]	; 0x30
  403a52:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403a54:	b121      	cbz	r1, 403a60 <_fclose_r+0x60>
  403a56:	4628      	mov	r0, r5
  403a58:	f7fe fd96 	bl	402588 <_free_r>
  403a5c:	2300      	movs	r3, #0
  403a5e:	6463      	str	r3, [r4, #68]	; 0x44
  403a60:	f7fe fcc0 	bl	4023e4 <__sfp_lock_acquire>
  403a64:	2300      	movs	r3, #0
  403a66:	81a3      	strh	r3, [r4, #12]
  403a68:	f7fe fcbe 	bl	4023e8 <__sfp_lock_release>
  403a6c:	4630      	mov	r0, r6
  403a6e:	bd70      	pop	{r4, r5, r6, pc}
  403a70:	f7fe fcb2 	bl	4023d8 <__sinit>
  403a74:	e7cc      	b.n	403a10 <_fclose_r+0x10>
  403a76:	4628      	mov	r0, r5
  403a78:	6921      	ldr	r1, [r4, #16]
  403a7a:	f7fe fd85 	bl	402588 <_free_r>
  403a7e:	e7dd      	b.n	403a3c <_fclose_r+0x3c>
  403a80:	2000      	movs	r0, #0
  403a82:	4770      	bx	lr

00403a84 <_fstat_r>:
  403a84:	b538      	push	{r3, r4, r5, lr}
  403a86:	4c08      	ldr	r4, [pc, #32]	; (403aa8 <_fstat_r+0x24>)
  403a88:	2300      	movs	r3, #0
  403a8a:	4605      	mov	r5, r0
  403a8c:	4608      	mov	r0, r1
  403a8e:	4611      	mov	r1, r2
  403a90:	6023      	str	r3, [r4, #0]
  403a92:	f7fd f8d9 	bl	400c48 <_fstat>
  403a96:	1c43      	adds	r3, r0, #1
  403a98:	d000      	beq.n	403a9c <_fstat_r+0x18>
  403a9a:	bd38      	pop	{r3, r4, r5, pc}
  403a9c:	6823      	ldr	r3, [r4, #0]
  403a9e:	2b00      	cmp	r3, #0
  403aa0:	d0fb      	beq.n	403a9a <_fstat_r+0x16>
  403aa2:	602b      	str	r3, [r5, #0]
  403aa4:	bd38      	pop	{r3, r4, r5, pc}
  403aa6:	bf00      	nop
  403aa8:	2000094c 	.word	0x2000094c

00403aac <_isatty_r>:
  403aac:	b538      	push	{r3, r4, r5, lr}
  403aae:	4c07      	ldr	r4, [pc, #28]	; (403acc <_isatty_r+0x20>)
  403ab0:	2300      	movs	r3, #0
  403ab2:	4605      	mov	r5, r0
  403ab4:	4608      	mov	r0, r1
  403ab6:	6023      	str	r3, [r4, #0]
  403ab8:	f7fd f8cc 	bl	400c54 <_isatty>
  403abc:	1c43      	adds	r3, r0, #1
  403abe:	d000      	beq.n	403ac2 <_isatty_r+0x16>
  403ac0:	bd38      	pop	{r3, r4, r5, pc}
  403ac2:	6823      	ldr	r3, [r4, #0]
  403ac4:	2b00      	cmp	r3, #0
  403ac6:	d0fb      	beq.n	403ac0 <_isatty_r+0x14>
  403ac8:	602b      	str	r3, [r5, #0]
  403aca:	bd38      	pop	{r3, r4, r5, pc}
  403acc:	2000094c 	.word	0x2000094c

00403ad0 <_lseek_r>:
  403ad0:	b570      	push	{r4, r5, r6, lr}
  403ad2:	4c08      	ldr	r4, [pc, #32]	; (403af4 <_lseek_r+0x24>)
  403ad4:	4606      	mov	r6, r0
  403ad6:	2500      	movs	r5, #0
  403ad8:	4608      	mov	r0, r1
  403ada:	4611      	mov	r1, r2
  403adc:	461a      	mov	r2, r3
  403ade:	6025      	str	r5, [r4, #0]
  403ae0:	f7fd f8ba 	bl	400c58 <_lseek>
  403ae4:	1c43      	adds	r3, r0, #1
  403ae6:	d000      	beq.n	403aea <_lseek_r+0x1a>
  403ae8:	bd70      	pop	{r4, r5, r6, pc}
  403aea:	6823      	ldr	r3, [r4, #0]
  403aec:	2b00      	cmp	r3, #0
  403aee:	d0fb      	beq.n	403ae8 <_lseek_r+0x18>
  403af0:	6033      	str	r3, [r6, #0]
  403af2:	bd70      	pop	{r4, r5, r6, pc}
  403af4:	2000094c 	.word	0x2000094c

00403af8 <_read_r>:
  403af8:	b570      	push	{r4, r5, r6, lr}
  403afa:	4c08      	ldr	r4, [pc, #32]	; (403b1c <_read_r+0x24>)
  403afc:	4606      	mov	r6, r0
  403afe:	2500      	movs	r5, #0
  403b00:	4608      	mov	r0, r1
  403b02:	4611      	mov	r1, r2
  403b04:	461a      	mov	r2, r3
  403b06:	6025      	str	r5, [r4, #0]
  403b08:	f7fc fb40 	bl	40018c <_read>
  403b0c:	1c43      	adds	r3, r0, #1
  403b0e:	d000      	beq.n	403b12 <_read_r+0x1a>
  403b10:	bd70      	pop	{r4, r5, r6, pc}
  403b12:	6823      	ldr	r3, [r4, #0]
  403b14:	2b00      	cmp	r3, #0
  403b16:	d0fb      	beq.n	403b10 <_read_r+0x18>
  403b18:	6033      	str	r3, [r6, #0]
  403b1a:	bd70      	pop	{r4, r5, r6, pc}
  403b1c:	2000094c 	.word	0x2000094c

00403b20 <__aeabi_uldivmod>:
  403b20:	b953      	cbnz	r3, 403b38 <__aeabi_uldivmod+0x18>
  403b22:	b94a      	cbnz	r2, 403b38 <__aeabi_uldivmod+0x18>
  403b24:	2900      	cmp	r1, #0
  403b26:	bf08      	it	eq
  403b28:	2800      	cmpeq	r0, #0
  403b2a:	bf1c      	itt	ne
  403b2c:	f04f 31ff 	movne.w	r1, #4294967295
  403b30:	f04f 30ff 	movne.w	r0, #4294967295
  403b34:	f000 b83c 	b.w	403bb0 <__aeabi_idiv0>
  403b38:	b082      	sub	sp, #8
  403b3a:	46ec      	mov	ip, sp
  403b3c:	e92d 5000 	stmdb	sp!, {ip, lr}
  403b40:	f000 f81e 	bl	403b80 <__gnu_uldivmod_helper>
  403b44:	f8dd e004 	ldr.w	lr, [sp, #4]
  403b48:	b002      	add	sp, #8
  403b4a:	bc0c      	pop	{r2, r3}
  403b4c:	4770      	bx	lr
  403b4e:	bf00      	nop

00403b50 <__gnu_ldivmod_helper>:
  403b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403b54:	9c06      	ldr	r4, [sp, #24]
  403b56:	4615      	mov	r5, r2
  403b58:	4606      	mov	r6, r0
  403b5a:	460f      	mov	r7, r1
  403b5c:	4698      	mov	r8, r3
  403b5e:	f000 f829 	bl	403bb4 <__divdi3>
  403b62:	fb05 f301 	mul.w	r3, r5, r1
  403b66:	fb00 3808 	mla	r8, r0, r8, r3
  403b6a:	fba5 2300 	umull	r2, r3, r5, r0
  403b6e:	1ab2      	subs	r2, r6, r2
  403b70:	4443      	add	r3, r8
  403b72:	eb67 0303 	sbc.w	r3, r7, r3
  403b76:	e9c4 2300 	strd	r2, r3, [r4]
  403b7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403b7e:	bf00      	nop

00403b80 <__gnu_uldivmod_helper>:
  403b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403b84:	9c06      	ldr	r4, [sp, #24]
  403b86:	4690      	mov	r8, r2
  403b88:	4606      	mov	r6, r0
  403b8a:	460f      	mov	r7, r1
  403b8c:	461d      	mov	r5, r3
  403b8e:	f000 f95f 	bl	403e50 <__udivdi3>
  403b92:	fb00 f505 	mul.w	r5, r0, r5
  403b96:	fba0 2308 	umull	r2, r3, r0, r8
  403b9a:	fb08 5501 	mla	r5, r8, r1, r5
  403b9e:	1ab2      	subs	r2, r6, r2
  403ba0:	442b      	add	r3, r5
  403ba2:	eb67 0303 	sbc.w	r3, r7, r3
  403ba6:	e9c4 2300 	strd	r2, r3, [r4]
  403baa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403bae:	bf00      	nop

00403bb0 <__aeabi_idiv0>:
  403bb0:	4770      	bx	lr
  403bb2:	bf00      	nop

00403bb4 <__divdi3>:
  403bb4:	2900      	cmp	r1, #0
  403bb6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403bba:	f2c0 80a6 	blt.w	403d0a <__divdi3+0x156>
  403bbe:	2600      	movs	r6, #0
  403bc0:	2b00      	cmp	r3, #0
  403bc2:	f2c0 809c 	blt.w	403cfe <__divdi3+0x14a>
  403bc6:	4688      	mov	r8, r1
  403bc8:	4694      	mov	ip, r2
  403bca:	469e      	mov	lr, r3
  403bcc:	4615      	mov	r5, r2
  403bce:	4604      	mov	r4, r0
  403bd0:	460f      	mov	r7, r1
  403bd2:	2b00      	cmp	r3, #0
  403bd4:	d13d      	bne.n	403c52 <__divdi3+0x9e>
  403bd6:	428a      	cmp	r2, r1
  403bd8:	d959      	bls.n	403c8e <__divdi3+0xda>
  403bda:	fab2 f382 	clz	r3, r2
  403bde:	b13b      	cbz	r3, 403bf0 <__divdi3+0x3c>
  403be0:	f1c3 0220 	rsb	r2, r3, #32
  403be4:	409f      	lsls	r7, r3
  403be6:	fa20 f202 	lsr.w	r2, r0, r2
  403bea:	409d      	lsls	r5, r3
  403bec:	4317      	orrs	r7, r2
  403bee:	409c      	lsls	r4, r3
  403bf0:	0c29      	lsrs	r1, r5, #16
  403bf2:	0c22      	lsrs	r2, r4, #16
  403bf4:	fbb7 fef1 	udiv	lr, r7, r1
  403bf8:	b2a8      	uxth	r0, r5
  403bfa:	fb01 771e 	mls	r7, r1, lr, r7
  403bfe:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  403c02:	fb00 f30e 	mul.w	r3, r0, lr
  403c06:	42bb      	cmp	r3, r7
  403c08:	d90a      	bls.n	403c20 <__divdi3+0x6c>
  403c0a:	197f      	adds	r7, r7, r5
  403c0c:	f10e 32ff 	add.w	r2, lr, #4294967295
  403c10:	f080 8105 	bcs.w	403e1e <__divdi3+0x26a>
  403c14:	42bb      	cmp	r3, r7
  403c16:	f240 8102 	bls.w	403e1e <__divdi3+0x26a>
  403c1a:	f1ae 0e02 	sub.w	lr, lr, #2
  403c1e:	442f      	add	r7, r5
  403c20:	1aff      	subs	r7, r7, r3
  403c22:	b2a4      	uxth	r4, r4
  403c24:	fbb7 f3f1 	udiv	r3, r7, r1
  403c28:	fb01 7713 	mls	r7, r1, r3, r7
  403c2c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  403c30:	fb00 f003 	mul.w	r0, r0, r3
  403c34:	42b8      	cmp	r0, r7
  403c36:	d908      	bls.n	403c4a <__divdi3+0x96>
  403c38:	197f      	adds	r7, r7, r5
  403c3a:	f103 32ff 	add.w	r2, r3, #4294967295
  403c3e:	f080 80f0 	bcs.w	403e22 <__divdi3+0x26e>
  403c42:	42b8      	cmp	r0, r7
  403c44:	f240 80ed 	bls.w	403e22 <__divdi3+0x26e>
  403c48:	3b02      	subs	r3, #2
  403c4a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  403c4e:	2200      	movs	r2, #0
  403c50:	e003      	b.n	403c5a <__divdi3+0xa6>
  403c52:	428b      	cmp	r3, r1
  403c54:	d90f      	bls.n	403c76 <__divdi3+0xc2>
  403c56:	2200      	movs	r2, #0
  403c58:	4613      	mov	r3, r2
  403c5a:	1c34      	adds	r4, r6, #0
  403c5c:	bf18      	it	ne
  403c5e:	2401      	movne	r4, #1
  403c60:	4260      	negs	r0, r4
  403c62:	f04f 0500 	mov.w	r5, #0
  403c66:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  403c6a:	4058      	eors	r0, r3
  403c6c:	4051      	eors	r1, r2
  403c6e:	1900      	adds	r0, r0, r4
  403c70:	4169      	adcs	r1, r5
  403c72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403c76:	fab3 f283 	clz	r2, r3
  403c7a:	2a00      	cmp	r2, #0
  403c7c:	f040 8086 	bne.w	403d8c <__divdi3+0x1d8>
  403c80:	428b      	cmp	r3, r1
  403c82:	d302      	bcc.n	403c8a <__divdi3+0xd6>
  403c84:	4584      	cmp	ip, r0
  403c86:	f200 80db 	bhi.w	403e40 <__divdi3+0x28c>
  403c8a:	2301      	movs	r3, #1
  403c8c:	e7e5      	b.n	403c5a <__divdi3+0xa6>
  403c8e:	b912      	cbnz	r2, 403c96 <__divdi3+0xe2>
  403c90:	2301      	movs	r3, #1
  403c92:	fbb3 f5f2 	udiv	r5, r3, r2
  403c96:	fab5 f085 	clz	r0, r5
  403c9a:	2800      	cmp	r0, #0
  403c9c:	d13b      	bne.n	403d16 <__divdi3+0x162>
  403c9e:	1b78      	subs	r0, r7, r5
  403ca0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403ca4:	fa1f fc85 	uxth.w	ip, r5
  403ca8:	2201      	movs	r2, #1
  403caa:	fbb0 f8fe 	udiv	r8, r0, lr
  403cae:	0c21      	lsrs	r1, r4, #16
  403cb0:	fb0e 0718 	mls	r7, lr, r8, r0
  403cb4:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  403cb8:	fb0c f308 	mul.w	r3, ip, r8
  403cbc:	42bb      	cmp	r3, r7
  403cbe:	d907      	bls.n	403cd0 <__divdi3+0x11c>
  403cc0:	197f      	adds	r7, r7, r5
  403cc2:	f108 31ff 	add.w	r1, r8, #4294967295
  403cc6:	d202      	bcs.n	403cce <__divdi3+0x11a>
  403cc8:	42bb      	cmp	r3, r7
  403cca:	f200 80bd 	bhi.w	403e48 <__divdi3+0x294>
  403cce:	4688      	mov	r8, r1
  403cd0:	1aff      	subs	r7, r7, r3
  403cd2:	b2a4      	uxth	r4, r4
  403cd4:	fbb7 f3fe 	udiv	r3, r7, lr
  403cd8:	fb0e 7713 	mls	r7, lr, r3, r7
  403cdc:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  403ce0:	fb0c fc03 	mul.w	ip, ip, r3
  403ce4:	45bc      	cmp	ip, r7
  403ce6:	d907      	bls.n	403cf8 <__divdi3+0x144>
  403ce8:	197f      	adds	r7, r7, r5
  403cea:	f103 31ff 	add.w	r1, r3, #4294967295
  403cee:	d202      	bcs.n	403cf6 <__divdi3+0x142>
  403cf0:	45bc      	cmp	ip, r7
  403cf2:	f200 80a7 	bhi.w	403e44 <__divdi3+0x290>
  403cf6:	460b      	mov	r3, r1
  403cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  403cfc:	e7ad      	b.n	403c5a <__divdi3+0xa6>
  403cfe:	4252      	negs	r2, r2
  403d00:	ea6f 0606 	mvn.w	r6, r6
  403d04:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403d08:	e75d      	b.n	403bc6 <__divdi3+0x12>
  403d0a:	4240      	negs	r0, r0
  403d0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403d10:	f04f 36ff 	mov.w	r6, #4294967295
  403d14:	e754      	b.n	403bc0 <__divdi3+0xc>
  403d16:	f1c0 0220 	rsb	r2, r0, #32
  403d1a:	fa24 f102 	lsr.w	r1, r4, r2
  403d1e:	fa07 f300 	lsl.w	r3, r7, r0
  403d22:	4085      	lsls	r5, r0
  403d24:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403d28:	40d7      	lsrs	r7, r2
  403d2a:	4319      	orrs	r1, r3
  403d2c:	fbb7 f2fe 	udiv	r2, r7, lr
  403d30:	0c0b      	lsrs	r3, r1, #16
  403d32:	fb0e 7712 	mls	r7, lr, r2, r7
  403d36:	fa1f fc85 	uxth.w	ip, r5
  403d3a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  403d3e:	fb0c f702 	mul.w	r7, ip, r2
  403d42:	429f      	cmp	r7, r3
  403d44:	fa04 f400 	lsl.w	r4, r4, r0
  403d48:	d907      	bls.n	403d5a <__divdi3+0x1a6>
  403d4a:	195b      	adds	r3, r3, r5
  403d4c:	f102 30ff 	add.w	r0, r2, #4294967295
  403d50:	d274      	bcs.n	403e3c <__divdi3+0x288>
  403d52:	429f      	cmp	r7, r3
  403d54:	d972      	bls.n	403e3c <__divdi3+0x288>
  403d56:	3a02      	subs	r2, #2
  403d58:	442b      	add	r3, r5
  403d5a:	1bdf      	subs	r7, r3, r7
  403d5c:	b289      	uxth	r1, r1
  403d5e:	fbb7 f8fe 	udiv	r8, r7, lr
  403d62:	fb0e 7318 	mls	r3, lr, r8, r7
  403d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  403d6a:	fb0c f708 	mul.w	r7, ip, r8
  403d6e:	429f      	cmp	r7, r3
  403d70:	d908      	bls.n	403d84 <__divdi3+0x1d0>
  403d72:	195b      	adds	r3, r3, r5
  403d74:	f108 31ff 	add.w	r1, r8, #4294967295
  403d78:	d25c      	bcs.n	403e34 <__divdi3+0x280>
  403d7a:	429f      	cmp	r7, r3
  403d7c:	d95a      	bls.n	403e34 <__divdi3+0x280>
  403d7e:	f1a8 0802 	sub.w	r8, r8, #2
  403d82:	442b      	add	r3, r5
  403d84:	1bd8      	subs	r0, r3, r7
  403d86:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  403d8a:	e78e      	b.n	403caa <__divdi3+0xf6>
  403d8c:	f1c2 0320 	rsb	r3, r2, #32
  403d90:	fa2c f103 	lsr.w	r1, ip, r3
  403d94:	fa0e fe02 	lsl.w	lr, lr, r2
  403d98:	fa20 f703 	lsr.w	r7, r0, r3
  403d9c:	ea41 0e0e 	orr.w	lr, r1, lr
  403da0:	fa08 f002 	lsl.w	r0, r8, r2
  403da4:	fa28 f103 	lsr.w	r1, r8, r3
  403da8:	ea4f 451e 	mov.w	r5, lr, lsr #16
  403dac:	4338      	orrs	r0, r7
  403dae:	fbb1 f8f5 	udiv	r8, r1, r5
  403db2:	0c03      	lsrs	r3, r0, #16
  403db4:	fb05 1118 	mls	r1, r5, r8, r1
  403db8:	fa1f f78e 	uxth.w	r7, lr
  403dbc:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  403dc0:	fb07 f308 	mul.w	r3, r7, r8
  403dc4:	428b      	cmp	r3, r1
  403dc6:	fa0c fc02 	lsl.w	ip, ip, r2
  403dca:	d909      	bls.n	403de0 <__divdi3+0x22c>
  403dcc:	eb11 010e 	adds.w	r1, r1, lr
  403dd0:	f108 39ff 	add.w	r9, r8, #4294967295
  403dd4:	d230      	bcs.n	403e38 <__divdi3+0x284>
  403dd6:	428b      	cmp	r3, r1
  403dd8:	d92e      	bls.n	403e38 <__divdi3+0x284>
  403dda:	f1a8 0802 	sub.w	r8, r8, #2
  403dde:	4471      	add	r1, lr
  403de0:	1ac9      	subs	r1, r1, r3
  403de2:	b280      	uxth	r0, r0
  403de4:	fbb1 f3f5 	udiv	r3, r1, r5
  403de8:	fb05 1113 	mls	r1, r5, r3, r1
  403dec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403df0:	fb07 f703 	mul.w	r7, r7, r3
  403df4:	428f      	cmp	r7, r1
  403df6:	d908      	bls.n	403e0a <__divdi3+0x256>
  403df8:	eb11 010e 	adds.w	r1, r1, lr
  403dfc:	f103 30ff 	add.w	r0, r3, #4294967295
  403e00:	d216      	bcs.n	403e30 <__divdi3+0x27c>
  403e02:	428f      	cmp	r7, r1
  403e04:	d914      	bls.n	403e30 <__divdi3+0x27c>
  403e06:	3b02      	subs	r3, #2
  403e08:	4471      	add	r1, lr
  403e0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  403e0e:	1bc9      	subs	r1, r1, r7
  403e10:	fba3 890c 	umull	r8, r9, r3, ip
  403e14:	4549      	cmp	r1, r9
  403e16:	d309      	bcc.n	403e2c <__divdi3+0x278>
  403e18:	d005      	beq.n	403e26 <__divdi3+0x272>
  403e1a:	2200      	movs	r2, #0
  403e1c:	e71d      	b.n	403c5a <__divdi3+0xa6>
  403e1e:	4696      	mov	lr, r2
  403e20:	e6fe      	b.n	403c20 <__divdi3+0x6c>
  403e22:	4613      	mov	r3, r2
  403e24:	e711      	b.n	403c4a <__divdi3+0x96>
  403e26:	4094      	lsls	r4, r2
  403e28:	4544      	cmp	r4, r8
  403e2a:	d2f6      	bcs.n	403e1a <__divdi3+0x266>
  403e2c:	3b01      	subs	r3, #1
  403e2e:	e7f4      	b.n	403e1a <__divdi3+0x266>
  403e30:	4603      	mov	r3, r0
  403e32:	e7ea      	b.n	403e0a <__divdi3+0x256>
  403e34:	4688      	mov	r8, r1
  403e36:	e7a5      	b.n	403d84 <__divdi3+0x1d0>
  403e38:	46c8      	mov	r8, r9
  403e3a:	e7d1      	b.n	403de0 <__divdi3+0x22c>
  403e3c:	4602      	mov	r2, r0
  403e3e:	e78c      	b.n	403d5a <__divdi3+0x1a6>
  403e40:	4613      	mov	r3, r2
  403e42:	e70a      	b.n	403c5a <__divdi3+0xa6>
  403e44:	3b02      	subs	r3, #2
  403e46:	e757      	b.n	403cf8 <__divdi3+0x144>
  403e48:	f1a8 0802 	sub.w	r8, r8, #2
  403e4c:	442f      	add	r7, r5
  403e4e:	e73f      	b.n	403cd0 <__divdi3+0x11c>

00403e50 <__udivdi3>:
  403e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403e54:	2b00      	cmp	r3, #0
  403e56:	d144      	bne.n	403ee2 <__udivdi3+0x92>
  403e58:	428a      	cmp	r2, r1
  403e5a:	4615      	mov	r5, r2
  403e5c:	4604      	mov	r4, r0
  403e5e:	d94f      	bls.n	403f00 <__udivdi3+0xb0>
  403e60:	fab2 f782 	clz	r7, r2
  403e64:	460e      	mov	r6, r1
  403e66:	b14f      	cbz	r7, 403e7c <__udivdi3+0x2c>
  403e68:	f1c7 0320 	rsb	r3, r7, #32
  403e6c:	40b9      	lsls	r1, r7
  403e6e:	fa20 f603 	lsr.w	r6, r0, r3
  403e72:	fa02 f507 	lsl.w	r5, r2, r7
  403e76:	430e      	orrs	r6, r1
  403e78:	fa00 f407 	lsl.w	r4, r0, r7
  403e7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403e80:	0c23      	lsrs	r3, r4, #16
  403e82:	fbb6 f0fe 	udiv	r0, r6, lr
  403e86:	b2af      	uxth	r7, r5
  403e88:	fb0e 6110 	mls	r1, lr, r0, r6
  403e8c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  403e90:	fb07 f100 	mul.w	r1, r7, r0
  403e94:	4299      	cmp	r1, r3
  403e96:	d909      	bls.n	403eac <__udivdi3+0x5c>
  403e98:	195b      	adds	r3, r3, r5
  403e9a:	f100 32ff 	add.w	r2, r0, #4294967295
  403e9e:	f080 80ec 	bcs.w	40407a <__udivdi3+0x22a>
  403ea2:	4299      	cmp	r1, r3
  403ea4:	f240 80e9 	bls.w	40407a <__udivdi3+0x22a>
  403ea8:	3802      	subs	r0, #2
  403eaa:	442b      	add	r3, r5
  403eac:	1a5a      	subs	r2, r3, r1
  403eae:	b2a4      	uxth	r4, r4
  403eb0:	fbb2 f3fe 	udiv	r3, r2, lr
  403eb4:	fb0e 2213 	mls	r2, lr, r3, r2
  403eb8:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  403ebc:	fb07 f703 	mul.w	r7, r7, r3
  403ec0:	4297      	cmp	r7, r2
  403ec2:	d908      	bls.n	403ed6 <__udivdi3+0x86>
  403ec4:	1952      	adds	r2, r2, r5
  403ec6:	f103 31ff 	add.w	r1, r3, #4294967295
  403eca:	f080 80d8 	bcs.w	40407e <__udivdi3+0x22e>
  403ece:	4297      	cmp	r7, r2
  403ed0:	f240 80d5 	bls.w	40407e <__udivdi3+0x22e>
  403ed4:	3b02      	subs	r3, #2
  403ed6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403eda:	2600      	movs	r6, #0
  403edc:	4631      	mov	r1, r6
  403ede:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403ee2:	428b      	cmp	r3, r1
  403ee4:	d847      	bhi.n	403f76 <__udivdi3+0x126>
  403ee6:	fab3 f683 	clz	r6, r3
  403eea:	2e00      	cmp	r6, #0
  403eec:	d148      	bne.n	403f80 <__udivdi3+0x130>
  403eee:	428b      	cmp	r3, r1
  403ef0:	d302      	bcc.n	403ef8 <__udivdi3+0xa8>
  403ef2:	4282      	cmp	r2, r0
  403ef4:	f200 80cd 	bhi.w	404092 <__udivdi3+0x242>
  403ef8:	2001      	movs	r0, #1
  403efa:	4631      	mov	r1, r6
  403efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403f00:	b912      	cbnz	r2, 403f08 <__udivdi3+0xb8>
  403f02:	2501      	movs	r5, #1
  403f04:	fbb5 f5f2 	udiv	r5, r5, r2
  403f08:	fab5 f885 	clz	r8, r5
  403f0c:	f1b8 0f00 	cmp.w	r8, #0
  403f10:	d177      	bne.n	404002 <__udivdi3+0x1b2>
  403f12:	1b4a      	subs	r2, r1, r5
  403f14:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  403f18:	b2af      	uxth	r7, r5
  403f1a:	2601      	movs	r6, #1
  403f1c:	fbb2 f0fe 	udiv	r0, r2, lr
  403f20:	0c23      	lsrs	r3, r4, #16
  403f22:	fb0e 2110 	mls	r1, lr, r0, r2
  403f26:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  403f2a:	fb07 f300 	mul.w	r3, r7, r0
  403f2e:	428b      	cmp	r3, r1
  403f30:	d907      	bls.n	403f42 <__udivdi3+0xf2>
  403f32:	1949      	adds	r1, r1, r5
  403f34:	f100 32ff 	add.w	r2, r0, #4294967295
  403f38:	d202      	bcs.n	403f40 <__udivdi3+0xf0>
  403f3a:	428b      	cmp	r3, r1
  403f3c:	f200 80ba 	bhi.w	4040b4 <__udivdi3+0x264>
  403f40:	4610      	mov	r0, r2
  403f42:	1ac9      	subs	r1, r1, r3
  403f44:	b2a4      	uxth	r4, r4
  403f46:	fbb1 f3fe 	udiv	r3, r1, lr
  403f4a:	fb0e 1113 	mls	r1, lr, r3, r1
  403f4e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  403f52:	fb07 f703 	mul.w	r7, r7, r3
  403f56:	42a7      	cmp	r7, r4
  403f58:	d908      	bls.n	403f6c <__udivdi3+0x11c>
  403f5a:	1964      	adds	r4, r4, r5
  403f5c:	f103 32ff 	add.w	r2, r3, #4294967295
  403f60:	f080 808f 	bcs.w	404082 <__udivdi3+0x232>
  403f64:	42a7      	cmp	r7, r4
  403f66:	f240 808c 	bls.w	404082 <__udivdi3+0x232>
  403f6a:	3b02      	subs	r3, #2
  403f6c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403f70:	4631      	mov	r1, r6
  403f72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403f76:	2600      	movs	r6, #0
  403f78:	4630      	mov	r0, r6
  403f7a:	4631      	mov	r1, r6
  403f7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403f80:	f1c6 0420 	rsb	r4, r6, #32
  403f84:	fa22 f504 	lsr.w	r5, r2, r4
  403f88:	40b3      	lsls	r3, r6
  403f8a:	432b      	orrs	r3, r5
  403f8c:	fa20 fc04 	lsr.w	ip, r0, r4
  403f90:	fa01 f706 	lsl.w	r7, r1, r6
  403f94:	fa21 f504 	lsr.w	r5, r1, r4
  403f98:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  403f9c:	ea4c 0707 	orr.w	r7, ip, r7
  403fa0:	fbb5 f8fe 	udiv	r8, r5, lr
  403fa4:	0c39      	lsrs	r1, r7, #16
  403fa6:	fb0e 5518 	mls	r5, lr, r8, r5
  403faa:	fa1f fc83 	uxth.w	ip, r3
  403fae:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  403fb2:	fb0c f108 	mul.w	r1, ip, r8
  403fb6:	42a9      	cmp	r1, r5
  403fb8:	fa02 f206 	lsl.w	r2, r2, r6
  403fbc:	d904      	bls.n	403fc8 <__udivdi3+0x178>
  403fbe:	18ed      	adds	r5, r5, r3
  403fc0:	f108 34ff 	add.w	r4, r8, #4294967295
  403fc4:	d367      	bcc.n	404096 <__udivdi3+0x246>
  403fc6:	46a0      	mov	r8, r4
  403fc8:	1a6d      	subs	r5, r5, r1
  403fca:	b2bf      	uxth	r7, r7
  403fcc:	fbb5 f4fe 	udiv	r4, r5, lr
  403fd0:	fb0e 5514 	mls	r5, lr, r4, r5
  403fd4:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  403fd8:	fb0c fc04 	mul.w	ip, ip, r4
  403fdc:	458c      	cmp	ip, r1
  403fde:	d904      	bls.n	403fea <__udivdi3+0x19a>
  403fe0:	18c9      	adds	r1, r1, r3
  403fe2:	f104 35ff 	add.w	r5, r4, #4294967295
  403fe6:	d35c      	bcc.n	4040a2 <__udivdi3+0x252>
  403fe8:	462c      	mov	r4, r5
  403fea:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  403fee:	ebcc 0101 	rsb	r1, ip, r1
  403ff2:	fba4 2302 	umull	r2, r3, r4, r2
  403ff6:	4299      	cmp	r1, r3
  403ff8:	d348      	bcc.n	40408c <__udivdi3+0x23c>
  403ffa:	d044      	beq.n	404086 <__udivdi3+0x236>
  403ffc:	4620      	mov	r0, r4
  403ffe:	2600      	movs	r6, #0
  404000:	e76c      	b.n	403edc <__udivdi3+0x8c>
  404002:	f1c8 0420 	rsb	r4, r8, #32
  404006:	fa01 f308 	lsl.w	r3, r1, r8
  40400a:	fa05 f508 	lsl.w	r5, r5, r8
  40400e:	fa20 f704 	lsr.w	r7, r0, r4
  404012:	40e1      	lsrs	r1, r4
  404014:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  404018:	431f      	orrs	r7, r3
  40401a:	fbb1 f6fe 	udiv	r6, r1, lr
  40401e:	0c3a      	lsrs	r2, r7, #16
  404020:	fb0e 1116 	mls	r1, lr, r6, r1
  404024:	fa1f fc85 	uxth.w	ip, r5
  404028:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  40402c:	fb0c f206 	mul.w	r2, ip, r6
  404030:	429a      	cmp	r2, r3
  404032:	fa00 f408 	lsl.w	r4, r0, r8
  404036:	d907      	bls.n	404048 <__udivdi3+0x1f8>
  404038:	195b      	adds	r3, r3, r5
  40403a:	f106 31ff 	add.w	r1, r6, #4294967295
  40403e:	d237      	bcs.n	4040b0 <__udivdi3+0x260>
  404040:	429a      	cmp	r2, r3
  404042:	d935      	bls.n	4040b0 <__udivdi3+0x260>
  404044:	3e02      	subs	r6, #2
  404046:	442b      	add	r3, r5
  404048:	1a9b      	subs	r3, r3, r2
  40404a:	b2bf      	uxth	r7, r7
  40404c:	fbb3 f0fe 	udiv	r0, r3, lr
  404050:	fb0e 3310 	mls	r3, lr, r0, r3
  404054:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  404058:	fb0c f100 	mul.w	r1, ip, r0
  40405c:	4299      	cmp	r1, r3
  40405e:	d907      	bls.n	404070 <__udivdi3+0x220>
  404060:	195b      	adds	r3, r3, r5
  404062:	f100 32ff 	add.w	r2, r0, #4294967295
  404066:	d221      	bcs.n	4040ac <__udivdi3+0x25c>
  404068:	4299      	cmp	r1, r3
  40406a:	d91f      	bls.n	4040ac <__udivdi3+0x25c>
  40406c:	3802      	subs	r0, #2
  40406e:	442b      	add	r3, r5
  404070:	1a5a      	subs	r2, r3, r1
  404072:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  404076:	4667      	mov	r7, ip
  404078:	e750      	b.n	403f1c <__udivdi3+0xcc>
  40407a:	4610      	mov	r0, r2
  40407c:	e716      	b.n	403eac <__udivdi3+0x5c>
  40407e:	460b      	mov	r3, r1
  404080:	e729      	b.n	403ed6 <__udivdi3+0x86>
  404082:	4613      	mov	r3, r2
  404084:	e772      	b.n	403f6c <__udivdi3+0x11c>
  404086:	40b0      	lsls	r0, r6
  404088:	4290      	cmp	r0, r2
  40408a:	d2b7      	bcs.n	403ffc <__udivdi3+0x1ac>
  40408c:	1e60      	subs	r0, r4, #1
  40408e:	2600      	movs	r6, #0
  404090:	e724      	b.n	403edc <__udivdi3+0x8c>
  404092:	4630      	mov	r0, r6
  404094:	e722      	b.n	403edc <__udivdi3+0x8c>
  404096:	42a9      	cmp	r1, r5
  404098:	d995      	bls.n	403fc6 <__udivdi3+0x176>
  40409a:	f1a8 0802 	sub.w	r8, r8, #2
  40409e:	441d      	add	r5, r3
  4040a0:	e792      	b.n	403fc8 <__udivdi3+0x178>
  4040a2:	458c      	cmp	ip, r1
  4040a4:	d9a0      	bls.n	403fe8 <__udivdi3+0x198>
  4040a6:	3c02      	subs	r4, #2
  4040a8:	4419      	add	r1, r3
  4040aa:	e79e      	b.n	403fea <__udivdi3+0x19a>
  4040ac:	4610      	mov	r0, r2
  4040ae:	e7df      	b.n	404070 <__udivdi3+0x220>
  4040b0:	460e      	mov	r6, r1
  4040b2:	e7c9      	b.n	404048 <__udivdi3+0x1f8>
  4040b4:	3802      	subs	r0, #2
  4040b6:	4429      	add	r1, r5
  4040b8:	e743      	b.n	403f42 <__udivdi3+0xf2>
  4040ba:	bf00      	nop
  4040bc:	00002032 	.word	0x00002032
  4040c0:	47202d2d 	.word	0x47202d2d
  4040c4:	69747465 	.word	0x69747465
  4040c8:	5320676e 	.word	0x5320676e
  4040cc:	74726174 	.word	0x74726174
  4040d0:	45206465 	.word	0x45206465
  4040d4:	706d6178 	.word	0x706d6178
  4040d8:	2d20656c 	.word	0x2d20656c
  4040dc:	2d0a0d2d 	.word	0x2d0a0d2d
  4040e0:	4153202d 	.word	0x4153202d
  4040e4:	2d53344d 	.word	0x2d53344d
  4040e8:	20324b45 	.word	0x20324b45
  4040ec:	0a0d2d2d 	.word	0x0a0d2d2d
  4040f0:	43202d2d 	.word	0x43202d2d
  4040f4:	69706d6f 	.word	0x69706d6f
  4040f8:	3a64656c 	.word	0x3a64656c
  4040fc:	72614d20 	.word	0x72614d20
  404100:	20392020 	.word	0x20392020
  404104:	36313032 	.word	0x36313032
  404108:	3a373120 	.word	0x3a373120
  40410c:	313a3033 	.word	0x313a3033
  404110:	2d2d2030 	.word	0x2d2d2030
  404114:	0000000d 	.word	0x0000000d
  404118:	666e6f43 	.word	0x666e6f43
  40411c:	72756769 	.word	0x72756769
  404120:	79732065 	.word	0x79732065
  404124:	6d657473 	.word	0x6d657473
  404128:	63697420 	.word	0x63697420
  40412c:	6f74206b 	.word	0x6f74206b
  404130:	74656720 	.word	0x74656720
  404134:	736d3120 	.word	0x736d3120
  404138:	63697420 	.word	0x63697420
  40413c:	6570206b 	.word	0x6570206b
  404140:	646f6972 	.word	0x646f6972
  404144:	00000d2e 	.word	0x00000d2e
  404148:	666e6f43 	.word	0x666e6f43
  40414c:	72756769 	.word	0x72756769
  404150:	43542065 	.word	0x43542065
  404154:	00000d2e 	.word	0x00000d2e
  404158:	666e6f43 	.word	0x666e6f43
  40415c:	72756769 	.word	0x72756769
  404160:	75622065 	.word	0x75622065
  404164:	6e6f7474 	.word	0x6e6f7474
  404168:	69772073 	.word	0x69772073
  40416c:	64206874 	.word	0x64206874
  404170:	756f6265 	.word	0x756f6265
  404174:	6e69636e 	.word	0x6e69636e
  404178:	000d2e67 	.word	0x000d2e67
  40417c:	73657250 	.word	0x73657250
  404180:	73252073 	.word	0x73252073
  404184:	206f7420 	.word	0x206f7420
  404188:	72617453 	.word	0x72617453
  40418c:	74532f74 	.word	0x74532f74
  404190:	7420706f 	.word	0x7420706f
  404194:	25206568 	.word	0x25206568
  404198:	6c622073 	.word	0x6c622073
  40419c:	696b6e69 	.word	0x696b6e69
  4041a0:	0d2e676e 	.word	0x0d2e676e
  4041a4:	0000000a 	.word	0x0000000a
  4041a8:	50525355 	.word	0x50525355
  4041ac:	00003142 	.word	0x00003142
  4041b0:	65756c62 	.word	0x65756c62
  4041b4:	44454c20 	.word	0x44454c20
  4041b8:	00324420 	.word	0x00324420
  4041bc:	50525355 	.word	0x50525355
  4041c0:	00003242 	.word	0x00003242
  4041c4:	65657267 	.word	0x65657267
  4041c8:	454c206e 	.word	0x454c206e
  4041cc:	33442044 	.word	0x33442044
  4041d0:	00000000 	.word	0x00000000
  4041d4:	00002031 	.word	0x00002031
  4041d8:	00000043 	.word	0x00000043

004041dc <_global_impure_ptr>:
  4041dc:	20000008                                ... 

004041e0 <zeroes.6869>:
  4041e0:	30303030 30303030 30303030 30303030     0000000000000000
  4041f0:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  404200:	00000000 33323130 37363534 62613938     ....0123456789ab
  404210:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00404220 <blanks.6868>:
  404220:	20202020 20202020 20202020 20202020                     

00404230 <_init>:
  404230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404232:	bf00      	nop
  404234:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404236:	bc08      	pop	{r3}
  404238:	469e      	mov	lr, r3
  40423a:	4770      	bx	lr

0040423c <__init_array_start>:
  40423c:	0040213d 	.word	0x0040213d

00404240 <__frame_dummy_init_array_entry>:
  404240:	004000f1                                ..@.

00404244 <_fini>:
  404244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404246:	bf00      	nop
  404248:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40424a:	bc08      	pop	{r3}
  40424c:	469e      	mov	lr, r3
  40424e:	4770      	bx	lr

00404250 <__fini_array_start>:
  404250:	004000cd 	.word	0x004000cd
