#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 10 14:36:20 2019
# Process ID: 4548
# Current directory: C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab9-StopWatch/lab9_2_1/lab9_2_1/lab9_2_1.runs/synth_1
# Command line: vivado.exe -log updown_ctr_behavior.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source updown_ctr_behavior.tcl
# Log file: C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab9-StopWatch/lab9_2_1/lab9_2_1/lab9_2_1.runs/synth_1/updown_ctr_behavior.vds
# Journal file: C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab9-StopWatch/lab9_2_1/lab9_2_1/lab9_2_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source updown_ctr_behavior.tcl -notrace
Command: synth_design -top updown_ctr_behavior -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 672 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab9-StopWatch/lab9_2_1/updown_ctr_behavior.v:6]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.742 ; gain = 112.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'updown_ctr_behavior' [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab9-StopWatch/lab9_2_1/updown_ctr_behavior.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'clk_5MHz' [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab9-StopWatch/lab9_2_1/lab9_2_1/lab9_2_1.runs/synth_1/.Xil/Vivado-4548-SET253-14C/realtime/clk_5MHz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_5MHz' (1#1) [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab9-StopWatch/lab9_2_1/lab9_2_1/lab9_2_1.runs/synth_1/.Xil/Vivado-4548-SET253-14C/realtime/clk_5MHz_stub.v:5]
ERROR: [Synth 8-448] named port connection 'reset' does not exist for instance 'U1' of module 'clk_5MHz' [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab9-StopWatch/lab9_2_1/updown_ctr_behavior.v:24]
ERROR: [Synth 8-6156] failed synthesizing module 'updown_ctr_behavior' [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab9-StopWatch/lab9_2_1/updown_ctr_behavior.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 453.219 ; gain = 146.270
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 2 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri May 10 14:36:31 2019...
