// Generated by stratus_hls 23.02-s004  (100793.100415)
// Mon Jun  9 17:04:38 2025
// from dut.cc

`timescale 1ps / 1ps


module dut_gen_busy_r_4_0( in1, in2, in3, in4, out1 );

    input in1;
    input in2;
    input in3;
    input in4;
    output [2:0] out1;
    wire  ioread004;
    wire  tmp221;
    wire  ioread005;
    wire  tmp222;
    wire  tmp223;
    wire  gnew_req;
    wire  tmp224;
    wire  tmp225;
    wire  tmp226;
    wire  tmp227;
    wire  ioread002;
    wire  tmp228;
    wire  din_gen_busy_din_m_data_is_invalid_next;
    wire  gdiv;
    wire  gnew_busy;
    wire  tmp231;
    wire  tmp230;
    wire  tmp229;

    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p20
    assign out1 = {tmp231, {tmp230, tmp229}};
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p19
    assign tmp231 = gnew_busy;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p18
    assign tmp230 = gdiv;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p17
    assign tmp229 = din_gen_busy_din_m_data_is_invalid_next;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p16
    assign din_gen_busy_din_m_data_is_invalid_next = tmp228;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p15
    assign tmp228 = ~gdiv;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p14
    assign gdiv = tmp227 | ioread002;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p13
    assign tmp227 = in1 & tmp226;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p12
    assign tmp226 = tmp225;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p11
    assign tmp225 = ~tmp224;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p10
    assign tmp224 = gnew_req;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p9
    assign gnew_busy = tmp223 | ioread002;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p8
    assign tmp223 = gnew_req;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p7
    assign gnew_req = ioread005 & tmp222;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p6
    assign tmp222 = ioread004 | tmp221;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p5
    assign tmp221 = in1;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p4
    assign ioread005 = in2;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p3
    assign ioread004 = in3;
    
    // rtl_process:dut_gen_busy_r_4/dut_gen_busy_r_4_thread_1_p2
    assign ioread002 = in4;

endmodule


