Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 04:29:14 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.051        0.000                      0                 1552        0.023        0.000                      0                 1552       48.750        0.000                       0                   575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              74.051        0.000                      0                 1548        0.023        0.000                      0                 1548       48.750        0.000                       0                   575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.018        0.000                      0                    4        1.009        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       74.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.051ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.625ns  (logic 5.200ns (20.293%)  route 20.425ns (79.707%))
  Logic Levels:           23  (LUT3=2 LUT4=1 LUT5=6 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDSE (Prop_fdse_C_Q)         0.478     5.686 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=114, routed)         2.816     8.502    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.321     8.823 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.974     9.798    sm/ram_reg_i_149_n_0
    SLICE_X60Y47         LUT5 (Prop_lut5_I4_O)        0.354    10.152 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.436    10.587    sm/ram_reg_i_134_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.328    10.915 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.436    11.351    sm/ram_reg_i_109_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.589    14.064    L_reg/M_sm_ra1[2]
    SLICE_X43Y52         MUXF7 (Prop_muxf7_S_O)       0.276    14.340 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          1.874    16.214    sm/M_alum_a[1]
    SLICE_X53Y44         LUT5 (Prop_lut5_I2_O)        0.327    16.541 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.572    17.113    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.326    17.439 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.469    17.908    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.032 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.851    18.884    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.150    19.034 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.500    19.533    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I0_O)        0.326    19.859 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.713    20.572    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124    20.696 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.421    21.117    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I2_O)        0.124    21.241 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.415    21.656    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.780 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.425    22.205    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    22.329 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.305    22.634    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I2_O)        0.124    22.758 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.663    23.421    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.124    23.545 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.587    24.132    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.256 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.956    25.212    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.336 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.470    25.806    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.930 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.613    26.543    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.667 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.252    27.919    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X62Y55         LUT3 (Prop_lut3_I0_O)        0.118    28.037 r  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.661    28.699    sm/D_states_q[7]_i_33_n_0
    SLICE_X63Y55         LUT4 (Prop_lut4_I0_O)        0.352    29.051 r  sm/D_states_q[7]_i_10/O
                         net (fo=4, routed)           0.862    29.913    sm/D_states_q[7]_i_10_n_0
    SLICE_X61Y56         LUT3 (Prop_lut3_I0_O)        0.356    30.269 r  sm/D_states_q[6]_rep_i_1/O
                         net (fo=1, routed)           0.565    30.833    sm/D_states_q[6]_rep_i_1_n_0
    SLICE_X61Y56         FDRE                                         r  sm/D_states_q_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X61Y56         FDRE (Setup_fdre_C_D)       -0.265   104.884    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        104.884    
                         arrival time                         -30.833    
  -------------------------------------------------------------------
                         slack                                 74.051    

Slack (MET) :             74.290ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.775ns  (logic 4.882ns (19.705%)  route 19.893ns (80.295%))
  Logic Levels:           22  (LUT4=2 LUT5=6 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDSE (Prop_fdse_C_Q)         0.478     5.686 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=114, routed)         2.816     8.502    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.321     8.823 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.974     9.798    sm/ram_reg_i_149_n_0
    SLICE_X60Y47         LUT5 (Prop_lut5_I4_O)        0.354    10.152 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.436    10.587    sm/ram_reg_i_134_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.328    10.915 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.436    11.351    sm/ram_reg_i_109_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.589    14.064    L_reg/M_sm_ra1[2]
    SLICE_X43Y52         MUXF7 (Prop_muxf7_S_O)       0.276    14.340 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          1.874    16.214    sm/M_alum_a[1]
    SLICE_X53Y44         LUT5 (Prop_lut5_I2_O)        0.327    16.541 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.572    17.113    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.326    17.439 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.469    17.908    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.032 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.851    18.884    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.150    19.034 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.500    19.533    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I0_O)        0.326    19.859 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.713    20.572    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124    20.696 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.421    21.117    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I2_O)        0.124    21.241 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.415    21.656    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.780 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.425    22.205    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    22.329 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.305    22.634    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I2_O)        0.124    22.758 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.663    23.421    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.124    23.545 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.587    24.132    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.256 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.956    25.212    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.336 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.470    25.806    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.930 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.613    26.543    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.667 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.227    27.894    display/M_alum_out[0]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.150    28.044 r  display/ram_reg_i_43/O
                         net (fo=2, routed)           0.953    28.997    sm/override_address[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I2_O)        0.358    29.355 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.628    29.983    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.494   104.898    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y17         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.078    
                         clock uncertainty           -0.035   105.043    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   104.274    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.274    
                         arrival time                         -29.983    
  -------------------------------------------------------------------
                         slack                                 74.290    

Slack (MET) :             74.475ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.474ns  (logic 4.746ns (18.631%)  route 20.728ns (81.369%))
  Logic Levels:           23  (LUT2=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDSE (Prop_fdse_C_Q)         0.478     5.686 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=114, routed)         2.816     8.502    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.321     8.823 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.974     9.798    sm/ram_reg_i_149_n_0
    SLICE_X60Y47         LUT5 (Prop_lut5_I4_O)        0.354    10.152 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.436    10.587    sm/ram_reg_i_134_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.328    10.915 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.436    11.351    sm/ram_reg_i_109_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.589    14.064    L_reg/M_sm_ra1[2]
    SLICE_X43Y52         MUXF7 (Prop_muxf7_S_O)       0.276    14.340 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          1.874    16.214    sm/M_alum_a[1]
    SLICE_X53Y44         LUT5 (Prop_lut5_I2_O)        0.327    16.541 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.572    17.113    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.326    17.439 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.469    17.908    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.032 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.851    18.884    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.150    19.034 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.500    19.533    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I0_O)        0.326    19.859 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.713    20.572    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124    20.696 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.421    21.117    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I2_O)        0.124    21.241 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.415    21.656    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.780 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.425    22.205    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    22.329 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.305    22.634    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I2_O)        0.124    22.758 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.663    23.421    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.124    23.545 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.587    24.132    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.256 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.956    25.212    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.336 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.470    25.806    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.930 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.613    26.543    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.667 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.695    28.362    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X58Y58         LUT2 (Prop_lut2_I1_O)        0.124    28.486 r  sm/D_states_q[3]_i_19/O
                         net (fo=3, routed)           0.549    29.035    sm/D_states_q[3]_i_19_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I2_O)        0.124    29.159 r  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           1.067    30.226    sm/D_states_q[2]_i_3_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I2_O)        0.124    30.350 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.332    30.682    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.297   105.208    
                         clock uncertainty           -0.035   105.173    
    SLICE_X60Y57         FDSE (Setup_fdse_C_D)       -0.016   105.157    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        105.157    
                         arrival time                         -30.682    
  -------------------------------------------------------------------
                         slack                                 74.475    

Slack (MET) :             74.576ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.692ns  (logic 4.852ns (19.650%)  route 19.840ns (80.350%))
  Logic Levels:           22  (LUT4=2 LUT5=6 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDSE (Prop_fdse_C_Q)         0.478     5.686 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=114, routed)         2.816     8.502    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.321     8.823 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.974     9.798    sm/ram_reg_i_149_n_0
    SLICE_X60Y47         LUT5 (Prop_lut5_I4_O)        0.354    10.152 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.436    10.587    sm/ram_reg_i_134_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.328    10.915 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.436    11.351    sm/ram_reg_i_109_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.589    14.064    L_reg/M_sm_ra1[2]
    SLICE_X43Y52         MUXF7 (Prop_muxf7_S_O)       0.276    14.340 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          1.874    16.214    sm/M_alum_a[1]
    SLICE_X53Y44         LUT5 (Prop_lut5_I2_O)        0.327    16.541 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.572    17.113    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.326    17.439 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.469    17.908    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.032 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.851    18.884    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.150    19.034 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.500    19.533    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I0_O)        0.326    19.859 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.713    20.572    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124    20.696 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.421    21.117    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I2_O)        0.124    21.241 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.415    21.656    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.780 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.425    22.205    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    22.329 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.305    22.634    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I2_O)        0.124    22.758 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.663    23.421    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.124    23.545 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.587    24.132    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.256 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.956    25.212    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.336 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.470    25.806    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.930 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.613    26.543    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.667 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.227    27.894    display/M_alum_out[0]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.150    28.044 r  display/ram_reg_i_43/O
                         net (fo=2, routed)           0.953    28.997    sm/override_address[0]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.328    29.325 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.575    29.900    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.494   104.898    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y16         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.078    
                         clock uncertainty           -0.035   105.043    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   104.477    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.477    
                         arrival time                         -29.900    
  -------------------------------------------------------------------
                         slack                                 74.576    

Slack (MET) :             74.865ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.871ns  (logic 4.976ns (20.008%)  route 19.895ns (79.992%))
  Logic Levels:           23  (LUT5=9 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDSE (Prop_fdse_C_Q)         0.478     5.686 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=114, routed)         2.816     8.502    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.321     8.823 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.974     9.798    sm/ram_reg_i_149_n_0
    SLICE_X60Y47         LUT5 (Prop_lut5_I4_O)        0.354    10.152 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.436    10.587    sm/ram_reg_i_134_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.328    10.915 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.436    11.351    sm/ram_reg_i_109_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.589    14.064    L_reg/M_sm_ra1[2]
    SLICE_X43Y52         MUXF7 (Prop_muxf7_S_O)       0.276    14.340 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          1.874    16.214    sm/M_alum_a[1]
    SLICE_X53Y44         LUT5 (Prop_lut5_I2_O)        0.327    16.541 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.366    16.907    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.326    17.233 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.282    17.515    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.639 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.741    18.379    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.503 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.151    18.655    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    18.779 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.453    19.232    sm/D_registers_q[7][22]_i_23_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.356 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.263    19.619    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I1_O)        0.124    19.743 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.466    20.209    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124    20.333 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.573    20.906    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I2_O)        0.124    21.030 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.433    21.463    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.150    21.613 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           1.066    22.679    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X49Y52         LUT5 (Prop_lut5_I0_O)        0.354    23.033 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.462    23.496    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.326    23.822 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.560    24.381    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I3_O)        0.124    24.505 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.448    24.953    sm/M_alum_out[25]
    SLICE_X48Y53         LUT5 (Prop_lut5_I0_O)        0.124    25.077 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.959    26.037    sm/D_states_q[7]_i_57_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I3_O)        0.124    26.161 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           0.714    26.874    sm/D_states_q[7]_i_42_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.998 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           0.685    27.683    sm/accel_edge/D_states_q_reg[0]_rep__1_5
    SLICE_X59Y54         LUT6 (Prop_lut6_I0_O)        0.124    27.807 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           1.111    28.918    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    29.042 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.037    30.079    sm/accel_edge_n_0
    SLICE_X61Y56         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X61Y56         FDRE (Setup_fdre_C_CE)      -0.205   104.944    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.944    
                         arrival time                         -30.079    
  -------------------------------------------------------------------
                         slack                                 74.865    

Slack (MET) :             74.865ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.871ns  (logic 4.976ns (20.008%)  route 19.895ns (79.992%))
  Logic Levels:           23  (LUT5=9 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDSE (Prop_fdse_C_Q)         0.478     5.686 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=114, routed)         2.816     8.502    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.321     8.823 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.974     9.798    sm/ram_reg_i_149_n_0
    SLICE_X60Y47         LUT5 (Prop_lut5_I4_O)        0.354    10.152 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.436    10.587    sm/ram_reg_i_134_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.328    10.915 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.436    11.351    sm/ram_reg_i_109_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.589    14.064    L_reg/M_sm_ra1[2]
    SLICE_X43Y52         MUXF7 (Prop_muxf7_S_O)       0.276    14.340 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          1.874    16.214    sm/M_alum_a[1]
    SLICE_X53Y44         LUT5 (Prop_lut5_I2_O)        0.327    16.541 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.366    16.907    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.326    17.233 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.282    17.515    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.639 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.741    18.379    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.503 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.151    18.655    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    18.779 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.453    19.232    sm/D_registers_q[7][22]_i_23_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.356 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.263    19.619    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I1_O)        0.124    19.743 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.466    20.209    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124    20.333 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.573    20.906    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I2_O)        0.124    21.030 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.433    21.463    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.150    21.613 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           1.066    22.679    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X49Y52         LUT5 (Prop_lut5_I0_O)        0.354    23.033 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.462    23.496    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.326    23.822 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.560    24.381    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I3_O)        0.124    24.505 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.448    24.953    sm/M_alum_out[25]
    SLICE_X48Y53         LUT5 (Prop_lut5_I0_O)        0.124    25.077 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.959    26.037    sm/D_states_q[7]_i_57_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I3_O)        0.124    26.161 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           0.714    26.874    sm/D_states_q[7]_i_42_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.998 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           0.685    27.683    sm/accel_edge/D_states_q_reg[0]_rep__1_5
    SLICE_X59Y54         LUT6 (Prop_lut6_I0_O)        0.124    27.807 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           1.111    28.918    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    29.042 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.037    30.079    sm/accel_edge_n_0
    SLICE_X61Y56         FDRE                                         r  sm/D_states_q_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X61Y56         FDRE (Setup_fdre_C_CE)      -0.205   104.944    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        104.944    
                         arrival time                         -30.079    
  -------------------------------------------------------------------
                         slack                                 74.865    

Slack (MET) :             74.865ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.871ns  (logic 4.976ns (20.008%)  route 19.895ns (79.992%))
  Logic Levels:           23  (LUT5=9 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDSE (Prop_fdse_C_Q)         0.478     5.686 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=114, routed)         2.816     8.502    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.321     8.823 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.974     9.798    sm/ram_reg_i_149_n_0
    SLICE_X60Y47         LUT5 (Prop_lut5_I4_O)        0.354    10.152 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.436    10.587    sm/ram_reg_i_134_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.328    10.915 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.436    11.351    sm/ram_reg_i_109_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.589    14.064    L_reg/M_sm_ra1[2]
    SLICE_X43Y52         MUXF7 (Prop_muxf7_S_O)       0.276    14.340 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          1.874    16.214    sm/M_alum_a[1]
    SLICE_X53Y44         LUT5 (Prop_lut5_I2_O)        0.327    16.541 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.366    16.907    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.326    17.233 f  sm/D_registers_q[7][11]_i_19/O
                         net (fo=1, routed)           0.282    17.515    sm/D_registers_q[7][11]_i_19_n_0
    SLICE_X50Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.639 r  sm/D_registers_q[7][11]_i_17/O
                         net (fo=2, routed)           0.741    18.379    L_reg/D_registers_q[7][17]_i_27_2
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.503 f  L_reg/D_registers_q[7][17]_i_29/O
                         net (fo=1, routed)           0.151    18.655    L_reg/D_registers_q[7][17]_i_29_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    18.779 r  L_reg/D_registers_q[7][17]_i_27/O
                         net (fo=2, routed)           0.453    19.232    sm/D_registers_q[7][22]_i_23_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.124    19.356 f  sm/D_registers_q[7][22]_i_25/O
                         net (fo=1, routed)           0.263    19.619    sm/D_registers_q[7][22]_i_25_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I1_O)        0.124    19.743 r  sm/D_registers_q[7][22]_i_23/O
                         net (fo=2, routed)           0.466    20.209    sm/D_registers_q[7][22]_i_23_n_0
    SLICE_X47Y52         LUT5 (Prop_lut5_I0_O)        0.124    20.333 r  sm/D_registers_q[7][22]_i_22/O
                         net (fo=1, routed)           0.573    20.906    sm/D_registers_q[7][22]_i_22_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I2_O)        0.124    21.030 r  sm/D_registers_q[7][22]_i_13/O
                         net (fo=2, routed)           0.433    21.463    sm/D_registers_q[7][22]_i_13_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.150    21.613 r  sm/D_registers_q[7][24]_i_13/O
                         net (fo=5, routed)           1.066    22.679    sm/D_registers_q[7][24]_i_13_n_0
    SLICE_X49Y52         LUT5 (Prop_lut5_I0_O)        0.354    23.033 r  sm/D_registers_q[7][26]_i_10/O
                         net (fo=3, routed)           0.462    23.496    sm/D_registers_q[7][26]_i_10_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.326    23.822 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.560    24.381    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I3_O)        0.124    24.505 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.448    24.953    sm/M_alum_out[25]
    SLICE_X48Y53         LUT5 (Prop_lut5_I0_O)        0.124    25.077 f  sm/D_states_q[7]_i_57/O
                         net (fo=1, routed)           0.959    26.037    sm/D_states_q[7]_i_57_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I3_O)        0.124    26.161 f  sm/D_states_q[7]_i_42/O
                         net (fo=5, routed)           0.714    26.874    sm/D_states_q[7]_i_42_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I2_O)        0.124    26.998 r  sm/D_states_q[7]_i_19/O
                         net (fo=1, routed)           0.685    27.683    sm/accel_edge/D_states_q_reg[0]_rep__1_5
    SLICE_X59Y54         LUT6 (Prop_lut6_I0_O)        0.124    27.807 r  sm/accel_edge/D_states_q[7]_i_5/O
                         net (fo=1, routed)           1.111    28.918    sm/accel_edge/D_states_q[7]_i_5_n_0
    SLICE_X56Y53         LUT6 (Prop_lut6_I2_O)        0.124    29.042 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.037    30.079    sm/accel_edge_n_0
    SLICE_X61Y56         FDSE                                         r  sm/D_states_q_reg[7]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X61Y56         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X61Y56         FDSE (Setup_fdse_C_CE)      -0.205   104.944    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                        104.944    
                         arrival time                         -30.079    
  -------------------------------------------------------------------
                         slack                                 74.865    

Slack (MET) :             74.916ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.128ns  (logic 4.746ns (18.887%)  route 20.382ns (81.113%))
  Logic Levels:           23  (LUT2=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDSE (Prop_fdse_C_Q)         0.478     5.686 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=114, routed)         2.816     8.502    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.321     8.823 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.974     9.798    sm/ram_reg_i_149_n_0
    SLICE_X60Y47         LUT5 (Prop_lut5_I4_O)        0.354    10.152 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.436    10.587    sm/ram_reg_i_134_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.328    10.915 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.436    11.351    sm/ram_reg_i_109_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.589    14.064    L_reg/M_sm_ra1[2]
    SLICE_X43Y52         MUXF7 (Prop_muxf7_S_O)       0.276    14.340 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          1.874    16.214    sm/M_alum_a[1]
    SLICE_X53Y44         LUT5 (Prop_lut5_I2_O)        0.327    16.541 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.572    17.113    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.326    17.439 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.469    17.908    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.032 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.851    18.884    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.150    19.034 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.500    19.533    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I0_O)        0.326    19.859 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.713    20.572    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124    20.696 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.421    21.117    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I2_O)        0.124    21.241 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.415    21.656    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.780 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.425    22.205    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    22.329 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.305    22.634    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I2_O)        0.124    22.758 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.663    23.421    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.124    23.545 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.587    24.132    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.256 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.956    25.212    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.336 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.470    25.806    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.930 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.613    26.543    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.667 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.695    28.362    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X58Y58         LUT2 (Prop_lut2_I1_O)        0.124    28.486 r  sm/D_states_q[3]_i_19/O
                         net (fo=3, routed)           0.549    29.035    sm/D_states_q[3]_i_19_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I2_O)        0.124    29.159 r  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           1.053    30.212    sm/D_states_q[2]_i_3_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I2_O)        0.124    30.336 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    30.336    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.297   105.208    
                         clock uncertainty           -0.035   105.173    
    SLICE_X60Y57         FDSE (Setup_fdse_C_D)        0.079   105.252    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        105.252    
                         arrival time                         -30.336    
  -------------------------------------------------------------------
                         slack                                 74.916    

Slack (MET) :             74.916ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.126ns  (logic 4.746ns (18.889%)  route 20.380ns (81.111%))
  Logic Levels:           23  (LUT2=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDSE (Prop_fdse_C_Q)         0.478     5.686 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=114, routed)         2.816     8.502    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.321     8.823 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.974     9.798    sm/ram_reg_i_149_n_0
    SLICE_X60Y47         LUT5 (Prop_lut5_I4_O)        0.354    10.152 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.436    10.587    sm/ram_reg_i_134_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.328    10.915 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.436    11.351    sm/ram_reg_i_109_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.589    14.064    L_reg/M_sm_ra1[2]
    SLICE_X43Y52         MUXF7 (Prop_muxf7_S_O)       0.276    14.340 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          1.874    16.214    sm/M_alum_a[1]
    SLICE_X53Y44         LUT5 (Prop_lut5_I2_O)        0.327    16.541 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.572    17.113    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.326    17.439 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.469    17.908    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.032 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.851    18.884    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.150    19.034 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.500    19.533    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I0_O)        0.326    19.859 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.713    20.572    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124    20.696 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.421    21.117    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I2_O)        0.124    21.241 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.415    21.656    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.780 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.425    22.205    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    22.329 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.305    22.634    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I2_O)        0.124    22.758 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.663    23.421    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.124    23.545 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.587    24.132    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.256 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.956    25.212    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.336 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.470    25.806    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.930 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.613    26.543    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.667 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.695    28.362    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X58Y58         LUT2 (Prop_lut2_I1_O)        0.124    28.486 r  sm/D_states_q[3]_i_19/O
                         net (fo=3, routed)           0.549    29.035    sm/D_states_q[3]_i_19_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I2_O)        0.124    29.159 r  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           1.051    30.210    sm/D_states_q[2]_i_3_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I2_O)        0.124    30.334 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    30.334    sm/D_states_d__0[2]
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.297   105.208    
                         clock uncertainty           -0.035   105.173    
    SLICE_X60Y57         FDSE (Setup_fdse_C_D)        0.077   105.250    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        105.250    
                         arrival time                         -30.334    
  -------------------------------------------------------------------
                         slack                                 74.916    

Slack (MET) :             74.923ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.123ns  (logic 4.746ns (18.891%)  route 20.377ns (81.109%))
  Logic Levels:           23  (LUT2=1 LUT5=6 LUT6=15 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDSE (Prop_fdse_C_Q)         0.478     5.686 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=114, routed)         2.816     8.502    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I3_O)        0.321     8.823 f  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.974     9.798    sm/ram_reg_i_149_n_0
    SLICE_X60Y47         LUT5 (Prop_lut5_I4_O)        0.354    10.152 r  sm/ram_reg_i_134/O
                         net (fo=1, routed)           0.436    10.587    sm/ram_reg_i_134_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I5_O)        0.328    10.915 f  sm/ram_reg_i_109/O
                         net (fo=1, routed)           0.436    11.351    sm/ram_reg_i_109_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I3_O)        0.124    11.475 r  sm/ram_reg_i_54/O
                         net (fo=32, routed)          2.589    14.064    L_reg/M_sm_ra1[2]
    SLICE_X43Y52         MUXF7 (Prop_muxf7_S_O)       0.276    14.340 f  L_reg/ram_reg_i_42/O
                         net (fo=26, routed)          1.874    16.214    sm/M_alum_a[1]
    SLICE_X53Y44         LUT5 (Prop_lut5_I2_O)        0.327    16.541 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.572    17.113    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.326    17.439 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.469    17.908    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    18.032 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.851    18.884    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.150    19.034 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.500    19.533    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I0_O)        0.326    19.859 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.713    20.572    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.124    20.696 r  sm/D_registers_q[7][0]_i_120/O
                         net (fo=1, routed)           0.421    21.117    sm/D_registers_q[7][0]_i_120_n_0
    SLICE_X46Y50         LUT6 (Prop_lut6_I2_O)        0.124    21.241 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.415    21.656    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124    21.780 r  sm/D_registers_q[7][0]_i_117/O
                         net (fo=1, routed)           0.425    22.205    sm/D_registers_q[7][0]_i_117_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    22.329 r  sm/D_registers_q[7][0]_i_115/O
                         net (fo=1, routed)           0.305    22.634    sm/D_registers_q[7][0]_i_115_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I2_O)        0.124    22.758 r  sm/D_registers_q[7][0]_i_98/O
                         net (fo=1, routed)           0.663    23.421    sm/D_registers_q[7][0]_i_98_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I2_O)        0.124    23.545 r  sm/D_registers_q[7][0]_i_75/O
                         net (fo=2, routed)           0.587    24.132    sm/D_registers_q[7][0]_i_75_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I2_O)        0.124    24.256 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.956    25.212    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I2_O)        0.124    25.336 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.470    25.806    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.930 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.613    26.543    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.667 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.695    28.362    sm/D_states_q_reg[1]_rep__0_0[0]
    SLICE_X58Y58         LUT2 (Prop_lut2_I1_O)        0.124    28.486 r  sm/D_states_q[3]_i_19/O
                         net (fo=3, routed)           0.549    29.035    sm/D_states_q[3]_i_19_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I2_O)        0.124    29.159 r  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           1.048    30.207    sm/D_states_q[2]_i_3_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I2_O)        0.124    30.331 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    30.331    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X60Y57         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.297   105.208    
                         clock uncertainty           -0.035   105.173    
    SLICE_X60Y57         FDSE (Setup_fdse_C_D)        0.081   105.254    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        105.254    
                         arrival time                         -30.331    
  -------------------------------------------------------------------
                         slack                                 74.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    sr1/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.883    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.863     2.053    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    sr1/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.883    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.863     2.053    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    sr1/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.883    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.863     2.053    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.751%)  route 0.205ns (59.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    sr1/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.205     1.883    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.863     2.053    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y41         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.860    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    sr1/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.902    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.863     2.053    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.805    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    sr1/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.902    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.863     2.053    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.805    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    sr1/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.902    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.863     2.053    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.805    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    sr1/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.902    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.863     2.053    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y41         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y41         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.805    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.095%)  route 0.118ns (24.905%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.766    bseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.926 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.926    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.980 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.980    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__0_n_7
    SLICE_X39Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.830     2.020    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.661%)  route 0.118ns (24.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.564     1.508    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.766    bseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.926 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.926    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.991 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.991    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X39Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.830     2.020    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y16   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y17   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y55   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y55   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y55   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y55   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y56   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X43Y52   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y57   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y44   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y44   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y41   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y44   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y44   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.018ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.839ns (15.307%)  route 4.642ns (84.693%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.419     5.628 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=119, routed)         2.727     8.355    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.296     8.651 r  sm/D_debug_dff_q[1]_i_5/O
                         net (fo=12, routed)          1.136     9.787    sm/D_debug_dff_q[1]_i_5_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.911 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.779    10.690    fifo_reset_cond/AS[0]
    SLICE_X58Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.518   104.923    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.179   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X58Y43         FDPE (Recov_fdpe_C_PRE)     -0.359   104.708    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.708    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                 94.018    

Slack (MET) :             94.018ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.839ns (15.307%)  route 4.642ns (84.693%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.419     5.628 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=119, routed)         2.727     8.355    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.296     8.651 r  sm/D_debug_dff_q[1]_i_5/O
                         net (fo=12, routed)          1.136     9.787    sm/D_debug_dff_q[1]_i_5_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.911 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.779    10.690    fifo_reset_cond/AS[0]
    SLICE_X58Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.518   104.923    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.179   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X58Y43         FDPE (Recov_fdpe_C_PRE)     -0.359   104.708    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.708    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                 94.018    

Slack (MET) :             94.018ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.839ns (15.307%)  route 4.642ns (84.693%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.419     5.628 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=119, routed)         2.727     8.355    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.296     8.651 r  sm/D_debug_dff_q[1]_i_5/O
                         net (fo=12, routed)          1.136     9.787    sm/D_debug_dff_q[1]_i_5_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.911 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.779    10.690    fifo_reset_cond/AS[0]
    SLICE_X58Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.518   104.923    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.179   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X58Y43         FDPE (Recov_fdpe_C_PRE)     -0.359   104.708    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.708    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                 94.018    

Slack (MET) :             94.018ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.481ns  (logic 0.839ns (15.307%)  route 4.642ns (84.693%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    sm/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.419     5.628 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=119, routed)         2.727     8.355    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X65Y44         LUT2 (Prop_lut2_I1_O)        0.296     8.651 r  sm/D_debug_dff_q[1]_i_5/O
                         net (fo=12, routed)          1.136     9.787    sm/D_debug_dff_q[1]_i_5_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.911 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.779    10.690    fifo_reset_cond/AS[0]
    SLICE_X58Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.518   104.923    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.179   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X58Y43         FDPE (Recov_fdpe_C_PRE)     -0.359   104.708    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.708    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                 94.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.231ns (19.473%)  route 0.955ns (80.527%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          0.246     1.923    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X63Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.968 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          0.415     2.383    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I3_O)        0.045     2.428 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.294     2.722    fifo_reset_cond/AS[0]
    SLICE_X58Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X58Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.713    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.231ns (19.473%)  route 0.955ns (80.527%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          0.246     1.923    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X63Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.968 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          0.415     2.383    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I3_O)        0.045     2.428 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.294     2.722    fifo_reset_cond/AS[0]
    SLICE_X58Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X58Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.713    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.231ns (19.473%)  route 0.955ns (80.527%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          0.246     1.923    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X63Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.968 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          0.415     2.383    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I3_O)        0.045     2.428 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.294     2.722    fifo_reset_cond/AS[0]
    SLICE_X58Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X58Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.713    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.231ns (19.473%)  route 0.955ns (80.527%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.592     1.536    sm/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=97, routed)          0.246     1.923    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X63Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.968 r  sm/D_stage_q[3]_i_2/O
                         net (fo=11, routed)          0.415     2.383    sm/D_stage_q[3]_i_2_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I3_O)        0.045     2.428 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.294     2.722    fifo_reset_cond/AS[0]
    SLICE_X58Y43         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.864     2.054    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y43         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.808    
    SLICE_X58Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.713    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  1.009    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.288ns  (logic 11.395ns (30.559%)  route 25.893ns (69.441%))
  Logic Levels:           32  (CARRY4=9 LUT2=5 LUT3=4 LUT4=2 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y55         FDRE                                         r  L_reg/D_registers_q_reg[6][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][11]/Q
                         net (fo=15, routed)          1.765     7.360    L_reg/M_sm_timer[11]
    SLICE_X50Y59         LUT2 (Prop_lut2_I0_O)        0.124     7.484 f  L_reg/L_0f9d3a44_remainder0_carry__0_i_12__1/O
                         net (fo=1, routed)           0.824     8.308    L_reg/L_0f9d3a44_remainder0_carry__0_i_12__1_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.432 r  L_reg/L_0f9d3a44_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.801    10.234    L_reg/L_0f9d3a44_remainder0_carry__0_i_9__1_n_0
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.358 f  L_reg/L_0f9d3a44_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    10.791    L_reg/L_0f9d3a44_remainder0_carry_i_15__1_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.915 r  L_reg/L_0f9d3a44_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.118    12.033    L_reg/L_0f9d3a44_remainder0_carry_i_8__1_n_0
    SLICE_X47Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.157 r  L_reg/L_0f9d3a44_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.480    12.638    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.023 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.023    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.137    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.471 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.928    14.398    L_reg/L_0f9d3a44_remainder0_3[9]
    SLICE_X47Y65         LUT5 (Prop_lut5_I1_O)        0.303    14.701 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.872    15.573    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124    15.697 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.852    16.550    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.674 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.181    17.855    L_reg/i__carry_i_16__4_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I0_O)        0.150    18.005 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.823    18.828    L_reg/i__carry_i_20__4_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.370    19.198 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.252    20.450    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.356    20.806 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.635    21.441    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.150 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.150    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.264 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.264    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.598 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.967    23.565    L_reg/L_0f9d3a44_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X46Y66         LUT5 (Prop_lut5_I4_O)        0.303    23.868 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.436    24.304    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.124    24.428 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.292    25.720    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    25.844 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.900    26.744    L_reg/i__carry_i_13__3_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.150    26.894 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.791    27.685    L_reg/i__carry_i_23__3_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.326    28.011 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.668    28.679    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I1_O)        0.152    28.831 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.555    29.386    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    30.095 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.095    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.209    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.522 f  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.090    31.612    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.306    31.918 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.930    32.848    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    32.972 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    33.565    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.124    33.689 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.178    34.866    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I3_O)        0.124    34.990 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.666    35.656    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I2_O)        0.152    35.808 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.862    38.670    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.427 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.427    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.161ns  (logic 11.165ns (30.047%)  route 25.995ns (69.953%))
  Logic Levels:           32  (CARRY4=9 LUT2=5 LUT3=4 LUT4=2 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y55         FDRE                                         r  L_reg/D_registers_q_reg[6][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][11]/Q
                         net (fo=15, routed)          1.765     7.360    L_reg/M_sm_timer[11]
    SLICE_X50Y59         LUT2 (Prop_lut2_I0_O)        0.124     7.484 f  L_reg/L_0f9d3a44_remainder0_carry__0_i_12__1/O
                         net (fo=1, routed)           0.824     8.308    L_reg/L_0f9d3a44_remainder0_carry__0_i_12__1_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.432 r  L_reg/L_0f9d3a44_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.801    10.234    L_reg/L_0f9d3a44_remainder0_carry__0_i_9__1_n_0
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.358 f  L_reg/L_0f9d3a44_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    10.791    L_reg/L_0f9d3a44_remainder0_carry_i_15__1_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.915 r  L_reg/L_0f9d3a44_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.118    12.033    L_reg/L_0f9d3a44_remainder0_carry_i_8__1_n_0
    SLICE_X47Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.157 r  L_reg/L_0f9d3a44_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.480    12.638    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.023 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.023    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.137    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.471 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.928    14.398    L_reg/L_0f9d3a44_remainder0_3[9]
    SLICE_X47Y65         LUT5 (Prop_lut5_I1_O)        0.303    14.701 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.872    15.573    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124    15.697 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.852    16.550    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.674 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.181    17.855    L_reg/i__carry_i_16__4_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I0_O)        0.150    18.005 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.823    18.828    L_reg/i__carry_i_20__4_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.370    19.198 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.252    20.450    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.356    20.806 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.635    21.441    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.150 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.150    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.264 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.264    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.598 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.967    23.565    L_reg/L_0f9d3a44_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X46Y66         LUT5 (Prop_lut5_I4_O)        0.303    23.868 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.436    24.304    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.124    24.428 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.292    25.720    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    25.844 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.900    26.744    L_reg/i__carry_i_13__3_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.150    26.894 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.791    27.685    L_reg/i__carry_i_23__3_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.326    28.011 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.668    28.679    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I1_O)        0.152    28.831 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.555    29.386    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    30.095 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.095    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.209    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.522 f  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.090    31.612    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.306    31.918 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.930    32.848    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    32.972 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    33.565    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.124    33.689 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.178    34.866    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I3_O)        0.124    34.990 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.738    35.729    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I2_O)        0.124    35.853 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.891    38.744    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.300 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.300    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.037ns  (logic 11.365ns (30.684%)  route 25.672ns (69.316%))
  Logic Levels:           32  (CARRY4=9 LUT2=5 LUT3=4 LUT4=2 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y55         FDRE                                         r  L_reg/D_registers_q_reg[6][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][11]/Q
                         net (fo=15, routed)          1.765     7.360    L_reg/M_sm_timer[11]
    SLICE_X50Y59         LUT2 (Prop_lut2_I0_O)        0.124     7.484 f  L_reg/L_0f9d3a44_remainder0_carry__0_i_12__1/O
                         net (fo=1, routed)           0.824     8.308    L_reg/L_0f9d3a44_remainder0_carry__0_i_12__1_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.432 r  L_reg/L_0f9d3a44_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.801    10.234    L_reg/L_0f9d3a44_remainder0_carry__0_i_9__1_n_0
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.358 f  L_reg/L_0f9d3a44_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    10.791    L_reg/L_0f9d3a44_remainder0_carry_i_15__1_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.915 r  L_reg/L_0f9d3a44_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.118    12.033    L_reg/L_0f9d3a44_remainder0_carry_i_8__1_n_0
    SLICE_X47Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.157 r  L_reg/L_0f9d3a44_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.480    12.638    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.023 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.023    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.137    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.471 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.928    14.398    L_reg/L_0f9d3a44_remainder0_3[9]
    SLICE_X47Y65         LUT5 (Prop_lut5_I1_O)        0.303    14.701 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.872    15.573    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124    15.697 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.852    16.550    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.674 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.181    17.855    L_reg/i__carry_i_16__4_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I0_O)        0.150    18.005 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.823    18.828    L_reg/i__carry_i_20__4_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.370    19.198 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.252    20.450    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.356    20.806 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.635    21.441    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.150 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.150    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.264 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.264    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.598 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.967    23.565    L_reg/L_0f9d3a44_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X46Y66         LUT5 (Prop_lut5_I4_O)        0.303    23.868 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.436    24.304    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.124    24.428 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.292    25.720    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    25.844 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.900    26.744    L_reg/i__carry_i_13__3_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.150    26.894 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.791    27.685    L_reg/i__carry_i_23__3_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.326    28.011 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.668    28.679    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I1_O)        0.152    28.831 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.555    29.386    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    30.095 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.095    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.209    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.522 f  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.090    31.612    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.306    31.918 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.930    32.848    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    32.972 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    33.565    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.124    33.689 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.178    34.866    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I3_O)        0.124    34.990 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.461    35.452    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I2_O)        0.118    35.570 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.846    38.415    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.176 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.176    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.922ns  (logic 11.389ns (30.847%)  route 25.532ns (69.152%))
  Logic Levels:           32  (CARRY4=9 LUT2=5 LUT3=4 LUT4=2 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y55         FDRE                                         r  L_reg/D_registers_q_reg[6][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][11]/Q
                         net (fo=15, routed)          1.765     7.360    L_reg/M_sm_timer[11]
    SLICE_X50Y59         LUT2 (Prop_lut2_I0_O)        0.124     7.484 f  L_reg/L_0f9d3a44_remainder0_carry__0_i_12__1/O
                         net (fo=1, routed)           0.824     8.308    L_reg/L_0f9d3a44_remainder0_carry__0_i_12__1_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.432 r  L_reg/L_0f9d3a44_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.801    10.234    L_reg/L_0f9d3a44_remainder0_carry__0_i_9__1_n_0
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.358 f  L_reg/L_0f9d3a44_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    10.791    L_reg/L_0f9d3a44_remainder0_carry_i_15__1_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.915 r  L_reg/L_0f9d3a44_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.118    12.033    L_reg/L_0f9d3a44_remainder0_carry_i_8__1_n_0
    SLICE_X47Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.157 r  L_reg/L_0f9d3a44_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.480    12.638    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.023 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.023    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.137    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.471 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.928    14.398    L_reg/L_0f9d3a44_remainder0_3[9]
    SLICE_X47Y65         LUT5 (Prop_lut5_I1_O)        0.303    14.701 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.872    15.573    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124    15.697 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.852    16.550    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.674 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.181    17.855    L_reg/i__carry_i_16__4_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I0_O)        0.150    18.005 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.823    18.828    L_reg/i__carry_i_20__4_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.370    19.198 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.252    20.450    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.356    20.806 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.635    21.441    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.150 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.150    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.264 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.264    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.598 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.967    23.565    L_reg/L_0f9d3a44_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X46Y66         LUT5 (Prop_lut5_I4_O)        0.303    23.868 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.436    24.304    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.124    24.428 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.292    25.720    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    25.844 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.900    26.744    L_reg/i__carry_i_13__3_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.150    26.894 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.791    27.685    L_reg/i__carry_i_23__3_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.326    28.011 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.668    28.679    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I1_O)        0.152    28.831 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.555    29.386    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    30.095 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.095    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.209    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.522 f  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.090    31.612    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.306    31.918 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.930    32.848    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    32.972 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    33.565    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.124    33.689 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.178    34.866    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I3_O)        0.124    34.990 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.738    35.729    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I2_O)        0.153    35.882 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.429    38.310    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    42.061 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.061    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.869ns  (logic 11.154ns (30.254%)  route 25.714ns (69.746%))
  Logic Levels:           32  (CARRY4=9 LUT2=5 LUT3=4 LUT4=2 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y55         FDRE                                         r  L_reg/D_registers_q_reg[6][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][11]/Q
                         net (fo=15, routed)          1.765     7.360    L_reg/M_sm_timer[11]
    SLICE_X50Y59         LUT2 (Prop_lut2_I0_O)        0.124     7.484 f  L_reg/L_0f9d3a44_remainder0_carry__0_i_12__1/O
                         net (fo=1, routed)           0.824     8.308    L_reg/L_0f9d3a44_remainder0_carry__0_i_12__1_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.432 r  L_reg/L_0f9d3a44_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.801    10.234    L_reg/L_0f9d3a44_remainder0_carry__0_i_9__1_n_0
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.358 f  L_reg/L_0f9d3a44_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    10.791    L_reg/L_0f9d3a44_remainder0_carry_i_15__1_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.915 r  L_reg/L_0f9d3a44_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.118    12.033    L_reg/L_0f9d3a44_remainder0_carry_i_8__1_n_0
    SLICE_X47Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.157 r  L_reg/L_0f9d3a44_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.480    12.638    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.023 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.023    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.137    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.471 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.928    14.398    L_reg/L_0f9d3a44_remainder0_3[9]
    SLICE_X47Y65         LUT5 (Prop_lut5_I1_O)        0.303    14.701 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.872    15.573    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124    15.697 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.852    16.550    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.674 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.181    17.855    L_reg/i__carry_i_16__4_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I0_O)        0.150    18.005 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.823    18.828    L_reg/i__carry_i_20__4_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.370    19.198 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.252    20.450    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.356    20.806 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.635    21.441    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.150 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.150    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.264 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.264    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.598 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.967    23.565    L_reg/L_0f9d3a44_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X46Y66         LUT5 (Prop_lut5_I4_O)        0.303    23.868 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.436    24.304    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.124    24.428 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.292    25.720    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    25.844 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.900    26.744    L_reg/i__carry_i_13__3_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.150    26.894 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.791    27.685    L_reg/i__carry_i_23__3_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.326    28.011 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.668    28.679    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I1_O)        0.152    28.831 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.555    29.386    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    30.095 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.095    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.209    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.522 f  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.090    31.612    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.306    31.918 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.930    32.848    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    32.972 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    33.565    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.124    33.689 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.178    34.866    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I3_O)        0.124    34.990 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.666    35.656    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I0_O)        0.124    35.780 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.683    38.463    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.008 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.008    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.808ns  (logic 11.161ns (30.321%)  route 25.647ns (69.679%))
  Logic Levels:           32  (CARRY4=9 LUT2=5 LUT3=4 LUT4=2 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y55         FDRE                                         r  L_reg/D_registers_q_reg[6][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][11]/Q
                         net (fo=15, routed)          1.765     7.360    L_reg/M_sm_timer[11]
    SLICE_X50Y59         LUT2 (Prop_lut2_I0_O)        0.124     7.484 f  L_reg/L_0f9d3a44_remainder0_carry__0_i_12__1/O
                         net (fo=1, routed)           0.824     8.308    L_reg/L_0f9d3a44_remainder0_carry__0_i_12__1_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.432 r  L_reg/L_0f9d3a44_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.801    10.234    L_reg/L_0f9d3a44_remainder0_carry__0_i_9__1_n_0
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.358 f  L_reg/L_0f9d3a44_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    10.791    L_reg/L_0f9d3a44_remainder0_carry_i_15__1_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.915 r  L_reg/L_0f9d3a44_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.118    12.033    L_reg/L_0f9d3a44_remainder0_carry_i_8__1_n_0
    SLICE_X47Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.157 r  L_reg/L_0f9d3a44_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.480    12.638    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.023 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.023    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.137    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.471 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.928    14.398    L_reg/L_0f9d3a44_remainder0_3[9]
    SLICE_X47Y65         LUT5 (Prop_lut5_I1_O)        0.303    14.701 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.872    15.573    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124    15.697 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.852    16.550    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.674 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.181    17.855    L_reg/i__carry_i_16__4_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I0_O)        0.150    18.005 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.823    18.828    L_reg/i__carry_i_20__4_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.370    19.198 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.252    20.450    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.356    20.806 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.635    21.441    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.150 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.150    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.264 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.264    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.598 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.967    23.565    L_reg/L_0f9d3a44_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X46Y66         LUT5 (Prop_lut5_I4_O)        0.303    23.868 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.436    24.304    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.124    24.428 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.292    25.720    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    25.844 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.900    26.744    L_reg/i__carry_i_13__3_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.150    26.894 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.791    27.685    L_reg/i__carry_i_23__3_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.326    28.011 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.668    28.679    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I1_O)        0.152    28.831 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.555    29.386    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    30.095 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.095    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.209    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.522 f  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.090    31.612    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.306    31.918 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.930    32.848    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    32.972 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    33.565    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X45Y62         LUT3 (Prop_lut3_I1_O)        0.124    33.689 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.178    34.866    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X46Y66         LUT6 (Prop_lut6_I3_O)        0.124    34.990 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.461    35.452    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y66         LUT4 (Prop_lut4_I3_O)        0.124    35.576 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.821    38.396    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.947 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.947    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.742ns  (logic 11.163ns (30.383%)  route 25.578ns (69.617%))
  Logic Levels:           32  (CARRY4=9 LUT2=5 LUT3=4 LUT4=1 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X44Y55         FDRE                                         r  L_reg/D_registers_q_reg[6][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[6][11]/Q
                         net (fo=15, routed)          1.765     7.360    L_reg/M_sm_timer[11]
    SLICE_X50Y59         LUT2 (Prop_lut2_I0_O)        0.124     7.484 f  L_reg/L_0f9d3a44_remainder0_carry__0_i_12__1/O
                         net (fo=1, routed)           0.824     8.308    L_reg/L_0f9d3a44_remainder0_carry__0_i_12__1_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.432 r  L_reg/L_0f9d3a44_remainder0_carry__0_i_9__1/O
                         net (fo=17, routed)          1.801    10.234    L_reg/L_0f9d3a44_remainder0_carry__0_i_9__1_n_0
    SLICE_X48Y62         LUT2 (Prop_lut2_I1_O)        0.124    10.358 f  L_reg/L_0f9d3a44_remainder0_carry_i_15__1/O
                         net (fo=1, routed)           0.433    10.791    L_reg/L_0f9d3a44_remainder0_carry_i_15__1_n_0
    SLICE_X48Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.915 r  L_reg/L_0f9d3a44_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.118    12.033    L_reg/L_0f9d3a44_remainder0_carry_i_8__1_n_0
    SLICE_X47Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.157 r  L_reg/L_0f9d3a44_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.480    12.638    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X47Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.023 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.023    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.137 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.137    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.471 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.928    14.398    L_reg/L_0f9d3a44_remainder0_3[9]
    SLICE_X47Y65         LUT5 (Prop_lut5_I1_O)        0.303    14.701 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.872    15.573    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124    15.697 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.852    16.550    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X46Y62         LUT6 (Prop_lut6_I0_O)        0.124    16.674 f  L_reg/i__carry_i_16__4/O
                         net (fo=5, routed)           1.181    17.855    L_reg/i__carry_i_16__4_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I0_O)        0.150    18.005 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.823    18.828    L_reg/i__carry_i_20__4_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.370    19.198 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.252    20.450    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y59         LUT2 (Prop_lut2_I1_O)        0.356    20.806 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.635    21.441    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X45Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.150 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.150    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.264 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.264    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.598 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.967    23.565    L_reg/L_0f9d3a44_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X46Y66         LUT5 (Prop_lut5_I4_O)        0.303    23.868 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.436    24.304    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X46Y65         LUT5 (Prop_lut5_I0_O)        0.124    24.428 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.292    25.720    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.124    25.844 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.900    26.744    L_reg/i__carry_i_13__3_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.150    26.894 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.791    27.685    L_reg/i__carry_i_23__3_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.326    28.011 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.668    28.679    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y64         LUT3 (Prop_lut3_I1_O)        0.152    28.831 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.555    29.386    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[0]
    SLICE_X44Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    30.095 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.095    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.209 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.209    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.522 r  timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           1.090    31.612    timerseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X46Y65         LUT6 (Prop_lut6_I0_O)        0.306    31.918 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.930    32.848    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124    32.972 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    33.565    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.124    33.689 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.572    34.261    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124    34.385 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.989    35.374    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y66         LUT3 (Prop_lut3_I0_O)        0.124    35.498 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.829    38.327    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.881 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.881    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.280ns  (logic 12.117ns (33.397%)  route 24.164ns (66.603%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          1.558     7.152    L_reg/M_sm_pbc[12]
    SLICE_X43Y56         LUT2 (Prop_lut2_I0_O)        0.119     7.271 f  L_reg/L_0f9d3a44_remainder0_carry_i_23__0/O
                         net (fo=2, routed)           0.828     8.099    L_reg/L_0f9d3a44_remainder0_carry_i_23__0_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.332     8.431 f  L_reg/L_0f9d3a44_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.025     9.457    L_reg/L_0f9d3a44_remainder0_carry_i_12__0_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.153     9.610 f  L_reg/L_0f9d3a44_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.638    10.247    L_reg/L_0f9d3a44_remainder0_carry_i_20__0_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.353    10.600 r  L_reg/L_0f9d3a44_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.966    11.566    L_reg/L_0f9d3a44_remainder0_carry_i_10__0_n_0
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.326    11.892 r  L_reg/L_0f9d3a44_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.892    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.405 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.405    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.522 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.522    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.845 f  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.341    14.186    L_reg/L_0f9d3a44_remainder0_1[9]
    SLICE_X40Y58         LUT5 (Prop_lut5_I1_O)        0.306    14.492 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.831    15.324    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.124    15.448 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.698    16.145    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.269 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.022    17.291    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X38Y57         LUT3 (Prop_lut3_I2_O)        0.146    17.437 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.826    18.263    L_reg/i__carry_i_20__2_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.356    18.619 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.903    19.523    L_reg/i__carry_i_11__1_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.348    19.871 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.323    20.194    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.701 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.701    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.815 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.815    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.128 f  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.009    22.137    L_reg/L_0f9d3a44_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.306    22.443 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    22.909    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.033 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.856    23.889    L_reg/i__carry_i_14__0_0
    SLICE_X38Y54         LUT3 (Prop_lut3_I0_O)        0.150    24.039 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.653    24.692    L_reg/i__carry_i_25__1_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.328    25.020 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.142    26.162    L_reg/i__carry_i_14__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124    26.286 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.067    27.353    L_reg/i__carry_i_13__1_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I1_O)        0.152    27.505 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    28.207    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.326    28.533 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.533    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.083 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.083    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.197 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.197    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.311 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.311    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.533 f  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.354    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.299    30.653 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    31.226    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I1_O)        0.124    31.350 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.823    32.174    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    32.298 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.729    33.026    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.124    33.150 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.371    34.521    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.152    34.673 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.991    37.665    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.418 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.418    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.204ns  (logic 11.879ns (32.810%)  route 24.325ns (67.190%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          1.558     7.152    L_reg/M_sm_pbc[12]
    SLICE_X43Y56         LUT2 (Prop_lut2_I0_O)        0.119     7.271 f  L_reg/L_0f9d3a44_remainder0_carry_i_23__0/O
                         net (fo=2, routed)           0.828     8.099    L_reg/L_0f9d3a44_remainder0_carry_i_23__0_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.332     8.431 f  L_reg/L_0f9d3a44_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.025     9.457    L_reg/L_0f9d3a44_remainder0_carry_i_12__0_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.153     9.610 f  L_reg/L_0f9d3a44_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.638    10.247    L_reg/L_0f9d3a44_remainder0_carry_i_20__0_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.353    10.600 r  L_reg/L_0f9d3a44_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.966    11.566    L_reg/L_0f9d3a44_remainder0_carry_i_10__0_n_0
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.326    11.892 r  L_reg/L_0f9d3a44_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.892    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.405 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.405    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.522 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.522    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.845 f  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.341    14.186    L_reg/L_0f9d3a44_remainder0_1[9]
    SLICE_X40Y58         LUT5 (Prop_lut5_I1_O)        0.306    14.492 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.831    15.324    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.124    15.448 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.698    16.145    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.269 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.022    17.291    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X38Y57         LUT3 (Prop_lut3_I2_O)        0.146    17.437 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.826    18.263    L_reg/i__carry_i_20__2_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.356    18.619 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.903    19.523    L_reg/i__carry_i_11__1_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.348    19.871 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.323    20.194    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.701 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.701    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.815 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.815    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.128 f  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.009    22.137    L_reg/L_0f9d3a44_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.306    22.443 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    22.909    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.033 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.856    23.889    L_reg/i__carry_i_14__0_0
    SLICE_X38Y54         LUT3 (Prop_lut3_I0_O)        0.150    24.039 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.653    24.692    L_reg/i__carry_i_25__1_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.328    25.020 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.142    26.162    L_reg/i__carry_i_14__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124    26.286 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.067    27.353    L_reg/i__carry_i_13__1_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I1_O)        0.152    27.505 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    28.207    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.326    28.533 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.533    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.083 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.083    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.197 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.197    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.311 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.311    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.533 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.354    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.299    30.653 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    31.226    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I1_O)        0.124    31.350 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.823    32.174    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    32.298 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.729    33.026    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.124    33.150 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.372    34.522    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.124    34.646 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.152    37.798    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    41.342 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.342    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.185ns  (logic 12.072ns (33.361%)  route 24.113ns (66.639%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=13, routed)          1.558     7.152    L_reg/M_sm_pbc[12]
    SLICE_X43Y56         LUT2 (Prop_lut2_I0_O)        0.119     7.271 f  L_reg/L_0f9d3a44_remainder0_carry_i_23__0/O
                         net (fo=2, routed)           0.828     8.099    L_reg/L_0f9d3a44_remainder0_carry_i_23__0_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.332     8.431 f  L_reg/L_0f9d3a44_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.025     9.457    L_reg/L_0f9d3a44_remainder0_carry_i_12__0_n_0
    SLICE_X43Y59         LUT3 (Prop_lut3_I0_O)        0.153     9.610 f  L_reg/L_0f9d3a44_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.638    10.247    L_reg/L_0f9d3a44_remainder0_carry_i_20__0_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.353    10.600 r  L_reg/L_0f9d3a44_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.966    11.566    L_reg/L_0f9d3a44_remainder0_carry_i_10__0_n_0
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.326    11.892 r  L_reg/L_0f9d3a44_remainder0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.892    bseg_driver/decimal_renderer/i__carry_i_6__3_0[0]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.405 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.405    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.522 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.522    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__0_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.845 f  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.341    14.186    L_reg/L_0f9d3a44_remainder0_1[9]
    SLICE_X40Y58         LUT5 (Prop_lut5_I1_O)        0.306    14.492 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.831    15.324    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.124    15.448 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.698    16.145    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    16.269 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.022    17.291    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X38Y57         LUT3 (Prop_lut3_I2_O)        0.146    17.437 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.826    18.263    L_reg/i__carry_i_20__2_n_0
    SLICE_X38Y58         LUT3 (Prop_lut3_I1_O)        0.356    18.619 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.903    19.523    L_reg/i__carry_i_11__1_n_0
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.348    19.871 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.323    20.194    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.701 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.701    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.815 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.815    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.128 f  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.009    22.137    L_reg/L_0f9d3a44_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.306    22.443 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.466    22.909    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X38Y56         LUT5 (Prop_lut5_I0_O)        0.124    23.033 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.856    23.889    L_reg/i__carry_i_14__0_0
    SLICE_X38Y54         LUT3 (Prop_lut3_I0_O)        0.150    24.039 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.653    24.692    L_reg/i__carry_i_25__1_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.328    25.020 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.142    26.162    L_reg/i__carry_i_14__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124    26.286 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.067    27.353    L_reg/i__carry_i_13__1_n_0
    SLICE_X36Y54         LUT3 (Prop_lut3_I1_O)        0.152    27.505 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.702    28.207    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.326    28.533 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.533    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.083 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.083    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.197 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.197    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.311 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.311    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.533 r  bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    30.354    bseg_driver/decimal_renderer/L_0f9d3a44_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.299    30.653 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    31.226    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I1_O)        0.124    31.350 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.823    32.174    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y54         LUT6 (Prop_lut6_I2_O)        0.124    32.298 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.729    33.026    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I5_O)        0.124    33.150 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.372    34.522    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y51         LUT4 (Prop_lut4_I1_O)        0.152    34.674 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.940    37.614    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    41.323 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.323    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.371ns (79.854%)  route 0.346ns (20.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.346     2.024    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.254 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.254    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.725ns  (logic 1.376ns (79.750%)  route 0.349ns (20.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.349     2.027    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.262 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.262    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.411ns (80.172%)  route 0.349ns (19.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.014    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.283     3.297 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.297    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.413ns (77.334%)  route 0.414ns (22.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.414     2.079    io_led_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.285     3.364 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.364    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.350ns (72.336%)  route 0.516ns (27.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    display/clk_IBUF_BUFG
    SLICE_X58Y42         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y42         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.516     2.194    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.402 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.402    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1696368159[2].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.408ns (70.770%)  route 0.582ns (29.230%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.591     1.535    forLoop_idx_0_1696368159[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_1696368159[2].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1696368159[2].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.130     1.806    forLoop_idx_0_1696368159[2].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X63Y61         LUT6 (Prop_lut6_I1_O)        0.045     1.851 r  forLoop_idx_0_1696368159[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=30, routed)          0.452     2.302    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.525 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.525    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.383ns (62.974%)  route 0.813ns (37.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.566     1.510    display/clk_IBUF_BUFG
    SLICE_X55Y43         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.813     2.464    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.706 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.706    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1696368159[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.413ns (64.879%)  route 0.765ns (35.121%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.588     1.532    forLoop_idx_0_1696368159[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  forLoop_idx_0_1696368159[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_1696368159[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.119     1.792    forLoop_idx_0_1696368159[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X58Y63         LUT6 (Prop_lut6_I2_O)        0.045     1.837 r  forLoop_idx_0_1696368159[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=26, routed)          0.646     2.482    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.709 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.709    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.373ns (62.113%)  route 0.837ns (37.887%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X55Y42         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.837     2.487    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.719 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.719    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1696368159[3].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.409ns (62.051%)  route 0.862ns (37.949%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.590     1.534    forLoop_idx_0_1696368159[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y62         FDRE                                         r  forLoop_idx_0_1696368159[3].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_1696368159[3].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.133     1.808    forLoop_idx_0_1696368159[3].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X62Y63         LUT6 (Prop_lut6_I3_O)        0.045     1.853 r  forLoop_idx_0_1696368159[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=25, routed)          0.729     2.582    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.805 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.805    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1696368159[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.149ns  (logic 1.642ns (26.695%)  route 4.508ns (73.305%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           4.016     5.503    forLoop_idx_0_1696368159[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.154     5.657 r  forLoop_idx_0_1696368159[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__2/O
                         net (fo=1, routed)           0.492     6.149    forLoop_idx_0_1696368159[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y63         SRL16E                                       r  forLoop_idx_0_1696368159[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.503     4.907    forLoop_idx_0_1696368159[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y63         SRL16E                                       r  forLoop_idx_0_1696368159[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1696368159[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.952ns  (logic 1.642ns (27.583%)  route 4.310ns (72.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.837     5.327    forLoop_idx_0_1696368159[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.152     5.479 r  forLoop_idx_0_1696368159[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__1/O
                         net (fo=1, routed)           0.473     5.952    forLoop_idx_0_1696368159[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y63         SRL16E                                       r  forLoop_idx_0_1696368159[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.503     4.907    forLoop_idx_0_1696368159[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y63         SRL16E                                       r  forLoop_idx_0_1696368159[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1696368159[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.867ns  (logic 1.626ns (27.720%)  route 4.240ns (72.280%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.608     5.110    forLoop_idx_0_1696368159[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y60         LUT1 (Prop_lut1_I0_O)        0.124     5.234 r  forLoop_idx_0_1696368159[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1/O
                         net (fo=1, routed)           0.633     5.867    forLoop_idx_0_1696368159[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X56Y63         SRL16E                                       r  forLoop_idx_0_1696368159[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.438     4.842    forLoop_idx_0_1696368159[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y63         SRL16E                                       r  forLoop_idx_0_1696368159[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1696368159[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.732ns  (logic 1.624ns (28.328%)  route 4.109ns (71.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.611     5.111    forLoop_idx_0_1696368159[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y63         LUT1 (Prop_lut1_I0_O)        0.124     5.235 r  forLoop_idx_0_1696368159[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__0/O
                         net (fo=1, routed)           0.497     5.732    forLoop_idx_0_1696368159[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y63         SRL16E                                       r  forLoop_idx_0_1696368159[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.438     4.842    forLoop_idx_0_1696368159[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y63         SRL16E                                       r  forLoop_idx_0_1696368159[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.843ns  (logic 1.620ns (33.442%)  route 3.223ns (66.558%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.259    reset_cond/butt_reset_IBUF
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.383 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.460     4.843    reset_cond/M_reset_cond_in
    SLICE_X54Y51         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.443     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.263ns  (logic 1.620ns (37.990%)  route 2.643ns (62.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.259    reset_cond/butt_reset_IBUF
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.383 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.880     4.263    reset_cond/M_reset_cond_in
    SLICE_X57Y53         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.443     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y53         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.263ns  (logic 1.620ns (37.990%)  route 2.643ns (62.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.259    reset_cond/butt_reset_IBUF
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.383 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.880     4.263    reset_cond/M_reset_cond_in
    SLICE_X57Y53         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.443     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y53         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.263ns  (logic 1.620ns (37.990%)  route 2.643ns (62.010%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.764     3.259    reset_cond/butt_reset_IBUF
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.383 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.880     4.263    reset_cond/M_reset_cond_in
    SLICE_X57Y53         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.443     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y53         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.837ns  (logic 1.617ns (42.151%)  route 2.220ns (57.849%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.841     3.335    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X61Y69         LUT1 (Prop_lut1_I0_O)        0.124     3.459 r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2_i_1__5/O
                         net (fo=1, routed)           0.378     3.837    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y69         SRL16E                                       r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.497     4.901    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y69         SRL16E                                       r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1450054924[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.588ns  (logic 1.592ns (44.371%)  route 1.996ns (55.629%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.264     2.732    forLoop_idx_0_1450054924[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.124     2.856 r  forLoop_idx_0_1450054924[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2_i_1__3/O
                         net (fo=1, routed)           0.732     3.588    forLoop_idx_0_1450054924[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X56Y63         SRL16E                                       r  forLoop_idx_0_1450054924[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.438     4.842    forLoop_idx_0_1450054924[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X56Y63         SRL16E                                       r  forLoop_idx_0_1450054924[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1450054924[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.275ns (26.056%)  route 0.780ns (73.944%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.513     0.743    forLoop_idx_0_1450054924[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.788 r  forLoop_idx_0_1450054924[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2_i_1__4/O
                         net (fo=1, routed)           0.267     1.055    forLoop_idx_0_1450054924[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X56Y63         SRL16E                                       r  forLoop_idx_0_1450054924[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.829     2.019    forLoop_idx_0_1450054924[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X56Y63         SRL16E                                       r  forLoop_idx_0_1450054924[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1450054924[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.281ns (26.260%)  route 0.789ns (73.740%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.473     0.709    forLoop_idx_0_1450054924[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.754 r  forLoop_idx_0_1450054924[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2_i_1__3/O
                         net (fo=1, routed)           0.316     1.070    forLoop_idx_0_1450054924[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X56Y63         SRL16E                                       r  forLoop_idx_0_1450054924[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.829     2.019    forLoop_idx_0_1450054924[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X56Y63         SRL16E                                       r  forLoop_idx_0_1450054924[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.167ns  (logic 0.306ns (26.233%)  route 0.861ns (73.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.745     1.006    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X61Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.051 r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2_i_1__5/O
                         net (fo=1, routed)           0.115     1.167    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y69         SRL16E                                       r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.851     2.041    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y69         SRL16E                                       r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.308ns (22.163%)  route 1.082ns (77.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.686     0.949    reset_cond/butt_reset_IBUF
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.994 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.397     1.391    reset_cond/M_reset_cond_in
    SLICE_X57Y53         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y53         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.308ns (22.163%)  route 1.082ns (77.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.686     0.949    reset_cond/butt_reset_IBUF
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.994 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.397     1.391    reset_cond/M_reset_cond_in
    SLICE_X57Y53         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y53         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.308ns (22.163%)  route 1.082ns (77.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.686     0.949    reset_cond/butt_reset_IBUF
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.994 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.397     1.391    reset_cond/M_reset_cond_in
    SLICE_X57Y53         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X57Y53         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.609ns  (logic 0.308ns (19.151%)  route 1.301ns (80.849%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.686     0.949    reset_cond/butt_reset_IBUF
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.994 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.616     1.609    reset_cond/M_reset_cond_in
    SLICE_X54Y51         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y51         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1696368159[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.110ns  (logic 0.313ns (14.812%)  route 1.798ns (85.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.626     1.894    forLoop_idx_0_1696368159[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.939 r  forLoop_idx_0_1696368159[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__0/O
                         net (fo=1, routed)           0.171     2.110    forLoop_idx_0_1696368159[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y63         SRL16E                                       r  forLoop_idx_0_1696368159[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.829     2.019    forLoop_idx_0_1696368159[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y63         SRL16E                                       r  forLoop_idx_0_1696368159[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1696368159[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.156ns  (logic 0.315ns (14.602%)  route 1.841ns (85.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.613     1.883    forLoop_idx_0_1696368159[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.928 r  forLoop_idx_0_1696368159[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1/O
                         net (fo=1, routed)           0.229     2.156    forLoop_idx_0_1696368159[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X56Y63         SRL16E                                       r  forLoop_idx_0_1696368159[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.829     2.019    forLoop_idx_0_1696368159[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y63         SRL16E                                       r  forLoop_idx_0_1696368159[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1696368159[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.224ns  (logic 0.300ns (13.512%)  route 1.923ns (86.488%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.759     2.016    forLoop_idx_0_1696368159[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y63         LUT1 (Prop_lut1_I0_O)        0.043     2.059 r  forLoop_idx_0_1696368159[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__1/O
                         net (fo=1, routed)           0.164     2.224    forLoop_idx_0_1696368159[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y63         SRL16E                                       r  forLoop_idx_0_1696368159[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.856     2.046    forLoop_idx_0_1696368159[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y63         SRL16E                                       r  forLoop_idx_0_1696368159[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK





