
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003537                       # Number of seconds simulated
sim_ticks                                  3537056133                       # Number of ticks simulated
final_tick                               533101436070                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143123                       # Simulator instruction rate (inst/s)
host_op_rate                                   185354                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 127826                       # Simulator tick rate (ticks/s)
host_mem_usage                               16943880                       # Number of bytes of host memory used
host_seconds                                 27670.84                       # Real time elapsed on the host
sim_insts                                  3960320062                       # Number of instructions simulated
sim_ops                                    5128889048                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       105344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       118400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       143872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        45824                       # Number of bytes read from this memory
system.physmem.bytes_read::total               419968                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       302080                       # Number of bytes written to this memory
system.physmem.bytes_written::total            302080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          823                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          925                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1124                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          358                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3281                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2360                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2360                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       361883                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29782960                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       506636                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33474165                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       470448                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     40675634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       506636                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12955406                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               118733767                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       361883                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       506636                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       470448                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       506636                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1845603                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          85404356                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               85404356                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          85404356                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       361883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29782960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       506636                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33474165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       470448                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     40675634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       506636                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12955406                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              204138123                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8482150                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108533                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551578                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202625                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1254685                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1200797                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          313965                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8856                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3198792                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17061579                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108533                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1514762                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660755                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083383                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        658049                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1563132                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8395280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.497703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4734525     56.40%     56.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366136      4.36%     60.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318351      3.79%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342121      4.08%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          299797      3.57%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154259      1.84%     74.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          100999      1.20%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269494      3.21%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1809598     21.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8395280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366479                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.011469                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3367364                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       614840                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3480269                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55948                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876850                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507341                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1117                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20230245                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6265                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876850                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3536131                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         267766                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        72194                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3364094                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       278237                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19536990                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          533                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        174307                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76730                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27131414                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91073753                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91073753                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10324427                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3330                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1733                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           741680                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937710                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007394                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26182                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       216683                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18412731                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3328                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14779600                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28929                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6137087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18720797                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          132                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8395280                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760465                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.918019                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2988572     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1807134     21.53%     57.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1144624     13.63%     70.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       758146      9.03%     79.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       772531      9.20%     88.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       438538      5.22%     94.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       341143      4.06%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        77628      0.92%     99.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66964      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8395280                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108412     68.44%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         22132     13.97%     82.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27853     17.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12140189     82.14%     82.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200796      1.36%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578939     10.68%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       858079      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14779600                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.742436                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             158402                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010718                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38141809                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24553275                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14361690                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14938002                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26356                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       708507                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227494                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876850                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         194251                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16842                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18416059                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30207                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937710                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007394                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1730                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12144                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          913                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121868                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115297                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237165                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14518219                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485205                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       261379                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2316389                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057419                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            831184                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.711620                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14376233                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14361690                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9359478                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26127968                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693166                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358217                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6177039                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204773                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7518430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.178441                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2995678     39.84%     39.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041953     27.16%     67.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838261     11.15%     78.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427927      5.69%     83.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       363974      4.84%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       176230      2.34%     91.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       197377      2.63%     93.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100477      1.34%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       376553      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7518430                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       376553                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25558243                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37710566                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3865                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  86870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848215                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848215                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178946                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178946                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65561323                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19681716                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18991986                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8482150                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3125288                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2728131                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199997                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1560286                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1492513                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226446                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6434                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3663719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17369107                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3125288                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1718959                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3581997                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         980372                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        386952                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1805921                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        79664                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8411936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.381735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.178888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4829939     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179494      2.13%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          327503      3.89%     63.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          308352      3.67%     67.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          494984      5.88%     72.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          512010      6.09%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          123728      1.47%     80.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94313      1.12%     81.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1541613     18.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8411936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368455                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.047725                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3780912                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       374489                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3463940                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14143                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        778451                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       344712                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          801                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19456091                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1533                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        778451                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3942998                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         112311                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45328                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3313764                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       219083                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18930630                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76293                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        85685                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25186741                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86210030                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86210030                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16325922                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8860775                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2245                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1100                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           595593                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2880559                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       637566                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10723                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       212457                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17909300                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15079325                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20531                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5417720                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14919758                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8411936                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.792611                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.842995                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2900537     34.48%     34.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1574867     18.72%     53.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1365934     16.24%     69.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       841867     10.01%     79.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       877942     10.44%     89.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       515848      6.13%     96.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230945      2.75%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61657      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42339      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8411936                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60217     66.56%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19096     21.11%     87.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11152     12.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11848743     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120380      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2566913     17.02%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       542187      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15079325                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.777772                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90465                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005999                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38681581                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23329272                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14589833                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15169790                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37731                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       831550                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       155545                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        778451                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          54919                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5675                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17911504                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22097                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2880559                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       637566                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1100                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3369                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           25                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106699                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117805                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224504                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14798261                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2466057                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       281063                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2994837                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2234329                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            528780                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.744636                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14606214                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14589833                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8971662                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21996883                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.720063                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407861                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10924880                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12436694                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5474868                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200310                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7633485                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629229                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.317221                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3481304     45.61%     45.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1638345     21.46%     67.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       906985     11.88%     78.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       311213      4.08%     83.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298172      3.91%     86.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124453      1.63%     88.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       326487      4.28%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95343      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       451183      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7633485                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10924880                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12436694                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2531021                       # Number of memory references committed
system.switch_cpus1.commit.loads              2049000                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1943982                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10864609                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170143                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       451183                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25093864                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36602291                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2728                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  70214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10924880                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12436694                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10924880                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.776407                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.776407                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.287985                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.287985                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68399223                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19156435                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20000532                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8482150                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3081905                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2504952                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       212150                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1277203                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1197114                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          324317                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9098                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3091888                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17088645                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3081905                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1521431                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3755200                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1134525                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        614439                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1513493                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        90482                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8379281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.519847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.308744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4624081     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          329573      3.93%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          265529      3.17%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          646387      7.71%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          174685      2.08%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          225613      2.69%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          163979      1.96%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           91438      1.09%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1857996     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8379281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363340                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.014660                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3235749                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       596267                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3609486                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24613                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        913157                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       526013                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4626                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20420005                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10700                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        913157                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3473386                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         130651                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       117288                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3390981                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       353810                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19695896                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2847                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        145928                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       110310                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          340                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27573391                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91946154                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91946154                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16843605                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10729786                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4067                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2300                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           972231                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1837909                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       935710                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14825                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       235177                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18612244                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3917                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14768491                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30070                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6466535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19734392                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          653                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8379281                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.762501                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.891679                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2916396     34.80%     34.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1818257     21.70%     56.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1145880     13.68%     70.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       875321     10.45%     80.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       762411      9.10%     89.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       389065      4.64%     94.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       337786      4.03%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62494      0.75%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        71671      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8379281                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          87056     70.97%     70.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17702     14.43%     85.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17900     14.59%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12300174     83.29%     83.29% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       209615      1.42%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1631      0.01%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1467000      9.93%     94.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       790071      5.35%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14768491                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.741126                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             122660                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008306                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38068993                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25082767                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14385344                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14891151                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        54677                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       729440                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          279                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       242443                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        913157                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          56184                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8293                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18616163                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        40889                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1837909                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       935710                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2285                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7383                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125756                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119998                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       245754                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14527692                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1374899                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       240799                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2142377                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2048356                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            767478                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.712737                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14395051                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14385344                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9368675                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26466147                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.695955                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.353987                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9867291                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12118038                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6498216                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       212173                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7466124                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.623069                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.140705                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2902274     38.87%     38.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2071457     27.74%     66.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       843740     11.30%     77.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       472907      6.33%     84.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       384741      5.15%     89.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       155339      2.08%     91.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       183683      2.46%     93.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        93241      1.25%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       358742      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7466124                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9867291                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12118038                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1801736                       # Number of memory references committed
system.switch_cpus2.commit.loads              1108469                       # Number of loads committed
system.switch_cpus2.commit.membars               1632                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1741007                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10918907                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246711                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       358742                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25723636                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38146279                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 102869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9867291                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12118038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9867291                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.859623                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.859623                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.163301                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.163301                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65353464                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19879495                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18849278                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3264                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8482150                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3142795                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2563761                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       211596                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1331484                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1226508                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          338425                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9547                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3144294                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17270133                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3142795                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1564933                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3835305                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1121866                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        517469                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1552199                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       102522                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8404777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.547972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.296684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4569472     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          252914      3.01%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          474227      5.64%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          470541      5.60%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          292509      3.48%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          232335      2.76%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          147600      1.76%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          136597      1.63%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1828582     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8404777                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.370519                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.036056                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3281113                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       511155                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3682484                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22550                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        907468                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       529510                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20718617                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        907468                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3521095                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         100855                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        84627                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3460533                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       330193                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19965940                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        136706                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       101764                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28029214                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93145366                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93145366                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17286677                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10742498                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3530                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1704                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           925381                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1853100                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       940990                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11770                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       378589                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18817355                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3408                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14964035                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29080                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6394772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19582485                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      8404777                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.780420                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893308                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2875017     34.21%     34.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1811779     21.56%     55.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1237242     14.72%     70.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       790101      9.40%     79.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       825710      9.82%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       403688      4.80%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       315774      3.76%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        72183      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73283      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8404777                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          93177     72.41%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         18211     14.15%     86.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17299     13.44%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12519467     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       200969      1.34%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1703      0.01%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1447728      9.67%     94.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       794168      5.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14964035                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.764179                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             128687                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008600                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38490613                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25215571                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14622986                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15092722                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47041                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       725786                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          195                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       226772                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        907468                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          53039                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9214                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18820766                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37890                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1853100                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       940990                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1704                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7201                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       131534                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118504                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       250038                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14766363                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1381939                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       197671                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2158190                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2092603                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            776251                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.740875                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14627780                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14622986                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9321888                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26751205                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.723972                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348466                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10068648                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12397824                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6422983                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213931                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7497309                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.653637                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146633                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2842573     37.91%     37.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2100666     28.02%     65.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       873084     11.65%     77.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       434002      5.79%     83.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       435593      5.81%     89.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       176688      2.36%     91.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       179716      2.40%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        95020      1.27%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       359967      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7497309                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10068648                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12397824                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1841532                       # Number of memory references committed
system.switch_cpus3.commit.loads              1127314                       # Number of loads committed
system.switch_cpus3.commit.membars               1704                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1789485                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11169561                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       255717                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       359967                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25958149                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38549704                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  77373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10068648                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12397824                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10068648                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.842432                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.842432                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.187040                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.187040                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66335091                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20313114                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19029677                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3408                       # number of misc regfile writes
system.l2.replacements                           3281                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          2043078                       # Total number of references to valid blocks.
system.l2.sampled_refs                         134353                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.206791                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         39825.748525                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.969764                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    438.044660                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.945959                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    497.749100                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.967706                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    591.412160                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.977154                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    185.600973                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          26766.563448                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            117.548148                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          19890.398728                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          27072.742303                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          15633.331373                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.303846                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.003342                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.003798                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.004512                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001416                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.204213                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000897                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.151752                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.206549                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.119273                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8992                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4446                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         6124                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3651                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   23214                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7284                       # number of Writeback hits
system.l2.Writeback_hits::total                  7284                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8992                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4446                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         6124                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3651                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23214                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8992                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4446                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         6124                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3651                       # number of overall hits
system.l2.overall_hits::total                   23214                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          823                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          925                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1124                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          358                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3281                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          823                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          925                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1124                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          358                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3281                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          823                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          925                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1124                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          358                       # number of overall misses
system.l2.overall_misses::total                  3281                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       422801                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     37268935                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       766339                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     42706935                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       637453                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     50652973                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       596747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     16876205                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       149928388                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       422801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     37268935                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       766339                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     42706935                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       637453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     50652973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       596747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     16876205                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        149928388                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       422801                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     37268935                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       766339                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     42706935                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       637453                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     50652973                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       596747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     16876205                       # number of overall miss cycles
system.l2.overall_miss_latency::total       149928388                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9815                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5371                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7248                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4009                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               26495                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7284                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7284                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9815                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5371                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7248                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4009                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26495                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9815                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5371                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7248                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4009                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26495                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.083851                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.172221                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.155077                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.089299                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.123835                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.083851                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.172221                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.155077                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.089299                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123835                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.083851                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.172221                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.155077                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.089299                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123835                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42280.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45284.246659                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 54738.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46169.659459                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 49034.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45064.922598                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42624.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 47140.237430                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45695.942700                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42280.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45284.246659                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 54738.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46169.659459                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 49034.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45064.922598                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42624.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 47140.237430                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45695.942700                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42280.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45284.246659                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 54738.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46169.659459                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 49034.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45064.922598                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42624.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 47140.237430                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45695.942700                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2360                       # number of writebacks
system.l2.writebacks::total                      2360                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          823                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          925                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1124                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          358                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3281                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          823                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3281                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3281                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       365073                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     32512594                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       684784                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     37322671                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       561971                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     44144031                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       515855                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     14812035                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    130919014                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       365073                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     32512594                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       684784                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     37322671                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       561971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     44144031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       515855                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     14812035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    130919014                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       365073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     32512594                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       684784                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     37322671                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       561971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     44144031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       515855                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     14812035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    130919014                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.083851                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.172221                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.155077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.089299                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.123835                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.083851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.172221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.155077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.089299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123835                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.083851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.172221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.155077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.089299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123835                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36507.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39504.974484                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48913.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40348.833514                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43228.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39274.048932                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 36846.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 41374.399441                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39902.168241                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36507.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39504.974484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 48913.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40348.833514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 43228.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39274.048932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 36846.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 41374.399441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39902.168241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36507.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39504.974484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 48913.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40348.833514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 43228.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39274.048932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 36846.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 41374.399441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39902.168241                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.969748                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001570783                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821037.787273                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.969748                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015977                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881362                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1563122                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1563122                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1563122                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1563122                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1563122                       # number of overall hits
system.cpu0.icache.overall_hits::total        1563122                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       474612                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       474612                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       474612                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       474612                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       474612                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       474612                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1563132                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1563132                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1563132                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1563132                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1563132                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1563132                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000006                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000006                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47461.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47461.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47461.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47461.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47461.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47461.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       437912                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       437912                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       437912                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       437912                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       437912                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       437912                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43791.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43791.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43791.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43791.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43791.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43791.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9815                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469007                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10071                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17323.901003                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.953964                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.046036                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898258                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101742                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167245                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167245                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1655                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1655                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943932                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943932                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943932                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943932                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37938                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37938                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37943                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37943                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37943                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37943                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    994352158                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    994352158                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       106516                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       106516                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    994458674                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    994458674                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    994458674                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    994458674                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205183                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205183                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981875                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981875                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981875                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981875                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031479                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031479                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019145                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019145                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019145                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019145                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26209.925615                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26209.925615                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 21303.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 21303.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26209.279024                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26209.279024                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26209.279024                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26209.279024                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1878                       # number of writebacks
system.cpu0.dcache.writebacks::total             1878                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28123                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28123                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28128                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28128                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28128                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28128                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9815                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9815                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9815                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9815                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9815                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9815                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    134762803                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    134762803                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    134762803                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    134762803                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    134762803                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    134762803                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008144                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008144                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004952                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004952                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004952                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004952                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13730.290678                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13730.290678                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13730.290678                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13730.290678                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13730.290678                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13730.290678                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.944057                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913271894                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685003.494465                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.944057                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023949                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868500                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1805904                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1805904                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1805904                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1805904                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1805904                       # number of overall hits
system.cpu1.icache.overall_hits::total        1805904                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       886310                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       886310                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       886310                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       886310                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       886310                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       886310                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1805921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1805921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1805921                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1805921                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1805921                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1805921                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52135.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52135.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52135.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52135.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52135.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52135.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       810363                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       810363                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       810363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       810363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       810363                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       810363                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54024.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54024.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 54024.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54024.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 54024.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54024.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5371                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207686676                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5627                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36908.952550                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.354441                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.645559                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.778728                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.221272                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2235453                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2235453                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479819                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479819                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1100                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1100                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2715272                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2715272                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2715272                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2715272                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14895                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14895                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14895                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14895                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14895                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14895                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    470261237                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    470261237                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    470261237                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    470261237                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    470261237                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    470261237                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2250348                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2250348                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479819                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479819                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2730167                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2730167                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2730167                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2730167                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006619                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006619                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005456                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005456                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005456                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005456                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31571.751393                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31571.751393                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 31571.751393                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31571.751393                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 31571.751393                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31571.751393                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1802                       # number of writebacks
system.cpu1.dcache.writebacks::total             1802                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9524                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9524                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9524                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9524                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9524                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9524                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5371                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5371                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5371                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5371                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5371                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5371                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     81857815                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     81857815                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     81857815                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     81857815                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     81857815                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     81857815                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002387                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002387                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001967                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001967                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15240.702849                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15240.702849                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15240.702849                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15240.702849                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15240.702849                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15240.702849                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.967684                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006594231                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029423.852823                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.967684                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020782                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1513476                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1513476                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1513476                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1513476                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1513476                       # number of overall hits
system.cpu2.icache.overall_hits::total        1513476                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       863528                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       863528                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       863528                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       863528                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       863528                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       863528                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1513493                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1513493                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1513493                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1513493                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1513493                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1513493                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50795.764706                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50795.764706                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50795.764706                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50795.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50795.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50795.764706                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       652348                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       652348                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       652348                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       652348                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       652348                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       652348                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50180.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50180.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50180.615385                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50180.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50180.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50180.615385                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7248                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165472530                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7504                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              22051.243337                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   224.981764                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    31.018236                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.878835                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.121165                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1045147                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1045147                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       690004                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        690004                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2187                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2187                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1632                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1632                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1735151                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1735151                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1735151                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1735151                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        15660                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        15660                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15660                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15660                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15660                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15660                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    441106034                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    441106034                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    441106034                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    441106034                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    441106034                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    441106034                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1060807                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1060807                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       690004                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       690004                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1632                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1632                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1750811                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1750811                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1750811                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1750811                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014762                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014762                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008944                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008944                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008944                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008944                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28167.690549                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28167.690549                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28167.690549                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28167.690549                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28167.690549                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28167.690549                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2604                       # number of writebacks
system.cpu2.dcache.writebacks::total             2604                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8412                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8412                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8412                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8412                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8412                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8412                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7248                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7248                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7248                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7248                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7248                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7248                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    111395126                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    111395126                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    111395126                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    111395126                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    111395126                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    111395126                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006833                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006833                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004140                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004140                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004140                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004140                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15369.084713                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15369.084713                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15369.084713                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15369.084713                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15369.084713                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15369.084713                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.977124                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004512056                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2169572.475162                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.977124                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022399                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1552182                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1552182                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1552182                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1552182                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1552182                       # number of overall hits
system.cpu3.icache.overall_hits::total        1552182                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       787721                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       787721                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       787721                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       787721                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       787721                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       787721                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1552199                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1552199                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1552199                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1552199                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1552199                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1552199                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 46336.529412                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46336.529412                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 46336.529412                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46336.529412                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 46336.529412                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46336.529412                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       634757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       634757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       634757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       634757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       634757                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       634757                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 45339.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45339.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 45339.785714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45339.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 45339.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45339.785714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4009                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153868184                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4265                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36076.948183                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   220.892986                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    35.107014                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.862863                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.137137                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1054138                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1054138                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       710874                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        710874                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1704                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1704                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1704                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1704                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1765012                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1765012                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1765012                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1765012                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        10527                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        10527                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        10527                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         10527                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        10527                       # number of overall misses
system.cpu3.dcache.overall_misses::total        10527                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    298597763                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    298597763                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    298597763                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    298597763                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    298597763                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    298597763                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1064665                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1064665                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       710874                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       710874                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1704                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1704                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1775539                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1775539                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1775539                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1775539                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009888                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009888                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005929                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005929                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005929                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005929                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28364.943764                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28364.943764                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 28364.943764                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28364.943764                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 28364.943764                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28364.943764                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1000                       # number of writebacks
system.cpu3.dcache.writebacks::total             1000                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6518                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6518                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         6518                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6518                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         6518                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6518                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4009                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4009                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4009                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4009                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4009                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4009                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     47058042                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     47058042                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     47058042                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     47058042                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     47058042                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     47058042                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003766                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003766                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002258                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002258                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002258                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002258                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 11738.099776                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11738.099776                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 11738.099776                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11738.099776                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 11738.099776                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11738.099776                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
