//  Precision RTL Synthesis 64-bit 2017.2.0.12 (Production Release) Mon Jan  1 23:50:57 PST 2018
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2018, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 10 waly@EGC-WALY-LT  10.0.16299 x64
//  
//  Start time Thu May 07 12:44:16 2020

***************************************************************
Device Utilization for xazu3eg-sfva625
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               26      180      14.44%
Global Buffers                    0       196       0.00%
LUTs                              0       70560     0.00%
CLB Slices                        0       8820      0.00%
Dffs or Latches                   0       141120    0.00%
Block RAMs                        0       216       0.00%
Ultra RAMs                        0       0         0.00%
DSP48E2s                          0       360       0.00%
---------------------------------------------------------------

*******************************************************

Library: git_uart_gui    Cell: uart_top    View: struct

*******************************************************

  Cell               Library  References     Total Area

 IBUF                xazuplus        16 x
 OBUF                xazuplus        10 x
 address_decode      git_uart_gui     1 x      1      1 address_decode
 clock_divider       git_uart_gui     1 x      1      1 clock_divider
 cpu_interface       git_uart_gui     1 x      1      1 cpu_interface
 serial_interface    git_uart_gui     1 x      1      1 serial_interface

 Number of ports :                           26
 Number of nets :                            79
 Number of instances :                       30
 Number of references to this view :          0

Total accumulated area : 
 Black Box address_decode :                   1
 Black Box clock_divider :                    1
 Black Box cpu_interface :                    1
 Number of gates :                            0
 Black Box serial_interface :                 1
 Number of accumulated instances :           30


*****************************
 IO Register Mapping Report
*****************************
Design: git_uart_gui.uart_top.struct

+--------------+-----------+----------+----------+----------+
| Port         | Direction |   INFF   |  OUTFF   |  TRIFF   |
+--------------+-----------+----------+----------+----------+
| addr(2)      | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| addr(1)      | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| addr(0)      | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| clk          | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| cs           | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| datin(7)     | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| datin(6)     | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| datin(5)     | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| datin(4)     | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| datin(3)     | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| datin(2)     | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| datin(1)     | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| datin(0)     | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| nrw          | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| rst          | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| sin          | Input     |          |          |          |
+--------------+-----------+----------+----------+----------+
| datout(7)    | Output    |          |          |          |
+--------------+-----------+----------+----------+----------+
| datout(6)    | Output    |          |          |          |
+--------------+-----------+----------+----------+----------+
| datout(5)    | Output    |          |          |          |
+--------------+-----------+----------+----------+----------+
| datout(4)    | Output    |          |          |          |
+--------------+-----------+----------+----------+----------+
| datout(3)    | Output    |          |          |          |
+--------------+-----------+----------+----------+----------+
| datout(2)    | Output    |          |          |          |
+--------------+-----------+----------+----------+----------+
| datout(1)    | Output    |          |          |          |
+--------------+-----------+----------+----------+----------+
| datout(0)    | Output    |          |          |          |
+--------------+-----------+----------+----------+----------+
| int          | Output    |          |          |          |
+--------------+-----------+----------+----------+----------+
| sout         | Output    |          |          |          |
+--------------+-----------+----------+----------+----------+
Total registers mapped: 0
