{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709749145324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709749145330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 02:19:05 2024 " "Processing started: Thu Mar 07 02:19:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709749145330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709749145330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CORDIC -c CORDIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off CORDIC -c CORDIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709749145330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709749145709 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709749145709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_1.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "testbench_1.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/testbench_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709749153320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709749153320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORDIC " "Found entity 1: CORDIC" {  } { { "CORDIC.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/CORDIC.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709749153324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709749153324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datab testbench_1.v(20) " "Verilog HDL Implicit Net warning at testbench_1.v(20): created implicit net for \"datab\"" {  } { { "testbench_1.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/testbench_1.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709749153324 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "datab testbench_1.v(55) " "Verilog HDL Procedural Assignment error at testbench_1.v(55): object \"datab\" on left-hand side of assignment must have a variable data type" {  } { { "testbench_1.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/testbench_1.v" 55 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1709749153328 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "datab testbench_1.v(58) " "Verilog HDL Procedural Assignment error at testbench_1.v(58): object \"datab\" on left-hand side of assignment must have a variable data type" {  } { { "testbench_1.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/testbench_1.v" 58 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1709749153328 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "datab testbench_1.v(63) " "Verilog HDL Procedural Assignment error at testbench_1.v(63): object \"datab\" on left-hand side of assignment must have a variable data type" {  } { { "testbench_1.v" "" { Text "C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/testbench_1.v" 63 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1709749153328 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709749153394 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 07 02:19:13 2024 " "Processing ended: Thu Mar 07 02:19:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709749153394 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709749153394 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709749153394 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709749153394 ""}
