// Seed: 1649822493
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input wire id_2,
    output tri id_3,
    input wire id_4,
    output tri id_5,
    input tri id_6,
    input tri1 id_7,
    output tri1 id_8
    , id_11,
    output tri0 id_9
);
  initial id_3 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input wor id_4,
    output wor id_5,
    input wire id_6,
    input tri1 id_7,
    input supply1 id_8
);
  wire id_10 = id_10;
  module_0(
      id_6, id_5, id_4, id_1, id_4, id_5, id_6, id_4, id_1, id_1
  );
endmodule
