#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 17 15:40:42 2022
# Process ID: 8756
# Current directory: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/synth_2
# Command line: vivado.exe -log OV7670_Image_pro_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source OV7670_Image_pro_Top.tcl
# Log file: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/synth_2/OV7670_Image_pro_Top.vds
# Journal file: C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source OV7670_Image_pro_Top.tcl -notrace
Command: synth_design -top OV7670_Image_pro_Top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 394.016 ; gain = 101.230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OV7670_Image_pro_Top' [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670_Image_pro_Top.v:23]
	Parameter x_start bound to: 10'b0000111100 
	Parameter y_start bound to: 10'b0000101000 
	Parameter x_width bound to: 10'b0101000000 
	Parameter y_height bound to: 10'b0011110000 
	Parameter x_start_1 bound to: 10'b0110100100 
	Parameter y_start_1 bound to: 10'b0000101000 
	Parameter x_width_1 bound to: 10'b0101000000 
	Parameter y_height_1 bound to: 10'b0011110000 
	Parameter x_start_2 bound to: 10'b0000111100 
	Parameter y_start_2 bound to: 10'b0101000000 
	Parameter x_width_2 bound to: 10'b0101000000 
	Parameter y_height_2 bound to: 10'b0011110000 
INFO: [Synth 8-6157] synthesizing module 'VGA_drice' [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/VGA/VGA_drive.v:2]
	Parameter ta bound to: 80 - type: integer 
	Parameter tb bound to: 160 - type: integer 
	Parameter tc bound to: 800 - type: integer 
	Parameter td bound to: 16 - type: integer 
	Parameter te bound to: 1056 - type: integer 
	Parameter to bound to: 3 - type: integer 
	Parameter tp bound to: 21 - type: integer 
	Parameter tq bound to: 600 - type: integer 
	Parameter tr bound to: 1 - type: integer 
	Parameter ts bound to: 625 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGA_drice' (1#1) [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/VGA/VGA_drive.v:2]
INFO: [Synth 8-6157] synthesizing module 'ov7670_init' [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670/ov7670_init.v:23]
	Parameter LUT_SIZE bound to: 168 - type: integer 
	Parameter CLK_Freq bound to: 50000000 - type: integer 
	Parameter I2C_Freq bound to: 10000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670/ov7670_init.v:105]
INFO: [Synth 8-6157] synthesizing module 'I2C_OV7670_RGB565_Config2' [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670/I2C_OV7670_RGB565_Config2.v:25]
	Parameter Read_DATA bound to: 0 - type: integer 
	Parameter SET_OV7670 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I2C_OV7670_RGB565_Config2' (2#1) [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670/I2C_OV7670_RGB565_Config2.v:25]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller2' [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670/I2C_Controller2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller2' (3#1) [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670/I2C_Controller2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_init' (4#1) [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670/ov7670_init.v:23]
WARNING: [Synth 8-350] instance 'u_ov7670_init' of module 'ov7670_init' requires 6 connections, but only 5 given [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670_Image_pro_Top.v:90]
INFO: [Synth 8-6157] synthesizing module 'ov7670_capture' [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670/ov7670_capture.v:23]
WARNING: [Synth 8-6014] Unused sequential element pd_reg was removed.  [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670/ov7670_capture.v:61]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_capture' (5#1) [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670/ov7670_capture.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/synth_2/.Xil/Vivado-8756-LAPTOP-L56MQ14S/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (6#1) [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/synth_2/.Xil/Vivado-8756-LAPTOP-L56MQ14S/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/synth_2/.Xil/Vivado-8756-LAPTOP-L56MQ14S/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (7#1) [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/synth_2/.Xil/Vivado-8756-LAPTOP-L56MQ14S/realtime/blk_mem_gen_1_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'doutb' does not match port width (8) of module 'blk_mem_gen_1' [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670_Image_pro_Top.v:136]
INFO: [Synth 8-6157] synthesizing module 'dig_seg' [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/dig_seg.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/dig_seg.v:54]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/dig_seg.v:54]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/dig_seg.v:54]
INFO: [Synth 8-6155] done synthesizing module 'dig_seg' (8#1) [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/dig_seg.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'num0' does not match port width (4) of module 'dig_seg' [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670_Image_pro_Top.v:201]
WARNING: [Synth 8-689] width (32) of port connection 'num1' does not match port width (4) of module 'dig_seg' [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670_Image_pro_Top.v:202]
WARNING: [Synth 8-689] width (32) of port connection 'num2' does not match port width (4) of module 'dig_seg' [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670_Image_pro_Top.v:203]
INFO: [Synth 8-6155] done synthesizing module 'OV7670_Image_pro_Top' (9#1) [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/new/OV7670_Image_pro_Top.v:23]
WARNING: [Synth 8-3917] design OV7670_Image_pro_Top has port pwdn driven by constant 0
WARNING: [Synth 8-3917] design OV7670_Image_pro_Top has port reset_pin driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 450.605 ; gain = 157.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 450.605 ; gain = 157.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 450.605 ; gain = 157.820
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'uu_2'
Finished Parsing XDC File [c:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'uu_2'
Parsing XDC File [c:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'uu_3'
Finished Parsing XDC File [c:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'uu_3'
Parsing XDC File [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OV7670_Image_pro_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OV7670_Image_pro_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 786.375 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 786.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 786.375 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 786.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 786.375 ; gain = 493.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 786.375 ; gain = 493.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for uu_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uu_3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 786.375 ; gain = 493.590
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'mSetup_ST_reg' in module 'ov7670_init'
INFO: [Synth 8-5544] ROM "LUT_INDEX" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mSetup_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "divclk" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mSetup_ST_reg' using encoding 'sequential' in module 'ov7670_init'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 786.375 ; gain = 493.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	  62 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	  59 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	  41 Input      1 Bit        Muxes := 5     
	  60 Input      1 Bit        Muxes := 7     
	  59 Input      1 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module OV7670_Image_pro_Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
Module VGA_drice 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module I2C_Controller2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	  62 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  59 Input      5 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 5     
	  60 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 30    
	  59 Input      1 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 1     
Module ov7670_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module ov7670_capture 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module dig_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "uu_1/y_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dig_seg_u/divclk" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP addr_1_21, operation Mode is: A*(B:0x140).
DSP Report: operator addr_1_21 is absorbed into DSP addr_1_21.
DSP Report: Generating DSP addr_1_2_reg, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffc4).
DSP Report: register addr_1_2_reg is absorbed into DSP addr_1_2_reg.
DSP Report: operator addr_1_20 is absorbed into DSP addr_1_2_reg.
DSP Report: Generating DSP addr1, operation Mode is: A*(B:0x140).
DSP Report: operator addr1 is absorbed into DSP addr1.
WARNING: [Synth 8-3917] design OV7670_Image_pro_Top has port dig[5] driven by constant 1
WARNING: [Synth 8-3917] design OV7670_Image_pro_Top has port dig[4] driven by constant 1
WARNING: [Synth 8-3917] design OV7670_Image_pro_Top has port dig[3] driven by constant 1
WARNING: [Synth 8-3917] design OV7670_Image_pro_Top has port seg[7] driven by constant 0
WARNING: [Synth 8-3917] design OV7670_Image_pro_Top has port pwdn driven by constant 0
WARNING: [Synth 8-3917] design OV7670_Image_pro_Top has port reset_pin driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 786.375 ; gain = 493.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------------+---------------------------------------------------+---------------+----------------+
|Module Name               | RTL Object                                        | Depth x Width | Implemented As | 
+--------------------------+---------------------------------------------------+---------------+----------------+
|I2C_OV7670_RGB565_Config2 | LUT_DATA                                          | 256x16        | LUT            | 
|I2C_Controller2           | I2C_BIT                                           | 64x1          | LUT            | 
|OV7670_Image_pro_Top      | u_ov7670_init/u_I2C_Controller/I2C_BIT            | 64x1          | LUT            | 
|OV7670_Image_pro_Top      | u_ov7670_init/u_I2C_OV7670_RGB565_Config/LUT_DATA | 256x16        | LUT            | 
+--------------------------+---------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+---------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|OV7670_Image_pro_Top | A*(B:0x140)                       | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|OV7670_Image_pro_Top | PCIN+(A:0x0):B+(C:0xffffffffffc4) | 30     | 10     | 7      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|OV7670_Image_pro_Top | A*(B:0x140)                       | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 826.621 ; gain = 533.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 827.289 ; gain = 534.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 857.910 ; gain = 565.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 857.910 ; gain = 565.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 857.910 ; gain = 565.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 857.910 ; gain = 565.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 857.910 ; gain = 565.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 857.910 ; gain = 565.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 857.910 ; gain = 565.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |blk_mem_gen_1 |     1|
|3     |BUFG          |     2|
|4     |CARRY4        |    46|
|5     |DSP48E1       |     2|
|6     |DSP48E1_1     |     1|
|7     |LUT1          |    33|
|8     |LUT2          |    88|
|9     |LUT3          |    50|
|10    |LUT4          |    61|
|11    |LUT5          |    59|
|12    |LUT6          |   257|
|13    |MUXF7         |    25|
|14    |MUXF8         |    11|
|15    |FDRE          |   184|
|16    |IBUF          |    20|
|17    |IOBUF         |     1|
|18    |OBUF          |    32|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------------+--------------------------+------+
|      |Instance                       |Module                    |Cells |
+------+-------------------------------+--------------------------+------+
|1     |top                            |                          |   896|
|2     |  dig_seg_u                    |dig_seg                   |    50|
|3     |  u_ov7670_capture             |ov7670_capture            |   183|
|4     |  u_ov7670_init                |ov7670_init               |   261|
|5     |    u_I2C_Controller           |I2C_Controller2           |    95|
|6     |    u_I2C_OV7670_RGB565_Config |I2C_OV7670_RGB565_Config2 |    98|
|7     |  uu_1                         |VGA_drice                 |   216|
+------+-------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 857.910 ; gain = 565.125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 857.910 ; gain = 229.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 857.910 ; gain = 565.125
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 857.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 857.910 ; gain = 576.625
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 857.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/32852/Desktop/FPGA/mypro/OV7670_Image_pro/OV7670_VGA_BRAM.runs/synth_2/OV7670_Image_pro_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OV7670_Image_pro_Top_utilization_synth.rpt -pb OV7670_Image_pro_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 17 15:41:56 2022...
