--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X46Y50.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.954ns (Levels of Logic = 1)
  Clock Path Skew:      0.033ns (1.530 - 1.497)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.DQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X38Y90.A5      net (fanout=2)        1.094   system/rst/d25
    SLICE_X38Y90.A       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X46Y50.CE      net (fanout=2)        2.137   system/rst/d25_d25_d_AND_3_o
    SLICE_X46Y50.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.954ns (0.723ns logic, 3.231ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.267ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (1.530 - 1.500)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y90.AQ      Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X38Y90.A4      net (fanout=1)        0.407   system/rst/d25_d
    SLICE_X38Y90.A       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X46Y50.CE      net (fanout=2)        2.137   system/rst/d25_d25_d_AND_3_o
    SLICE_X46Y50.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (0.723ns logic, 2.544ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_24 (SLICE_X39Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/reset_gen/SRL16E (FF)
  Destination:          system/rst/clkdiv/cnt_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.013ns (Levels of Logic = 1)
  Clock Path Skew:      -0.054ns (0.930 - 0.984)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/reset_gen/SRL16E to system/rst/clkdiv/cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y107.D      Treg                  1.574   system/rst/clkdiv/rst_b
                                                       system/rst/clkdiv/reset_gen/SRL16E
    SLICE_X38Y107.A3     net (fanout=2)        0.474   system/rst/clkdiv/rst_b
    SLICE_X38Y107.A      Tilo                  0.068   system/rst/d25
                                                       system/rst/clkdiv/rst_b_inv1_INV_0
    SLICE_X39Y110.SR     net (fanout=7)        0.602   system/rst/clkdiv/rst_b_inv
    SLICE_X39Y110.CLK    Trck                  0.295   system/rst/clkdiv/cnt<24>
                                                       system/rst/clkdiv/cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.013ns (1.937ns logic, 1.076ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X36Y65.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.014ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (1.522 - 1.497)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y107.DQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X38Y90.A5      net (fanout=2)        1.094   system/rst/d25
    SLICE_X38Y90.A       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X36Y65.CE      net (fanout=2)        1.231   system/rst/d25_d25_d_AND_3_o
    SLICE_X36Y65.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (0.689ns logic, 2.325ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (1.522 - 1.500)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y90.AQ      Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X38Y90.A4      net (fanout=1)        0.407   system/rst/d25_d
    SLICE_X38Y90.A       Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X36Y65.CE      net (fanout=2)        1.231   system/rst/d25_d25_d_AND_3_o
    SLICE_X36Y65.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (0.689ns logic, 1.638ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X92Y111.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y113.AQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8
    SLICE_X92Y111.A5     net (fanout=3)        0.124   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<8>
    SLICE_X92Y111.CLK    Tah         (-Th)     0.076   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.022ns logic, 0.124ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X92Y107.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y107.DQ     Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X92Y107.D4     net (fanout=2)        0.103   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X92Y107.CLK    Tah         (-Th)     0.077   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.141ns (0.038ns logic, 0.103ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X39Y104.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y104.AQ     Tcko                  0.098   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X39Y104.A5     net (fanout=1)        0.062   system/rst/clkdiv/cnt<0>
    SLICE_X39Y104.CLK    Tah         (-Th)     0.017   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.081ns logic, 0.062ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13561 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.328ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_24 (SLICE_X62Y59.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.153ns (Levels of Logic = 2)
  Clock Path Skew:      -0.140ns (0.812 - 0.952)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y121.A6     net (fanout=141)      0.891   system/mac_rx_valid<2>
    SLICE_X90Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X66Y91.D1      net (fanout=534)      3.295   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X66Y91.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv1
    SLICE_X62Y59.CE      net (fanout=16)       2.048   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
    SLICE_X62Y59.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_24
    -------------------------------------------------  ---------------------------
    Total                                      7.153ns (0.919ns logic, 6.234ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.847ns (Levels of Logic = 2)
  Clock Path Skew:      -0.215ns (0.812 - 1.027)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y120.AMUX   Tshcko                0.465   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X90Y121.A4     net (fanout=2)        0.585   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X90Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X66Y91.D1      net (fanout=534)      3.295   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X66Y91.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv1
    SLICE_X62Y59.CE      net (fanout=16)       2.048   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
    SLICE_X62Y59.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_24
    -------------------------------------------------  ---------------------------
    Total                                      6.847ns (0.919ns logic, 5.928ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.026ns (Levels of Logic = 1)
  Clock Path Skew:      -0.140ns (0.812 - 0.952)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X66Y91.D2      net (fanout=141)      2.127   system/mac_rx_valid<2>
    SLICE_X66Y91.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv1
    SLICE_X62Y59.CE      net (fanout=16)       2.048   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
    SLICE_X62Y59.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_24
    -------------------------------------------------  ---------------------------
    Total                                      5.026ns (0.851ns logic, 4.175ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_26 (SLICE_X62Y59.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.153ns (Levels of Logic = 2)
  Clock Path Skew:      -0.140ns (0.812 - 0.952)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y121.A6     net (fanout=141)      0.891   system/mac_rx_valid<2>
    SLICE_X90Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X66Y91.D1      net (fanout=534)      3.295   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X66Y91.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv1
    SLICE_X62Y59.CE      net (fanout=16)       2.048   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
    SLICE_X62Y59.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_26
    -------------------------------------------------  ---------------------------
    Total                                      7.153ns (0.919ns logic, 6.234ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.847ns (Levels of Logic = 2)
  Clock Path Skew:      -0.215ns (0.812 - 1.027)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y120.AMUX   Tshcko                0.465   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X90Y121.A4     net (fanout=2)        0.585   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X90Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X66Y91.D1      net (fanout=534)      3.295   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X66Y91.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv1
    SLICE_X62Y59.CE      net (fanout=16)       2.048   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
    SLICE_X62Y59.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_26
    -------------------------------------------------  ---------------------------
    Total                                      6.847ns (0.919ns logic, 5.928ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.026ns (Levels of Logic = 1)
  Clock Path Skew:      -0.140ns (0.812 - 0.952)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X66Y91.D2      net (fanout=141)      2.127   system/mac_rx_valid<2>
    SLICE_X66Y91.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv1
    SLICE_X62Y59.CE      net (fanout=16)       2.048   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
    SLICE_X62Y59.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_26
    -------------------------------------------------  ---------------------------
    Total                                      5.026ns (0.851ns logic, 4.175ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_28 (SLICE_X62Y59.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.153ns (Levels of Logic = 2)
  Clock Path Skew:      -0.140ns (0.812 - 0.952)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y121.A6     net (fanout=141)      0.891   system/mac_rx_valid<2>
    SLICE_X90Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X66Y91.D1      net (fanout=534)      3.295   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X66Y91.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv1
    SLICE_X62Y59.CE      net (fanout=16)       2.048   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
    SLICE_X62Y59.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_28
    -------------------------------------------------  ---------------------------
    Total                                      7.153ns (0.919ns logic, 6.234ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.847ns (Levels of Logic = 2)
  Clock Path Skew:      -0.215ns (0.812 - 1.027)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y120.AMUX   Tshcko                0.465   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X90Y121.A4     net (fanout=2)        0.585   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X90Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/status_request.pkt_data<29>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X66Y91.D1      net (fanout=534)      3.295   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X66Y91.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv1
    SLICE_X62Y59.CE      net (fanout=16)       2.048   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
    SLICE_X62Y59.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_28
    -------------------------------------------------  ---------------------------
    Total                                      6.847ns (0.919ns logic, 5.928ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.026ns (Levels of Logic = 1)
  Clock Path Skew:      -0.140ns (0.812 - 0.952)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y107.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X66Y91.D2      net (fanout=141)      2.127   system/mac_rx_valid<2>
    SLICE_X66Y91.D       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv1
    SLICE_X62Y59.CE      net (fanout=16)       2.048   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0391_inv
    SLICE_X62Y59.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data<31>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/rarp.pkt_data_28
    -------------------------------------------------  ---------------------------
    Total                                      5.026ns (0.851ns logic, 4.175ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y26.ADDRBWRADDRL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.449 - 0.298)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_1 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X75Y132.CQ           Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/addrb<1>
                                                             system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_1
    RAMB36_X4Y26.ADDRBWRADDRL4 net (fanout=45)       0.173   system/phy_en.phy_ipb_ctrl/udp_if/addrb<1>
    RAMB36_X4Y26.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                             system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.174ns (0.001ns logic, 0.173ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_80 (SLICE_X64Y79.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_72 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_80 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.456 - 0.353)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_72 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_80
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y80.BQ      Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<75>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_72
    SLICE_X64Y79.C5      net (fanout=1)        0.112   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<72>
    SLICE_X64Y79.CLK     Tah         (-Th)     0.101   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data<82>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_ip_pkt.pkt_data[127]_MAC_addr[47]_mux_27_OUT1071
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_data_80
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.014ns logic, 0.112ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X4Y26.ADDRBWRADDRU4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.175ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.449 - 0.298)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_1 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X75Y132.CQ           Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/addrb<1>
                                                             system/phy_en.phy_ipb_ctrl/udp_if/tx_main/next_addr.addr_int_1
    RAMB36_X4Y26.ADDRBWRADDRU4 net (fanout=45)       0.174   system/phy_en.phy_ipb_ctrl/udp_if/addrb<1>
    RAMB36_X4Y26.CLKBWRCLKU    Trckc_ADDRB (-Th)     0.097   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                             system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    -------------------------------------------------------  ---------------------------
    Total                                            0.175ns (0.001ns logic, 0.174ns route)
                                                             (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13568 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.644ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23 (SLICE_X80Y87.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.466ns (Levels of Logic = 2)
  Clock Path Skew:      -0.143ns (0.876 - 1.019)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y64.CMUX   Tshcko                0.420   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y68.A5      net (fanout=2)        0.600   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y68.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X87Y53.D1      net (fanout=537)      1.877   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X87Y53.DMUX    Tilo                  0.192   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X80Y87.CE      net (fanout=28)       2.025   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X80Y87.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23
    -------------------------------------------------  ---------------------------
    Total                                      5.466ns (0.964ns logic, 4.502ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.453ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns (0.876 - 1.027)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X94Y68.A6      net (fanout=141)      0.542   system/mac_rx_valid<0>
    SLICE_X94Y68.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X87Y53.D1      net (fanout=537)      1.877   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X87Y53.DMUX    Tilo                  0.192   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X80Y87.CE      net (fanout=28)       2.025   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X80Y87.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23
    -------------------------------------------------  ---------------------------
    Total                                      5.453ns (1.009ns logic, 4.444ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.047ns (Levels of Logic = 1)
  Clock Path Skew:      -0.151ns (0.876 - 1.027)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X87Y53.D3      net (fanout=141)      2.092   system/mac_rx_valid<0>
    SLICE_X87Y53.DMUX    Tilo                  0.181   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X80Y87.CE      net (fanout=28)       2.025   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X80Y87.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_23
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (0.930ns logic, 4.117ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25 (SLICE_X80Y87.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.466ns (Levels of Logic = 2)
  Clock Path Skew:      -0.143ns (0.876 - 1.019)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y64.CMUX   Tshcko                0.420   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y68.A5      net (fanout=2)        0.600   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y68.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X87Y53.D1      net (fanout=537)      1.877   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X87Y53.DMUX    Tilo                  0.192   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X80Y87.CE      net (fanout=28)       2.025   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X80Y87.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25
    -------------------------------------------------  ---------------------------
    Total                                      5.466ns (0.964ns logic, 4.502ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.453ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns (0.876 - 1.027)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X94Y68.A6      net (fanout=141)      0.542   system/mac_rx_valid<0>
    SLICE_X94Y68.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X87Y53.D1      net (fanout=537)      1.877   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X87Y53.DMUX    Tilo                  0.192   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X80Y87.CE      net (fanout=28)       2.025   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X80Y87.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25
    -------------------------------------------------  ---------------------------
    Total                                      5.453ns (1.009ns logic, 4.444ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.047ns (Levels of Logic = 1)
  Clock Path Skew:      -0.151ns (0.876 - 1.027)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X87Y53.D3      net (fanout=141)      2.092   system/mac_rx_valid<0>
    SLICE_X87Y53.DMUX    Tilo                  0.181   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X80Y87.CE      net (fanout=28)       2.025   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X80Y87.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_25
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (0.930ns logic, 4.117ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26 (SLICE_X80Y87.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.466ns (Levels of Logic = 2)
  Clock Path Skew:      -0.143ns (0.876 - 1.019)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y64.CMUX   Tshcko                0.420   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_buf<10>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y68.A5      net (fanout=2)        0.600   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X94Y68.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X87Y53.D1      net (fanout=537)      1.877   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X87Y53.DMUX    Tilo                  0.192   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X80Y87.CE      net (fanout=28)       2.025   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X80Y87.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26
    -------------------------------------------------  ---------------------------
    Total                                      5.466ns (0.964ns logic, 4.502ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.453ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns (0.876 - 1.027)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X94Y68.A6      net (fanout=141)      0.542   system/mac_rx_valid<0>
    SLICE_X94Y68.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X87Y53.D1      net (fanout=537)      1.877   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X87Y53.DMUX    Tilo                  0.192   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X80Y87.CE      net (fanout=28)       2.025   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X80Y87.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26
    -------------------------------------------------  ---------------------------
    Total                                      5.453ns (1.009ns logic, 4.444ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.047ns (Levels of Logic = 1)
  Clock Path Skew:      -0.151ns (0.876 - 1.027)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y72.AMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X87Y53.D3      net (fanout=141)      2.092   system/mac_rx_valid<0>
    SLICE_X87Y53.DMUX    Tilo                  0.181   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv1
    SLICE_X80Y87.CE      net (fanout=28)       2.025   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/_n0386_inv
    SLICE_X80Y87.CLK     Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask<28>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ip_pkt.pkt_mask_26
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (0.930ns logic, 4.117ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y14.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.475 - 0.324)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y68.BQ         Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<3>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/dia_1
    RAMB36_X5Y14.DIADI1     net (fanout=1)        0.272   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/dia<1>
    RAMB36_X5Y14.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.172ns (-0.100ns logic, 0.272ns route)
                                                          (-58.1% logic, 158.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXDISPERR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.066ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.365 - 0.327)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y89.BQ             Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/rxnotintable_r
                                                              system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACRXDISPERR net (fanout=1)        0.290   system/amc_p0_en.amc_p0_eth/basex/rxdisperr_r
    TEMAC_X0Y0.PHYEMACGTXCLK    Tmacckd_ERROR(-Th)     0.322   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                              system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    --------------------------------------------------------  ---------------------------
    Total                                             0.066ns (-0.224ns logic, 0.290ns route)
                                                              (-339.4% logic, 439.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y14.WEAL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/wea (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.475 - 0.327)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/wea to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y71.AQ         Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/wea
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_mux/wea
    RAMB36_X5Y14.WEAL0      net (fanout=8)        0.205   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/wea
    RAMB36_X5Y14.CLKARDCLKL Trckc_WEA   (-Th)     0.127   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.176ns (-0.029ns logic, 0.205ns route)
                                                          (-16.5% logic, 116.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.134ns (1.603 - 1.469)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y66.A2      net (fanout=23)       2.788   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y66.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.549   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (0.854ns logic, 4.337ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.073ns (Levels of Logic = 1)
  Clock Path Skew:      0.134ns (1.603 - 1.469)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.BQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y66.A1      net (fanout=22)       2.757   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y66.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.549   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.073ns (0.767ns logic, 4.306ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X31Y66.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.018ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (1.488 - 1.469)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y66.A2      net (fanout=23)       2.788   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y66.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y66.CE      net (fanout=2)        0.376   system/cdce_synch/_n0067_inv
    SLICE_X31Y66.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (0.854ns logic, 3.164ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (1.488 - 1.469)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.BQ     Tcko                  0.381   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y66.A1      net (fanout=22)       2.757   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y66.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y66.CE      net (fanout=2)        0.376   system/cdce_synch/_n0067_inv
    SLICE_X31Y66.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (0.767ns logic, 3.133ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.134ns (1.603 - 1.469)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y111.BMUX   Tshcko                0.468   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.611   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.113ns (0.502ns logic, 3.611ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X29Y107.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y107.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X29Y107.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_2
    SLICE_X29Y107.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X29Y110.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y110.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X29Y110.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X29Y110.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X29Y109.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y109.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X29Y109.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_10
    SLICE_X29Y109.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10267 paths analyzed, 5355 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.911ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/rx_error_counter_inst/counter_0 (SLICE_X56Y6.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/rx_error_counter_inst/counter_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.484ns (Levels of Logic = 1)
  Clock Path Skew:      -0.392ns (0.908 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/rx_error_counter_inst/counter_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    GTXE1_X0Y1.RXNOTINTABLE0 Tgtxcko_RXNOTINTABLE  0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                           usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X97Y13.A1          net (fanout=1)        1.248   usr/gtx_wrapper_inst/rx_notintable<2>
    SLICE_X97Y13.A           Tilo                  0.068   usr/rx_error<1>
                                                           usr/gtx_wrapper_inst/rx_error_o<1><2>1
    SLICE_X56Y6.CE           net (fanout=8)        2.343   usr/rx_error<1>
    SLICE_X56Y6.CLK          Tceck                 0.284   usr/link_tracking_1_inst/rx_error_counter<3>
                                                           usr/link_tracking_1_inst/rx_error_counter_inst/counter_0
    -----------------------------------------------------  ---------------------------
    Total                                          4.484ns (0.893ns logic, 3.591ns route)
                                                           (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/rx_error_counter_inst/counter_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.237ns (Levels of Logic = 1)
  Clock Path Skew:      -0.392ns (0.908 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/rx_error_counter_inst/counter_0
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    GTXE1_X0Y1.RXNOTINTABLE1 Tgtxcko_RXNOTINTABLE  0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                           usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X97Y13.A3          net (fanout=1)        1.001   usr/gtx_wrapper_inst/rx_notintable<3>
    SLICE_X97Y13.A           Tilo                  0.068   usr/rx_error<1>
                                                           usr/gtx_wrapper_inst/rx_error_o<1><2>1
    SLICE_X56Y6.CE           net (fanout=8)        2.343   usr/rx_error<1>
    SLICE_X56Y6.CLK          Tceck                 0.284   usr/link_tracking_1_inst/rx_error_counter<3>
                                                           usr/link_tracking_1_inst/rx_error_counter_inst/counter_0
    -----------------------------------------------------  ---------------------------
    Total                                          4.237ns (0.893ns logic, 3.344ns route)
                                                           (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/rx_error_counter_inst/counter_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.132ns (Levels of Logic = 1)
  Clock Path Skew:      -0.392ns (0.908 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/rx_error_counter_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDISPERR0Tgtxcko_RXDISPERR     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X97Y13.A6      net (fanout=1)        0.896   usr/gtx_wrapper_inst/rx_disperr<2>
    SLICE_X97Y13.A       Tilo                  0.068   usr/rx_error<1>
                                                       usr/gtx_wrapper_inst/rx_error_o<1><2>1
    SLICE_X56Y6.CE       net (fanout=8)        2.343   usr/rx_error<1>
    SLICE_X56Y6.CLK      Tceck                 0.284   usr/link_tracking_1_inst/rx_error_counter<3>
                                                       usr/link_tracking_1_inst/rx_error_counter_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.132ns (0.893ns logic, 3.239ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/rx_error_counter_inst/counter_1 (SLICE_X56Y6.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/rx_error_counter_inst/counter_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.484ns (Levels of Logic = 1)
  Clock Path Skew:      -0.392ns (0.908 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/rx_error_counter_inst/counter_1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    GTXE1_X0Y1.RXNOTINTABLE0 Tgtxcko_RXNOTINTABLE  0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                           usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X97Y13.A1          net (fanout=1)        1.248   usr/gtx_wrapper_inst/rx_notintable<2>
    SLICE_X97Y13.A           Tilo                  0.068   usr/rx_error<1>
                                                           usr/gtx_wrapper_inst/rx_error_o<1><2>1
    SLICE_X56Y6.CE           net (fanout=8)        2.343   usr/rx_error<1>
    SLICE_X56Y6.CLK          Tceck                 0.284   usr/link_tracking_1_inst/rx_error_counter<3>
                                                           usr/link_tracking_1_inst/rx_error_counter_inst/counter_1
    -----------------------------------------------------  ---------------------------
    Total                                          4.484ns (0.893ns logic, 3.591ns route)
                                                           (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/rx_error_counter_inst/counter_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.237ns (Levels of Logic = 1)
  Clock Path Skew:      -0.392ns (0.908 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/rx_error_counter_inst/counter_1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    GTXE1_X0Y1.RXNOTINTABLE1 Tgtxcko_RXNOTINTABLE  0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                           usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X97Y13.A3          net (fanout=1)        1.001   usr/gtx_wrapper_inst/rx_notintable<3>
    SLICE_X97Y13.A           Tilo                  0.068   usr/rx_error<1>
                                                           usr/gtx_wrapper_inst/rx_error_o<1><2>1
    SLICE_X56Y6.CE           net (fanout=8)        2.343   usr/rx_error<1>
    SLICE_X56Y6.CLK          Tceck                 0.284   usr/link_tracking_1_inst/rx_error_counter<3>
                                                           usr/link_tracking_1_inst/rx_error_counter_inst/counter_1
    -----------------------------------------------------  ---------------------------
    Total                                          4.237ns (0.893ns logic, 3.344ns route)
                                                           (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/rx_error_counter_inst/counter_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.132ns (Levels of Logic = 1)
  Clock Path Skew:      -0.392ns (0.908 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/rx_error_counter_inst/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDISPERR0Tgtxcko_RXDISPERR     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X97Y13.A6      net (fanout=1)        0.896   usr/gtx_wrapper_inst/rx_disperr<2>
    SLICE_X97Y13.A       Tilo                  0.068   usr/rx_error<1>
                                                       usr/gtx_wrapper_inst/rx_error_o<1><2>1
    SLICE_X56Y6.CE       net (fanout=8)        2.343   usr/rx_error<1>
    SLICE_X56Y6.CLK      Tceck                 0.284   usr/link_tracking_1_inst/rx_error_counter<3>
                                                       usr/link_tracking_1_inst/rx_error_counter_inst/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.132ns (0.893ns logic, 3.239ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/rx_error_counter_inst/counter_2 (SLICE_X56Y6.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/rx_error_counter_inst/counter_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.484ns (Levels of Logic = 1)
  Clock Path Skew:      -0.392ns (0.908 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/rx_error_counter_inst/counter_2
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    GTXE1_X0Y1.RXNOTINTABLE0 Tgtxcko_RXNOTINTABLE  0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                           usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X97Y13.A1          net (fanout=1)        1.248   usr/gtx_wrapper_inst/rx_notintable<2>
    SLICE_X97Y13.A           Tilo                  0.068   usr/rx_error<1>
                                                           usr/gtx_wrapper_inst/rx_error_o<1><2>1
    SLICE_X56Y6.CE           net (fanout=8)        2.343   usr/rx_error<1>
    SLICE_X56Y6.CLK          Tceck                 0.284   usr/link_tracking_1_inst/rx_error_counter<3>
                                                           usr/link_tracking_1_inst/rx_error_counter_inst/counter_2
    -----------------------------------------------------  ---------------------------
    Total                                          4.484ns (0.893ns logic, 3.591ns route)
                                                           (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/rx_error_counter_inst/counter_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.237ns (Levels of Logic = 1)
  Clock Path Skew:      -0.392ns (0.908 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/rx_error_counter_inst/counter_2
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    GTXE1_X0Y1.RXNOTINTABLE1 Tgtxcko_RXNOTINTABLE  0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                           usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X97Y13.A3          net (fanout=1)        1.001   usr/gtx_wrapper_inst/rx_notintable<3>
    SLICE_X97Y13.A           Tilo                  0.068   usr/rx_error<1>
                                                           usr/gtx_wrapper_inst/rx_error_o<1><2>1
    SLICE_X56Y6.CE           net (fanout=8)        2.343   usr/rx_error<1>
    SLICE_X56Y6.CLK          Tceck                 0.284   usr/link_tracking_1_inst/rx_error_counter<3>
                                                           usr/link_tracking_1_inst/rx_error_counter_inst/counter_2
    -----------------------------------------------------  ---------------------------
    Total                                          4.237ns (0.893ns logic, 3.344ns route)
                                                           (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/rx_error_counter_inst/counter_2 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.132ns (Levels of Logic = 1)
  Clock Path Skew:      -0.392ns (0.908 - 1.300)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/rx_error_counter_inst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXDISPERR0Tgtxcko_RXDISPERR     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X97Y13.A6      net (fanout=1)        0.896   usr/gtx_wrapper_inst/rx_disperr<2>
    SLICE_X97Y13.A       Tilo                  0.068   usr/rx_error<1>
                                                       usr/gtx_wrapper_inst/rx_error_o<1><2>1
    SLICE_X56Y6.CE       net (fanout=8)        2.343   usr/rx_error<1>
    SLICE_X56Y6.CLK      Tceck                 0.284   usr/link_tracking_1_inst/rx_error_counter<3>
                                                       usr/link_tracking_1_inst/rx_error_counter_inst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.132ns (0.893ns logic, 3.239ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y5.DIADI9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_10 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.162ns (0.556 - 0.394)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_10 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y15.CQ      Tcko                  0.098   usr/link_tracking_1_inst/track_rx_data<11>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_10
    RAMB18_X3Y5.DIADI9   net (fanout=1)        0.290   usr/link_tracking_1_inst/track_rx_data<10>
    RAMB18_X3Y5.CLKBWRCLKTrckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.190ns (-0.100ns logic, 0.290ns route)
                                                       (-52.6% logic, 152.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAMB36_X4Y1.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_110 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.161ns (0.547 - 0.386)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_110 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X81Y3.CQ         Tcko                  0.098   usr/link_tracking_1_inst/track_rx_data<111>
                                                         usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_110
    RAMB36_X4Y1.DIADI2     net (fanout=1)        0.291   usr/link_tracking_1_inst/track_rx_data<110>
    RAMB36_X4Y1.CLKBWRCLKL Trckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                         usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.191ns (-0.100ns logic, 0.291ns route)
                                                         (-52.4% logic, 152.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y5.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_1 (FF)
  Destination:          usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.194ns (Levels of Logic = 0)
  Clock Path Skew:      0.163ns (0.556 - 0.393)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_1 to usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y15.BQ      Tcko                  0.098   usr/link_tracking_1_inst/track_rx_data<3>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/track_data_o_1
    RAMB18_X3Y5.DIADI1   net (fanout=1)        0.294   usr/link_tracking_1_inst/track_rx_data<1>
    RAMB18_X3Y5.CLKBWRCLKTrckd_DIA   (-Th)     0.198   usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/link_tracking_1_inst/ipb_tracking_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.194ns (-0.100ns logic, 0.294ns route)
                                                       (-51.5% logic, 151.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X24Y82.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y25.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y21.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0555<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X18Y63.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.309ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/data_i_r_5 (SLICE_X33Y86.B2), 522 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_5 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.784ns (Levels of Logic = 10)
  Clock Path Skew:      -0.320ns (2.944 - 3.264)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/data_i_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X68Y25.B4      net (fanout=69)       2.974   system/ipb_arb/src<0>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.D2      net (fanout=39)       0.869   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.DMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y72.C1      net (fanout=1)        0.863   system/ipb_fabric/N36
    SLICE_X56Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D3      net (fanout=33)       0.360   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y83.B2      net (fanout=4)        1.848   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y83.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y87.C4      net (fanout=7)        0.649   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X34Y90.C2      net (fanout=3)        0.994   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X34Y90.C       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y86.B2      net (fanout=70)       1.071   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y86.CLK     Tas                   0.070   system/sram2_if/sramInterface/data_i_r<7>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT321
                                                       system/sram2_if/sramInterface/data_i_r_5
    -------------------------------------------------  ---------------------------
    Total                                     14.784ns (1.279ns logic, 13.505ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_5 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.428ns (Levels of Logic = 10)
  Clock Path Skew:      -0.320ns (2.944 - 3.264)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/data_i_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y78.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X68Y25.B5      net (fanout=68)       2.618   system/ipb_arb/src<1>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.D2      net (fanout=39)       0.869   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.DMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y72.C1      net (fanout=1)        0.863   system/ipb_fabric/N36
    SLICE_X56Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D3      net (fanout=33)       0.360   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y83.B2      net (fanout=4)        1.848   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y83.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y87.C4      net (fanout=7)        0.649   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X34Y90.C2      net (fanout=3)        0.994   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X34Y90.C       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y86.B2      net (fanout=70)       1.071   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y86.CLK     Tas                   0.070   system/sram2_if/sramInterface/data_i_r<7>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT321
                                                       system/sram2_if/sramInterface/data_i_r_5
    -------------------------------------------------  ---------------------------
    Total                                     14.428ns (1.279ns logic, 13.149ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_5 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.443ns (Levels of Logic = 10)
  Clock Path Skew:      -0.219ns (2.944 - 3.163)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram2_if/sramInterface/data_i_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y80.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X68Y25.B1      net (fanout=35)       2.633   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.D2      net (fanout=39)       0.869   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.DMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y72.C1      net (fanout=1)        0.863   system/ipb_fabric/N36
    SLICE_X56Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D3      net (fanout=33)       0.360   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y83.B2      net (fanout=4)        1.848   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y83.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y87.C4      net (fanout=7)        0.649   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X34Y90.C2      net (fanout=3)        0.994   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X34Y90.C       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y86.B2      net (fanout=70)       1.071   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y86.CLK     Tas                   0.070   system/sram2_if/sramInterface/data_i_r<7>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT321
                                                       system/sram2_if/sramInterface/data_i_r_5
    -------------------------------------------------  ---------------------------
    Total                                     14.443ns (1.279ns logic, 13.164ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/data_i_r_6 (SLICE_X33Y86.C3), 522 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_6 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.768ns (Levels of Logic = 10)
  Clock Path Skew:      -0.320ns (2.944 - 3.264)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/data_i_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X68Y25.B4      net (fanout=69)       2.974   system/ipb_arb/src<0>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.D2      net (fanout=39)       0.869   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.DMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y72.C1      net (fanout=1)        0.863   system/ipb_fabric/N36
    SLICE_X56Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D3      net (fanout=33)       0.360   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y83.B2      net (fanout=4)        1.848   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y83.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y87.C4      net (fanout=7)        0.649   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X34Y90.C2      net (fanout=3)        0.994   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X34Y90.C       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y86.C3      net (fanout=70)       1.052   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y86.CLK     Tas                   0.073   system/sram2_if/sramInterface/data_i_r<7>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT331
                                                       system/sram2_if/sramInterface/data_i_r_6
    -------------------------------------------------  ---------------------------
    Total                                     14.768ns (1.282ns logic, 13.486ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_6 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.412ns (Levels of Logic = 10)
  Clock Path Skew:      -0.320ns (2.944 - 3.264)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/data_i_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y78.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X68Y25.B5      net (fanout=68)       2.618   system/ipb_arb/src<1>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.D2      net (fanout=39)       0.869   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.DMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y72.C1      net (fanout=1)        0.863   system/ipb_fabric/N36
    SLICE_X56Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D3      net (fanout=33)       0.360   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y83.B2      net (fanout=4)        1.848   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y83.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y87.C4      net (fanout=7)        0.649   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X34Y90.C2      net (fanout=3)        0.994   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X34Y90.C       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y86.C3      net (fanout=70)       1.052   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y86.CLK     Tas                   0.073   system/sram2_if/sramInterface/data_i_r<7>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT331
                                                       system/sram2_if/sramInterface/data_i_r_6
    -------------------------------------------------  ---------------------------
    Total                                     14.412ns (1.282ns logic, 13.130ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_6 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.427ns (Levels of Logic = 10)
  Clock Path Skew:      -0.219ns (2.944 - 3.163)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram2_if/sramInterface/data_i_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y80.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X68Y25.B1      net (fanout=35)       2.633   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.D2      net (fanout=39)       0.869   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.DMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y72.C1      net (fanout=1)        0.863   system/ipb_fabric/N36
    SLICE_X56Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D3      net (fanout=33)       0.360   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y83.B2      net (fanout=4)        1.848   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y83.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y87.C4      net (fanout=7)        0.649   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X34Y90.C2      net (fanout=3)        0.994   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X34Y90.C       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X33Y86.C3      net (fanout=70)       1.052   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X33Y86.CLK     Tas                   0.073   system/sram2_if/sramInterface/data_i_r<7>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT331
                                                       system/sram2_if/sramInterface/data_i_r_6
    -------------------------------------------------  ---------------------------
    Total                                     14.427ns (1.282ns logic, 13.145ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/data_i_r_1 (SLICE_X32Y86.B2), 522 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.747ns (Levels of Logic = 10)
  Clock Path Skew:      -0.320ns (2.944 - 3.264)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/data_i_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X68Y25.B4      net (fanout=69)       2.974   system/ipb_arb/src<0>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.D2      net (fanout=39)       0.869   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.DMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y72.C1      net (fanout=1)        0.863   system/ipb_fabric/N36
    SLICE_X56Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D3      net (fanout=33)       0.360   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y83.B2      net (fanout=4)        1.848   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y83.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y87.C4      net (fanout=7)        0.649   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X34Y90.C2      net (fanout=3)        0.994   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X34Y90.C       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X32Y86.B2      net (fanout=70)       1.076   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X32Y86.CLK     Tas                   0.028   system/sram2_if/sramInterface/data_i_r<3>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT121
                                                       system/sram2_if/sramInterface/data_i_r_1
    -------------------------------------------------  ---------------------------
    Total                                     14.747ns (1.237ns logic, 13.510ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.391ns (Levels of Logic = 10)
  Clock Path Skew:      -0.320ns (2.944 - 3.264)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/data_i_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y78.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X68Y25.B5      net (fanout=68)       2.618   system/ipb_arb/src<1>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.D2      net (fanout=39)       0.869   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.DMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y72.C1      net (fanout=1)        0.863   system/ipb_fabric/N36
    SLICE_X56Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D3      net (fanout=33)       0.360   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y83.B2      net (fanout=4)        1.848   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y83.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y87.C4      net (fanout=7)        0.649   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X34Y90.C2      net (fanout=3)        0.994   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X34Y90.C       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X32Y86.B2      net (fanout=70)       1.076   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X32Y86.CLK     Tas                   0.028   system/sram2_if/sramInterface/data_i_r<3>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT121
                                                       system/sram2_if/sramInterface/data_i_r_1
    -------------------------------------------------  ---------------------------
    Total                                     14.391ns (1.237ns logic, 13.154ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram2_if/sramInterface/data_i_r_1 (FF)
  Requirement:          32.000ns
  Data Path Delay:      14.406ns (Levels of Logic = 10)
  Clock Path Skew:      -0.219ns (2.944 - 3.163)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram2_if/sramInterface/data_i_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y80.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X68Y25.B1      net (fanout=35)       2.633   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.D2      net (fanout=39)       0.869   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y75.DMUX    Tilo                  0.191   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X56Y72.C1      net (fanout=1)        0.863   system/ipb_fabric/N36
    SLICE_X56Y72.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D3      net (fanout=33)       0.360   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X56Y72.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X36Y83.B2      net (fanout=4)        1.848   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X36Y83.BMUX    Tilo                  0.205   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X36Y87.C4      net (fanout=7)        0.649   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X36Y87.C       Tilo                  0.068   system/sram2_if/sramInterface/control_process.writeState_FSM_FFd2
                                                       system/sram2_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X34Y90.C2      net (fanout=3)        0.994   system/sram2_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X34Y90.C       Tilo                  0.068   system/sram_w[2]_data<9>
                                                       system/sram2_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X32Y86.B2      net (fanout=70)       1.076   system/sram2_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X32Y86.CLK     Tas                   0.028   system/sram2_if/sramInterface/data_i_r<3>
                                                       system/sram2_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT121
                                                       system/sram2_if/sramInterface/data_i_r_1
    -------------------------------------------------  ---------------------------
    Total                                     14.406ns (1.237ns logic, 13.169ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_15 (SLICE_X60Y77.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_15 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 2)
  Clock Path Skew:      0.146ns (1.489 - 1.343)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_15 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y83.DQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<15>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_15
    SLICE_X60Y77.C6      net (fanout=2)        0.204   system/ipb_from_masters[2]_ipb_addr<15>
    SLICE_X60Y77.C       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X60Y77.D3      net (fanout=9)        0.130   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X60Y77.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.055ns logic, 0.334ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.253ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.560ns (Levels of Logic = 2)
  Clock Path Skew:      0.102ns (1.489 - 1.387)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y78.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X60Y77.C5      net (fanout=69)       0.375   system/ipb_arb/src<0>
    SLICE_X60Y77.C       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X60Y77.D3      net (fanout=9)        0.130   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X60Y77.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.055ns logic, 0.505ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 2)
  Clock Path Skew:      0.102ns (1.489 - 1.387)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y78.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X60Y77.C4      net (fanout=68)       0.423   system/ipb_arb/src<1>
    SLICE_X60Y77.C       Tilo                  0.034   system/sram_w[2]_addr<15>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr71
    SLICE_X60Y77.D3      net (fanout=9)        0.130   user_ipb_mosi[0]_ipb_addr<15>
    SLICE_X60Y77.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<15>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O71
                                                       system/sram2_if/sramInterface/ADDR_O_15
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.055ns logic, 0.553ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (SLICE_X61Y39.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/glib_pll_clkout_31_25_c rising at 36.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1 to system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y39.AQ      Tcko                  0.098   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X61Y39.A5      net (fanout=3)        0.070   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd1
    SLICE_X61Y39.CLK     Tah         (-Th)     0.082   system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd3
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2-In1
                                                       system/sram2_if/sramInterfaceIoControl/ack_process.ack_ctrl_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.086ns (0.016ns logic, 0.070ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_7 (SLICE_X30Y86.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_7 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_7 to system/sram2_if/bist/prbsPatterGenerator/pdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y86.DQ      Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<7>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_7
    SLICE_X30Y86.D5      net (fanout=1)        0.116   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<7>
    SLICE_X30Y86.CLK     Tah         (-Th)     0.100   system/sram2_if/data_from_bist<3>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<7>_rt
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_7
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (-0.002ns logic, 0.116ns route)
                                                       (-1.8% logic, 101.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X24Y82.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12994564 paths analyzed, 14519 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.549ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X5Y19.DIADI3), 12705 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.325ns (Levels of Logic = 11)
  Clock Path Skew:      -0.139ns (1.477 - 1.616)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y78.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X68Y25.B4         net (fanout=69)       2.974   system/ipb_arb/src<0>
    SLICE_X68Y25.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X66Y63.B2         net (fanout=442)      3.135   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X66Y63.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B3         net (fanout=1)        0.836   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X62Y57.B5         net (fanout=6)        0.640   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X62Y57.BMUX       Tilo                  0.196   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X62Y58.A5         net (fanout=1)        0.324   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X62Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X70Y20.B3         net (fanout=60)       2.716   system/ipb_usr_fabric/n0398<2>
    SLICE_X70Y20.B          Tilo                  0.068   system/ipb_usr_fabric/N54
                                                          system/ipb_usr_fabric/mux_rdata<0><7>2_SW0
    SLICE_X70Y32.D6         net (fanout=1)        0.929   system/ipb_usr_fabric/N54
    SLICE_X70Y32.D          Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<3>
                                                          system/ipb_usr_fabric/mux_rdata<0><7>2
    SLICE_X70Y32.C6         net (fanout=1)        0.123   system/ipb_usr_fabric/mux_rdata<0><7>2
    SLICE_X70Y32.C          Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<3>
                                                          system/ipb_usr_fabric/mux_rdata<0><7>3
    SLICE_X61Y78.D1         net (fanout=1)        3.155   system/ipb_from_slaves[5]_ipb_rdata<7>
    SLICE_X61Y78.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<7>
                                                          system/ipb_fabric/mux_rdata<0><7>3
    SLICE_X73Y78.B5         net (fanout=3)        0.941   system/ipb_from_fabric_ipb_rdata<7>
    SLICE_X73Y78.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux101191
    SLICE_X73Y78.A6         net (fanout=1)        0.110   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<7>
    SLICE_X73Y78.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2511
    RAMB36_X5Y19.DIADI3     net (fanout=1)        1.522   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<7>
    RAMB36_X5Y19.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        19.325ns (1.920ns logic, 17.405ns route)
                                                          (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.312ns (Levels of Logic = 11)
  Clock Path Skew:      -0.139ns (1.477 - 1.616)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y78.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X68Y25.B4         net (fanout=69)       2.974   system/ipb_arb/src<0>
    SLICE_X68Y25.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X66Y63.B2         net (fanout=442)      3.135   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X66Y63.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B3         net (fanout=1)        0.836   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X62Y58.B4         net (fanout=6)        0.605   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X62Y58.B          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039831
    SLICE_X62Y58.A2         net (fanout=1)        0.474   system/ipb_usr_fabric/Mmux_n03983
    SLICE_X62Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X70Y20.B3         net (fanout=60)       2.716   system/ipb_usr_fabric/n0398<2>
    SLICE_X70Y20.B          Tilo                  0.068   system/ipb_usr_fabric/N54
                                                          system/ipb_usr_fabric/mux_rdata<0><7>2_SW0
    SLICE_X70Y32.D6         net (fanout=1)        0.929   system/ipb_usr_fabric/N54
    SLICE_X70Y32.D          Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<3>
                                                          system/ipb_usr_fabric/mux_rdata<0><7>2
    SLICE_X70Y32.C6         net (fanout=1)        0.123   system/ipb_usr_fabric/mux_rdata<0><7>2
    SLICE_X70Y32.C          Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<3>
                                                          system/ipb_usr_fabric/mux_rdata<0><7>3
    SLICE_X61Y78.D1         net (fanout=1)        3.155   system/ipb_from_slaves[5]_ipb_rdata<7>
    SLICE_X61Y78.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<7>
                                                          system/ipb_fabric/mux_rdata<0><7>3
    SLICE_X73Y78.B5         net (fanout=3)        0.941   system/ipb_from_fabric_ipb_rdata<7>
    SLICE_X73Y78.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux101191
    SLICE_X73Y78.A6         net (fanout=1)        0.110   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<7>
    SLICE_X73Y78.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2511
    RAMB36_X5Y19.DIADI3     net (fanout=1)        1.522   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<7>
    RAMB36_X5Y19.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        19.312ns (1.792ns logic, 17.520ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      18.969ns (Levels of Logic = 11)
  Clock Path Skew:      -0.139ns (1.477 - 1.616)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y78.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X68Y25.B5         net (fanout=68)       2.618   system/ipb_arb/src<1>
    SLICE_X68Y25.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X66Y63.B2         net (fanout=442)      3.135   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X66Y63.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B3         net (fanout=1)        0.836   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X62Y57.B5         net (fanout=6)        0.640   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X62Y57.BMUX       Tilo                  0.196   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X62Y58.A5         net (fanout=1)        0.324   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X62Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X70Y20.B3         net (fanout=60)       2.716   system/ipb_usr_fabric/n0398<2>
    SLICE_X70Y20.B          Tilo                  0.068   system/ipb_usr_fabric/N54
                                                          system/ipb_usr_fabric/mux_rdata<0><7>2_SW0
    SLICE_X70Y32.D6         net (fanout=1)        0.929   system/ipb_usr_fabric/N54
    SLICE_X70Y32.D          Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<3>
                                                          system/ipb_usr_fabric/mux_rdata<0><7>2
    SLICE_X70Y32.C6         net (fanout=1)        0.123   system/ipb_usr_fabric/mux_rdata<0><7>2
    SLICE_X70Y32.C          Tilo                  0.068   user_ipb_miso[1]_ipb_rdata<3>
                                                          system/ipb_usr_fabric/mux_rdata<0><7>3
    SLICE_X61Y78.D1         net (fanout=1)        3.155   system/ipb_from_slaves[5]_ipb_rdata<7>
    SLICE_X61Y78.D          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<7>
                                                          system/ipb_fabric/mux_rdata<0><7>3
    SLICE_X73Y78.B5         net (fanout=3)        0.941   system/ipb_from_fabric_ipb_rdata<7>
    SLICE_X73Y78.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/mux101191
    SLICE_X73Y78.A6         net (fanout=1)        0.110   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<7>
    SLICE_X73Y78.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_data<7>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2511
    RAMB36_X5Y19.DIADI3     net (fanout=1)        1.522   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_wdata<7>
    RAMB36_X5Y19.CLKARDCLKL Trdck_DIA             0.707   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                        18.969ns (1.920ns logic, 17.049ns route)
                                                          (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X3Y24.DIADI0), 12706 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.194ns (Levels of Logic = 11)
  Clock Path Skew:      -0.094ns (1.522 - 1.616)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y78.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X68Y25.B4         net (fanout=69)       2.974   system/ipb_arb/src<0>
    SLICE_X68Y25.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X66Y63.B2         net (fanout=442)      3.135   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X66Y63.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B3         net (fanout=1)        0.836   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X63Y58.A6         net (fanout=6)        0.436   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X63Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                          system/ipb_usr_fabric/Mmux_n0398411
    SLICE_X63Y58.B3         net (fanout=1)        0.335   system/ipb_usr_fabric/Mmux_n039841
    SLICE_X63Y58.B          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n039822
                                                          system/ipb_usr_fabric/Mmux_n039842
    SLICE_X68Y26.A1         net (fanout=60)       2.678   system/ipb_usr_fabric/n0398<3>
    SLICE_X68Y26.A          Tilo                  0.068   system/ipb_usr_fabric/N62
                                                          system/ipb_usr_fabric/mux_rdata<0><0>2_SW0
    SLICE_X69Y34.D3         net (fanout=1)        0.915   system/ipb_usr_fabric/N68
    SLICE_X69Y34.D          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><0>2
                                                          system/ipb_usr_fabric/mux_rdata<0><0>2
    SLICE_X69Y34.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/mux_rdata<0><0>2
    SLICE_X69Y34.C          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><0>2
                                                          system/ipb_usr_fabric/mux_rdata<0><0>3
    SLICE_X64Y78.A1         net (fanout=1)        2.800   system/ipb_from_slaves[5]_ipb_rdata<0>
    SLICE_X64Y78.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><0>4
    SLICE_X64Y88.B3         net (fanout=3)        1.150   system/ipb_from_fabric_ipb_rdata<0>
    SLICE_X64Y88.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux321
    SLICE_X64Y88.A6         net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
    SLICE_X64Y88.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3211
    RAMB36_X3Y24.DIADI0     net (fanout=1)        1.556   system/phy_en.phy_ipb_ctrl/trans_out_wdata<0>
    RAMB36_X3Y24.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        19.194ns (1.792ns logic, 17.402ns route)
                                                          (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.029ns (Levels of Logic = 11)
  Clock Path Skew:      -0.094ns (1.522 - 1.616)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y78.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X68Y25.B4         net (fanout=69)       2.974   system/ipb_arb/src<0>
    SLICE_X68Y25.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X66Y63.B2         net (fanout=442)      3.135   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X66Y63.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B3         net (fanout=1)        0.836   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X62Y57.B5         net (fanout=6)        0.640   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X62Y57.BMUX       Tilo                  0.196   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X62Y58.A5         net (fanout=1)        0.324   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X62Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X68Y26.A6         net (fanout=60)       2.192   system/ipb_usr_fabric/n0398<2>
    SLICE_X68Y26.A          Tilo                  0.068   system/ipb_usr_fabric/N62
                                                          system/ipb_usr_fabric/mux_rdata<0><0>2_SW0
    SLICE_X69Y34.D3         net (fanout=1)        0.915   system/ipb_usr_fabric/N68
    SLICE_X69Y34.D          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><0>2
                                                          system/ipb_usr_fabric/mux_rdata<0><0>2
    SLICE_X69Y34.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/mux_rdata<0><0>2
    SLICE_X69Y34.C          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><0>2
                                                          system/ipb_usr_fabric/mux_rdata<0><0>3
    SLICE_X64Y78.A1         net (fanout=1)        2.800   system/ipb_from_slaves[5]_ipb_rdata<0>
    SLICE_X64Y78.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><0>4
    SLICE_X64Y88.B3         net (fanout=3)        1.150   system/ipb_from_fabric_ipb_rdata<0>
    SLICE_X64Y88.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux321
    SLICE_X64Y88.A6         net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
    SLICE_X64Y88.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3211
    RAMB36_X3Y24.DIADI0     net (fanout=1)        1.556   system/phy_en.phy_ipb_ctrl/trans_out_wdata<0>
    RAMB36_X3Y24.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        19.029ns (1.920ns logic, 17.109ns route)
                                                          (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.016ns (Levels of Logic = 11)
  Clock Path Skew:      -0.094ns (1.522 - 1.616)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y78.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X68Y25.B4         net (fanout=69)       2.974   system/ipb_arb/src<0>
    SLICE_X68Y25.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X66Y63.B2         net (fanout=442)      3.135   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X66Y63.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B3         net (fanout=1)        0.836   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X62Y58.B4         net (fanout=6)        0.605   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X62Y58.B          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039831
    SLICE_X62Y58.A2         net (fanout=1)        0.474   system/ipb_usr_fabric/Mmux_n03983
    SLICE_X62Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X68Y26.A6         net (fanout=60)       2.192   system/ipb_usr_fabric/n0398<2>
    SLICE_X68Y26.A          Tilo                  0.068   system/ipb_usr_fabric/N62
                                                          system/ipb_usr_fabric/mux_rdata<0><0>2_SW0
    SLICE_X69Y34.D3         net (fanout=1)        0.915   system/ipb_usr_fabric/N68
    SLICE_X69Y34.D          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><0>2
                                                          system/ipb_usr_fabric/mux_rdata<0><0>2
    SLICE_X69Y34.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/mux_rdata<0><0>2
    SLICE_X69Y34.C          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><0>2
                                                          system/ipb_usr_fabric/mux_rdata<0><0>3
    SLICE_X64Y78.A1         net (fanout=1)        2.800   system/ipb_from_slaves[5]_ipb_rdata<0>
    SLICE_X64Y78.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_input<3>
                                                          system/ipb_fabric/mux_rdata<0><0>4
    SLICE_X64Y88.B3         net (fanout=3)        1.150   system/ipb_from_fabric_ipb_rdata<0>
    SLICE_X64Y88.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux321
    SLICE_X64Y88.A6         net (fanout=1)        0.124   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
    SLICE_X64Y88.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata3211
    RAMB36_X3Y24.DIADI0     net (fanout=1)        1.556   system/phy_en.phy_ipb_ctrl/trans_out_wdata<0>
    RAMB36_X3Y24.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                        19.016ns (1.792ns logic, 17.224ns route)
                                                          (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB36_X4Y23.DIADI0), 12706 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.115ns (Levels of Logic = 11)
  Clock Path Skew:      -0.115ns (1.501 - 1.616)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y78.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X68Y25.B4         net (fanout=69)       2.974   system/ipb_arb/src<0>
    SLICE_X68Y25.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X66Y63.B2         net (fanout=442)      3.135   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X66Y63.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B3         net (fanout=1)        0.836   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X62Y57.B5         net (fanout=6)        0.640   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X62Y57.BMUX       Tilo                  0.196   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X62Y58.A5         net (fanout=1)        0.324   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X62Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X69Y20.C4         net (fanout=60)       2.626   system/ipb_usr_fabric/n0398<2>
    SLICE_X69Y20.C          Tilo                  0.068   system/ipb_usr_fabric/N52
                                                          system/ipb_usr_fabric/mux_rdata<0><8>2_SW0
    SLICE_X69Y33.D6         net (fanout=1)        0.886   system/ipb_usr_fabric/N52
    SLICE_X69Y33.D          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><8>2
                                                          system/ipb_usr_fabric/mux_rdata<0><8>2
    SLICE_X69Y33.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/mux_rdata<0><8>2
    SLICE_X69Y33.C          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><8>2
                                                          system/ipb_usr_fabric/mux_rdata<0><8>3
    SLICE_X66Y77.A3         net (fanout=1)        2.616   system/ipb_from_slaves[5]_ipb_rdata<8>
    SLICE_X66Y77.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><8>3
    SLICE_X67Y88.B1         net (fanout=3)        1.014   system/ipb_from_fabric_ipb_rdata<8>
    SLICE_X67Y88.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101201
    SLICE_X67Y88.A6         net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<8>
    SLICE_X67Y88.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2411
    RAMB36_X4Y23.DIADI0     net (fanout=1)        1.571   system/phy_en.phy_ipb_ctrl/trans_out_wdata<8>
    RAMB36_X4Y23.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        19.115ns (1.920ns logic, 17.195ns route)
                                                          (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      19.102ns (Levels of Logic = 11)
  Clock Path Skew:      -0.115ns (1.501 - 1.616)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y78.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X68Y25.B4         net (fanout=69)       2.974   system/ipb_arb/src<0>
    SLICE_X68Y25.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X66Y63.B2         net (fanout=442)      3.135   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X66Y63.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B3         net (fanout=1)        0.836   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X62Y58.B4         net (fanout=6)        0.605   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X62Y58.B          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039831
    SLICE_X62Y58.A2         net (fanout=1)        0.474   system/ipb_usr_fabric/Mmux_n03983
    SLICE_X62Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X69Y20.C4         net (fanout=60)       2.626   system/ipb_usr_fabric/n0398<2>
    SLICE_X69Y20.C          Tilo                  0.068   system/ipb_usr_fabric/N52
                                                          system/ipb_usr_fabric/mux_rdata<0><8>2_SW0
    SLICE_X69Y33.D6         net (fanout=1)        0.886   system/ipb_usr_fabric/N52
    SLICE_X69Y33.D          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><8>2
                                                          system/ipb_usr_fabric/mux_rdata<0><8>2
    SLICE_X69Y33.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/mux_rdata<0><8>2
    SLICE_X69Y33.C          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><8>2
                                                          system/ipb_usr_fabric/mux_rdata<0><8>3
    SLICE_X66Y77.A3         net (fanout=1)        2.616   system/ipb_from_slaves[5]_ipb_rdata<8>
    SLICE_X66Y77.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><8>3
    SLICE_X67Y88.B1         net (fanout=3)        1.014   system/ipb_from_fabric_ipb_rdata<8>
    SLICE_X67Y88.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101201
    SLICE_X67Y88.A6         net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<8>
    SLICE_X67Y88.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2411
    RAMB36_X4Y23.DIADI0     net (fanout=1)        1.571   system/phy_en.phy_ipb_ctrl/trans_out_wdata<8>
    RAMB36_X4Y23.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        19.102ns (1.792ns logic, 17.310ns route)
                                                          (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      18.759ns (Levels of Logic = 11)
  Clock Path Skew:      -0.115ns (1.501 - 1.616)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y78.CQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_1
    SLICE_X68Y25.B5         net (fanout=68)       2.618   system/ipb_arb/src<1>
    SLICE_X68Y25.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X66Y63.B2         net (fanout=442)      3.135   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X66Y63.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_registers_inst/register_byte<7>
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B3         net (fanout=1)        0.836   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o2
    SLICE_X61Y63.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
                                                          system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o4
    SLICE_X62Y57.B5         net (fanout=6)        0.640   system/ipb_usr_fabric/GND_364_o_GND_364_o_OR_1009_o
    SLICE_X62Y57.BMUX       Tilo                  0.196   system/ipb_usr_fabric/GND_364_o_INV_1193_o
                                                          system/ipb_usr_fabric/Mmux_n039832
    SLICE_X62Y58.A5         net (fanout=1)        0.324   system/ipb_usr_fabric/Mmux_n039831
    SLICE_X62Y58.A          Tilo                  0.068   system/ipb_usr_fabric/Mmux_n03983
                                                          system/ipb_usr_fabric/Mmux_n039833
    SLICE_X69Y20.C4         net (fanout=60)       2.626   system/ipb_usr_fabric/n0398<2>
    SLICE_X69Y20.C          Tilo                  0.068   system/ipb_usr_fabric/N52
                                                          system/ipb_usr_fabric/mux_rdata<0><8>2_SW0
    SLICE_X69Y33.D6         net (fanout=1)        0.886   system/ipb_usr_fabric/N52
    SLICE_X69Y33.D          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><8>2
                                                          system/ipb_usr_fabric/mux_rdata<0><8>2
    SLICE_X69Y33.C2         net (fanout=1)        0.463   system/ipb_usr_fabric/mux_rdata<0><8>2
    SLICE_X69Y33.C          Tilo                  0.068   system/ipb_usr_fabric/mux_rdata<0><8>2
                                                          system/ipb_usr_fabric/mux_rdata<0><8>3
    SLICE_X66Y77.A3         net (fanout=1)        2.616   system/ipb_from_slaves[5]_ipb_rdata<8>
    SLICE_X66Y77.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<11>
                                                          system/ipb_fabric/mux_rdata<0><8>3
    SLICE_X67Y88.B1         net (fanout=3)        1.014   system/ipb_from_fabric_ipb_rdata<8>
    SLICE_X67Y88.B          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/mux101201
    SLICE_X67Y88.A6         net (fanout=1)        0.110   system/phy_en.phy_ipb_ctrl/trans/tx_data<8>
    SLICE_X67Y88.A          Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/tx_data<9>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/Mmux_trans_out_wdata2411
    RAMB36_X4Y23.DIADI0     net (fanout=1)        1.571   system/phy_en.phy_ipb_ctrl/trans_out_wdata<8>
    RAMB36_X4Y23.CLKARDCLKL Trdck_DIA             0.707   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram3
    ----------------------------------------------------  ---------------------------
    Total                                        18.759ns (1.920ns logic, 16.839ns route)
                                                          (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_32 (SLICE_X57Y39.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.046ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/eep.i2c_eep/regs_o_2_0 (FF)
  Destination:          system/ip_mac/mac_addr_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.741 - 0.637)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/eep.i2c_eep/regs_o_2_0 to system/ip_mac/mac_addr_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y40.AQ      Tcko                  0.098   system/regs_eeprom<2><3>
                                                       system/eep.i2c_eep/regs_o_2_0
    SLICE_X57Y39.B5      net (fanout=1)        0.109   system/regs_eeprom<2><0>
    SLICE_X57Y39.CLK     Tah         (-Th)     0.057   system/ip_mac/mac_addr_34
                                                       system/ip_mac/Mmux_mac_addr[47]_mac_addr[47]_mux_9_OUT261
                                                       system/ip_mac/mac_addr_32
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.041ns logic, 0.109ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result_25 (SLICE_X60Y92.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/rmw_coeff_25 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.060 - 0.049)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/rmw_coeff_25 to system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y92.DQ      Tcko                  0.098   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_coeff<25>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_coeff_25
    SLICE_X60Y92.B6      net (fanout=1)        0.046   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_coeff<25>
    SLICE_X60Y92.CLK     Tah         (-Th)     0.077   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result<27>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/Mmux_rmw_result[31]_rmw_input[31]_mux_50_OUT181
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/rmw_result_25
    -------------------------------------------------  ---------------------------
    Total                                      0.067ns (0.021ns logic, 0.046ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_ack (SLICE_X72Y24.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_tracking_1_inst/ipb_vi2c_inst/rx_ack (FF)
  Destination:          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_ack (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_tracking_1_inst/ipb_vi2c_inst/rx_ack to usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_ack
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y24.DQ      Tcko                  0.098   usr/link_tracking_1_inst/ipb_vi2c_inst/rx_ack
                                                       usr/link_tracking_1_inst/ipb_vi2c_inst/rx_ack
    SLICE_X72Y24.B6      net (fanout=3)        0.050   usr/link_tracking_1_inst/ipb_vi2c_inst/rx_ack
    SLICE_X72Y24.CLK     Tah         (-Th)     0.077   usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_ack
                                                       usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_ack_rstpot
                                                       usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_ack
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (0.021ns logic, 0.050ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y25.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y12.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y21.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.086ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_27 (SLICE_X51Y70.D2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.702ns (Levels of Logic = 9)
  Clock Path Skew:      -0.179ns (3.085 - 3.264)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X68Y25.B4      net (fanout=69)       2.974   system/ipb_arb/src<0>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B4      net (fanout=39)       0.788   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C3      net (fanout=33)       1.902   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X45Y53.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X45Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y44.C5      net (fanout=7)        0.844   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y44.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A1      net (fanout=3)        0.750   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X51Y70.D2      net (fanout=70)       3.164   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X51Y70.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                     15.702ns (1.064ns logic, 14.638ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.346ns (Levels of Logic = 9)
  Clock Path Skew:      -0.179ns (3.085 - 3.264)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y78.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X68Y25.B5      net (fanout=68)       2.618   system/ipb_arb/src<1>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B4      net (fanout=39)       0.788   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C3      net (fanout=33)       1.902   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X45Y53.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X45Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y44.C5      net (fanout=7)        0.844   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y44.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A1      net (fanout=3)        0.750   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X51Y70.D2      net (fanout=70)       3.164   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X51Y70.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                     15.346ns (1.064ns logic, 14.282ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.361ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (3.085 - 3.163)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/data_i_r_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y80.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X68Y25.B1      net (fanout=35)       2.633   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B4      net (fanout=39)       0.788   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C3      net (fanout=33)       1.902   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X45Y53.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X45Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y44.C5      net (fanout=7)        0.844   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y44.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A1      net (fanout=3)        0.750   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X51Y70.D2      net (fanout=70)       3.164   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X51Y70.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT201
                                                       system/sram1_if/sramInterface/data_i_r_27
    -------------------------------------------------  ---------------------------
    Total                                     15.361ns (1.064ns logic, 14.297ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_26 (SLICE_X51Y70.B3), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.560ns (Levels of Logic = 9)
  Clock Path Skew:      -0.179ns (3.085 - 3.264)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X68Y25.B4      net (fanout=69)       2.974   system/ipb_arb/src<0>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B4      net (fanout=39)       0.788   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C3      net (fanout=33)       1.902   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X45Y53.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X45Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y44.C5      net (fanout=7)        0.844   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y44.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A1      net (fanout=3)        0.750   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X51Y70.B3      net (fanout=70)       3.022   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X51Y70.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     15.560ns (1.064ns logic, 14.496ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.204ns (Levels of Logic = 9)
  Clock Path Skew:      -0.179ns (3.085 - 3.264)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y78.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X68Y25.B5      net (fanout=68)       2.618   system/ipb_arb/src<1>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B4      net (fanout=39)       0.788   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C3      net (fanout=33)       1.902   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X45Y53.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X45Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y44.C5      net (fanout=7)        0.844   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y44.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A1      net (fanout=3)        0.750   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X51Y70.B3      net (fanout=70)       3.022   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X51Y70.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     15.204ns (1.064ns logic, 14.140ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.219ns (Levels of Logic = 9)
  Clock Path Skew:      -0.078ns (3.085 - 3.163)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y80.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X68Y25.B1      net (fanout=35)       2.633   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B4      net (fanout=39)       0.788   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C3      net (fanout=33)       1.902   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X45Y53.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X45Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y44.C5      net (fanout=7)        0.844   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y44.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A1      net (fanout=3)        0.750   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X51Y70.B3      net (fanout=70)       3.022   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X51Y70.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                     15.219ns (1.064ns logic, 14.155ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_31 (SLICE_X49Y70.D2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.455ns (Levels of Logic = 9)
  Clock Path Skew:      -0.180ns (3.084 - 3.264)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y78.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X68Y25.B4      net (fanout=69)       2.974   system/ipb_arb/src<0>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B4      net (fanout=39)       0.788   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C3      net (fanout=33)       1.902   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X45Y53.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X45Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y44.C5      net (fanout=7)        0.844   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y44.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A1      net (fanout=3)        0.750   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X49Y70.D2      net (fanout=70)       2.917   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X49Y70.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     15.455ns (1.064ns logic, 14.391ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.099ns (Levels of Logic = 9)
  Clock Path Skew:      -0.180ns (3.084 - 3.264)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y78.CQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X68Y25.B5      net (fanout=68)       2.618   system/ipb_arb/src<1>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B4      net (fanout=39)       0.788   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C3      net (fanout=33)       1.902   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X45Y53.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X45Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y44.C5      net (fanout=7)        0.844   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y44.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A1      net (fanout=3)        0.750   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X49Y70.D2      net (fanout=70)       2.917   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X49Y70.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     15.099ns (1.064ns logic, 14.035ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.114ns (Levels of Logic = 9)
  Clock Path Skew:      -0.079ns (3.084 - 3.163)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y80.AQ      Tcko                  0.337   system/ipb_from_masters[2]_ipb_addr<3>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_0
    SLICE_X68Y25.B1      net (fanout=35)       2.633   system/ipb_from_masters[2]_ipb_addr<0>
    SLICE_X68Y25.B       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X55Y71.A2      net (fanout=442)      3.365   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X55Y71.A       Tilo                  0.068   system/regs_from_ipbus<18><3>
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X56Y71.B3      net (fanout=1)        0.512   system/ipb_fabric/N01
    SLICE_X56Y71.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B4      net (fanout=39)       0.788   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X57Y76.B       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>8
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C3      net (fanout=33)       1.902   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X45Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X45Y53.D3      net (fanout=4)        0.339   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X45Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X49Y44.C5      net (fanout=7)        0.844   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X49Y44.C       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X45Y48.A1      net (fanout=3)        0.750   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X45Y48.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X49Y70.D2      net (fanout=70)       2.917   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X49Y70.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                     15.114ns (1.064ns logic, 14.050ns route)
                                                       (7.0% logic, 93.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/ADDR_O_20 (SLICE_X43Y71.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/ADDR_O_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (1.489 - 1.394)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/ADDR_O_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y70.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X43Y71.A1      net (fanout=75)       0.266   system/regs_from_ipbus<8><0>
    SLICE_X43Y71.CLK     Tah         (-Th)     0.055   system/sram_w[1]_addr<20>
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O131
                                                       system/sram1_if/sramInterface/ADDR_O_20
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.043ns logic, 0.266ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_12 (SLICE_X46Y69.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (1.488 - 1.394)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y70.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X46Y69.B6      net (fanout=75)       0.276   system/regs_from_ipbus<8><0>
    SLICE_X46Y69.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<13>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT41
                                                       system/sram1_if/sramInterface/data_i_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.041ns logic, 0.276ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_14 (SLICE_X48Y71.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (1.490 - 1.394)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y70.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X48Y71.B5      net (fanout=75)       0.287   system/regs_from_ipbus<8><0>
    SLICE_X48Y71.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<15>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT61
                                                       system/sram1_if/sramInterface/data_i_r_14
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.041ns logic, 0.287ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0555<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X18Y63.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.420ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X58Y87.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.314ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.093 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y82.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X57Y82.C1      net (fanout=1)        0.834   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<8>
    SLICE_X57Y82.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y82.D5      net (fanout=1)        0.437   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X57Y82.DMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y87.B6      net (fanout=1)        0.682   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X57Y87.A6      net (fanout=2)        0.115   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y87.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X58Y87.A5      net (fanout=1)        0.441   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X58Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.314ns (0.805ns logic, 2.509ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.064ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.093 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y82.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X57Y82.C2      net (fanout=1)        0.584   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<10>
    SLICE_X57Y82.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y82.D5      net (fanout=1)        0.437   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X57Y82.DMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y87.B6      net (fanout=1)        0.682   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X57Y87.A6      net (fanout=2)        0.115   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y87.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X58Y87.A5      net (fanout=1)        0.441   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X58Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.064ns (0.805ns logic, 2.259ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.000ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.909 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y84.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X57Y82.C3      net (fanout=4)        0.476   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X57Y82.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y82.D5      net (fanout=1)        0.437   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X57Y82.DMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y87.B6      net (fanout=1)        0.682   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X57Y87.A6      net (fanout=2)        0.115   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y87.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X58Y87.A5      net (fanout=1)        0.441   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X58Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (0.849ns logic, 2.151ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X58Y87.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.203ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.093 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y82.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_8
    SLICE_X57Y82.C1      net (fanout=1)        0.834   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<8>
    SLICE_X57Y82.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y82.D5      net (fanout=1)        0.437   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X57Y82.DMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y87.B6      net (fanout=1)        0.682   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X58Y87.B5      net (fanout=2)        0.320   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X58Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X58Y87.A6      net (fanout=1)        0.125   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X58Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.203ns (0.805ns logic, 2.398ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.953ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.093 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y82.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X57Y82.C2      net (fanout=1)        0.584   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<10>
    SLICE_X57Y82.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y82.D5      net (fanout=1)        0.437   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X57Y82.DMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y87.B6      net (fanout=1)        0.682   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X58Y87.B5      net (fanout=2)        0.320   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X58Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X58Y87.A6      net (fanout=1)        0.125   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X58Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.953ns (0.805ns logic, 2.148ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.889ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.909 - 0.969)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y84.AQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X57Y82.C3      net (fanout=4)        0.476   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X57Y82.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X57Y82.D5      net (fanout=1)        0.437   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X57Y82.DMUX    Tilo                  0.191   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y87.B6      net (fanout=1)        0.682   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X57Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X58Y87.B5      net (fanout=2)        0.320   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X58Y87.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X58Y87.A6      net (fanout=1)        0.125   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X58Y87.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (0.849ns logic, 2.040ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (SLICE_X56Y82.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.926ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.909 - 0.958)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_10 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y96.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_10
    SLICE_X59Y97.A2      net (fanout=2)        0.722   system/gbt_phase_monitoring/sfp_cdce_pm/timer<10>
    SLICE_X59Y97.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X57Y94.C6      net (fanout=2)        0.551   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X57Y94.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X56Y82.CE      net (fanout=4)        0.896   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X56Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.926ns (0.757ns logic, 2.169ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_11 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.909 - 0.958)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_11 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y96.DQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_11
    SLICE_X59Y97.A1      net (fanout=2)        0.582   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
    SLICE_X59Y97.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X57Y94.C6      net (fanout=2)        0.551   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X57Y94.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X56Y82.CE      net (fanout=4)        0.896   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X56Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (0.757ns logic, 2.029ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.724ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.909 - 0.958)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_8 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y96.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_8
    SLICE_X59Y97.A4      net (fanout=2)        0.520   system/gbt_phase_monitoring/sfp_cdce_pm/timer<8>
    SLICE_X59Y97.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X57Y94.C6      net (fanout=2)        0.551   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X57Y94.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X56Y82.CE      net (fanout=4)        0.896   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X56Y82.CLK     Tceck                 0.284   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.724ns (0.757ns logic, 1.967ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X72Y88.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.434 - 0.399)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y88.AQ      Tcko                  0.115   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_12
    SLICE_X72Y88.AI      net (fanout=4)        0.111   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<12>
    SLICE_X72Y88.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (0.028ns logic, 0.111ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X56Y81.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y82.AQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    SLICE_X56Y81.AI      net (fanout=2)        0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<0>
    SLICE_X56Y81.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.028ns logic, 0.098ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X56Y86.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y84.CQ      Tcko                  0.115   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X56Y86.CI      net (fanout=4)        0.108   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X56Y86.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.030ns logic, 0.108ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y81.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.134ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X20Y52.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X22Y52.A4      net (fanout=5)        0.949   system/regs_from_ipbus<11><12>
    SLICE_X22Y52.AMUX    Tilo                  0.190   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X20Y52.SR      net (fanout=2)        0.360   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X20Y52.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (0.825ns logic, 1.309ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X20Y52.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.227ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.773ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X22Y52.A4      net (fanout=5)        0.949   system/regs_from_ipbus<11><12>
    SLICE_X22Y52.A       Tilo                  0.068   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X20Y52.CLK     net (fanout=2)        0.375   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (0.449ns logic, 1.324ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X20Y52.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X22Y52.A4      net (fanout=5)        0.387   system/regs_from_ipbus<11><12>
    SLICE_X22Y52.AMUX    Tilo                  0.079   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X20Y52.SR      net (fanout=2)        0.138   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X20Y52.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.248ns logic, 0.525ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X20Y52.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.696ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.696ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X22Y52.A4      net (fanout=5)        0.387   system/regs_from_ipbus<11><12>
    SLICE_X22Y52.A       Tilo                  0.034   system/spi/sck_C
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X20Y52.CLK     net (fanout=2)        0.160   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.696ns (0.149ns logic, 0.547ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      4.887ns|            0|            0|            0|     13232868|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      4.887ns|            0|            0|         2456|     13230410|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     15.309ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     19.549ns|          N/A|            0|            0|     12994564|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     16.086ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      2.134ns|            0|            0|            0|            2|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.134ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     20.520ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     20.520ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.420ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   19.549|         |         |         |
clk125_2_p     |   19.549|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   19.549|         |         |         |
clk125_2_p     |   19.549|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.092|         |         |         |
xpoint1_clk1_p |    5.092|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.092|         |         |         |
xpoint1_clk1_p |    5.092|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13334773 paths, 0 nets, and 55758 connections

Design statistics:
   Minimum period:  19.549ns{1}   (Maximum frequency:  51.154MHz)
   Maximum path delay from/to any node:   2.134ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 22 13:14:09 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 515 MB



