INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 11:56:58 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : bnn
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.614ns  (required time - arrival time)
  Source:                 c_LSQ_data/loadQ/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_data/storeQ/dataQ_3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 1.340ns (16.683%)  route 6.692ns (83.317%))
  Logic Levels:           15  (CARRY4=2 LUT3=3 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 5.290 - 4.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3227, unset)         1.602     1.602    c_LSQ_data/loadQ/clk
    SLICE_X26Y96         FDRE                                         r  c_LSQ_data/loadQ/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y96         FDRE (Prop_fdre_C_Q)         0.269     1.871 f  c_LSQ_data/loadQ/head_reg[0]/Q
                         net (fo=93, routed)          0.571     2.442    c_LSQ_data/loadQ/loadQ_io_loadHead[0]
    SLICE_X26Y97         LUT3 (Prop_lut3_I0_O)        0.053     2.495 r  c_LSQ_data/loadQ/addrKnown_5_i_9/O
                         net (fo=17, routed)          0.276     2.772    c_LSQ_data/loadQ/addrKnown_5_i_9_n_0
    SLICE_X26Y98         LUT5 (Prop_lut5_I0_O)        0.053     2.825 r  c_LSQ_data/loadQ/loadCompleted_1_i_8/O
                         net (fo=2, routed)           0.418     3.242    c_LSQ_data/loadQ/loadCompleted_1_i_8_n_0
    SLICE_X27Y98         LUT6 (Prop_lut6_I0_O)        0.053     3.295 f  c_LSQ_data/loadQ/loadCompleted_4_i_2/O
                         net (fo=5, routed)           0.466     3.762    c_LSQ_data/loadQ/loadCompleted_4_i_2_n_0
    SLICE_X27Y99         LUT6 (Prop_lut6_I0_O)        0.053     3.815 f  c_LSQ_data/loadQ/dataQ_0[31]_i_50/O
                         net (fo=1, routed)           0.247     4.062    c_LSQ_data/loadQ/dataQ_0[31]_i_50_n_0
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.053     4.115 r  c_LSQ_data/loadQ/dataQ_0[31]_i_41/O
                         net (fo=64, routed)          0.791     4.906    c_LSQ_data/loadQ/dataQ_0[31]_i_41_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I2_O)        0.053     4.959 f  c_LSQ_data/loadQ/dataQ_0[19]_i_33/O
                         net (fo=1, routed)           0.453     5.412    c_LSQ_data/loadQ/dataQ_0[19]_i_33_n_0
    SLICE_X38Y99         LUT4 (Prop_lut4_I2_O)        0.053     5.465 r  c_LSQ_data/loadQ/dataQ_0[19]_i_12/O
                         net (fo=4, routed)           0.566     6.031    icmp_40/LSQ_data_dataOutArray_1[19]
    SLICE_X36Y103        LUT5 (Prop_lut5_I2_O)        0.053     6.084 r  icmp_40/i__i_26/O
                         net (fo=1, routed)           0.000     6.084    icmp_40/i__i_26_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.408 r  icmp_40/i__i_10/CO[3]
                         net (fo=1, routed)           0.000     6.408    icmp_40/i__i_10_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.466 r  icmp_40/i__i_9/CO[3]
                         net (fo=33, routed)          0.594     7.060    select_0/Antitokens/dataOutArray[0][0]
    SLICE_X38Y106        LUT6 (Prop_lut6_I0_O)        0.053     7.113 r  select_0/Antitokens/i__i_8/O
                         net (fo=1, routed)           0.343     7.456    c_LSQ_data/loadQ/reg_out1_i_2
    SLICE_X39Y106        LUT6 (Prop_lut6_I5_O)        0.053     7.509 r  c_LSQ_data/loadQ/i__i_3/O
                         net (fo=9, routed)           0.551     8.060    c_LSQ_data/loadQ/add_42_pValidArray_1
    SLICE_X38Y113        LUT3 (Prop_lut3_I2_O)        0.053     8.113 r  c_LSQ_data/loadQ/cnt[3]_i_3__0/O
                         net (fo=12, routed)          0.402     8.514    c_LSQ_data/storeQ/store_1_pValidArray_0
    SLICE_X41Y113        LUT6 (Prop_lut6_I3_O)        0.053     8.567 f  c_LSQ_data/storeQ/dataKnown_3_i_3__0/O
                         net (fo=34, routed)          0.454     9.022    c_LSQ_data/storeQ/dataKnown_0_reg_0
    SLICE_X39Y110        LUT6 (Prop_lut6_I0_O)        0.053     9.075 r  c_LSQ_data/storeQ/dataQ_3[31]_i_1__0/O
                         net (fo=32, routed)          0.560     9.634    c_LSQ_data/storeQ/dataQ_3
    SLICE_X39Y112        FDRE                                         r  c_LSQ_data/storeQ/dataQ_3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=3227, unset)         1.290     5.290    c_LSQ_data/storeQ/clk
    SLICE_X39Y112        FDRE                                         r  c_LSQ_data/storeQ/dataQ_3_reg[10]/C
                         clock pessimism              0.010     5.300    
                         clock uncertainty           -0.035     5.265    
    SLICE_X39Y112        FDRE (Setup_fdre_C_CE)      -0.244     5.021    c_LSQ_data/storeQ/dataQ_3_reg[10]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                 -4.614    




