module TEST_24MHZ_CLOCK ( 
    input wire clk,
    input wire button,
    output wire[2:0] led
);

reg [14:0] ctr; 
reg [2:0] ledBuf;

assign led = ~ledBuf;

always @(posedge clk) 
begin
	ctr <= (ctr == 12_000_000) ? 15'd0 : ctr + 1'd1;
end

always @(posedge clk) 
begin
	if (~button)
		ledBuf <= 3'd1;
	else
		ledBuf <= (|ctr) ? ledBuf : ledBuf + 1'd0;
end

endmodule