<profile>

<section name = "Vivado HLS Report for 'Loop_l_wr_o_fifo_pro'" level="0">
<item name = "Date">Fri May  1 00:15:31 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.50, 1.956, 0.31</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1028, 1028, 1028, 1028, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_wr_o_fifo_L">1026, 1026, 4, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 111, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 102, -</column>
<column name="Register">0, -, 177, 32, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln180_1_fu_151_p2">+, 0, 0, 15, 1, 6</column>
<column name="add_ln180_fu_131_p2">+, 0, 0, 18, 11, 1</column>
<column name="index_fu_181_p2">+, 0, 0, 17, 10, 10</column>
<column name="j_fu_187_p2">+, 0, 0, 15, 1, 6</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln180_fu_125_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="icmp_ln182_fu_137_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln186_1_fu_157_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln186_fu_143_p3">select, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_i10_0_phi_fu_107_p4">9, 2, 6, 12</column>
<column name="i10_0_reg_103">9, 2, 6, 12</column>
<column name="indvar_flatten_reg_92">9, 2, 11, 22</column>
<column name="j11_0_reg_114">9, 2, 6, 12</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="xk_fifo_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="i10_0_reg_103">6, 0, 6, 0</column>
<column name="icmp_ln180_reg_197">1, 0, 1, 0</column>
<column name="index_reg_211">10, 0, 10, 0</column>
<column name="indvar_flatten_reg_92">11, 0, 11, 0</column>
<column name="j11_0_reg_114">6, 0, 6, 0</column>
<column name="select_ln186_1_reg_206">6, 0, 6, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_6_reg_226">64, 0, 64, 0</column>
<column name="icmp_ln180_reg_197">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_l_wr_o_fifo_pro, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_l_wr_o_fifo_pro, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_l_wr_o_fifo_pro, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Loop_l_wr_o_fifo_pro, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_l_wr_o_fifo_pro, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_l_wr_o_fifo_pro, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_l_wr_o_fifo_pro, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_l_wr_o_fifo_pro, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Loop_l_wr_o_fifo_pro, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Loop_l_wr_o_fifo_pro, return value</column>
<column name="arr1_address0">out, 10, ap_memory, arr1, array</column>
<column name="arr1_ce0">out, 1, ap_memory, arr1, array</column>
<column name="arr1_q0">in, 64, ap_memory, arr1, array</column>
<column name="xk_fifo_V_din">out, 64, ap_fifo, xk_fifo_V, pointer</column>
<column name="xk_fifo_V_full_n">in, 1, ap_fifo, xk_fifo_V, pointer</column>
<column name="xk_fifo_V_write">out, 1, ap_fifo, xk_fifo_V, pointer</column>
</table>
</item>
</section>
</profile>
