#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Mar  2 17:27:03 2025
# Process ID: 30896
# Current directory: C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9640 C:\Users\sam\Documents\RISC-V-CPU\direct-mapped-RISC-V\direct-mapped-RISC-V.xpr
# Log file: C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/vivado.log
# Journal file: C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V\vivado.jou
# Running On: spain, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 34029 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1456.605 ; gain = 8.125
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Otter_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Otter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim/testAllWithHazards.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim/comprehensive_test_all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim/Matrix_Multiplier_Mem_50x50.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim/Matrix_Multiplier_Mem_10x10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim/Matrix_Multiplier_Mem_3x3.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim/NoHazardTestAll.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Otter_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/CacheFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/DirectMapCache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DirectMapCache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/FourMUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/Hazard_Detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/ImmediateGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/InstructionMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TwoMUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/bram_dualport_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_dualport
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TestBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Otter_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Otter_TB_behav xil_defaultlib.Otter_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Otter_TB_behav xil_defaultlib.Otter_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'de_ex_rf_wr_sel' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:196]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'THREE' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:320]
WARNING: [VRFC 10-5021] port 'INTR' is not connected on this instance [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TestBench.sv:13]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'THREE' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:330]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:143]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv_2700498513
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Hazard_Detection
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.InstructionMem
Compiling module xil_defaultlib.CacheFSM
Compiling module xil_defaultlib.DirectMapCache_default
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.Otter_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Otter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Otter_TB_behav -key {Behavioral:sim_1:Functional:Otter_TB} -tclbatch {Otter_TB.tcl} -view {C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/Otter_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/Otter_TB_behav.wcfg
source Otter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Otter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1539.000 ; gain = 57.070
run 20 us
current_wave_config {Otter_TB_behav.wcfg}
Otter_TB_behav.wcfg
add_wave {{/Otter_TB/CPU/stall}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Otter_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Otter_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim/testAllWithHazards.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim/comprehensive_test_all.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim/Matrix_Multiplier_Mem_50x50.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim/Matrix_Multiplier_Mem_10x10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim/Matrix_Multiplier_Mem_3x3.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim/NoHazardTestAll.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Otter_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/CacheFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/DirectMapCache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DirectMapCache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/FourMUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/Hazard_Detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/ImmediateGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/InstructionMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TwoMUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/bram_dualport_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_dualport
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TestBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Otter_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Otter_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Otter_TB_behav xil_defaultlib.Otter_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Otter_TB_behav xil_defaultlib.Otter_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'de_ex_rf_wr_sel' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:207]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'THREE' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:331]
WARNING: [VRFC 10-5021] port 'INTR' is not connected on this instance [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TestBench.sv:13]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'THREE' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:341]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:154]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv_2700498513
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Hazard_Detection
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.InstructionMem
Compiling module xil_defaultlib.CacheFSM
Compiling module xil_defaultlib.DirectMapCache_default
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.Otter_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Otter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2619.043 ; gain = 0.000
save_wave_config {C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/Otter_TB_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Otter_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Otter_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/CacheFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/DirectMapCache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DirectMapCache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/FourMUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/Hazard_Detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/ImmediateGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/InstructionMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TwoMUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/bram_dualport_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_dualport
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TestBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Otter_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Otter_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Otter_TB_behav xil_defaultlib.Otter_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Otter_TB_behav xil_defaultlib.Otter_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'de_ex_rf_wr_sel' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:207]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'THREE' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:331]
WARNING: [VRFC 10-5021] port 'INTR' is not connected on this instance [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TestBench.sv:13]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'THREE' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:341]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:154]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv_2700498513
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Hazard_Detection
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.InstructionMem
Compiling module xil_defaultlib.CacheFSM
Compiling module xil_defaultlib.DirectMapCache_default
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.Otter_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Otter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2637.059 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Otter_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Otter_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/CacheFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/DirectMapCache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DirectMapCache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/FourMUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/Hazard_Detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/ImmediateGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/InstructionMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TwoMUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/bram_dualport_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_dualport
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TestBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Otter_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Otter_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Otter_TB_behav xil_defaultlib.Otter_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Otter_TB_behav xil_defaultlib.Otter_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'de_ex_rf_wr_sel' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:218]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'THREE' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:342]
WARNING: [VRFC 10-5021] port 'INTR' is not connected on this instance [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TestBench.sv:13]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'THREE' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:352]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:165]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv_2700498513
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Hazard_Detection
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.InstructionMem
Compiling module xil_defaultlib.CacheFSM
Compiling module xil_defaultlib.DirectMapCache_default
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.Otter_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Otter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2641.383 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 20 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Otter_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Otter_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/CacheFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/DirectMapCache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DirectMapCache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/FourMUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/Hazard_Detection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/ImmediateGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/InstructionMem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_MCU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/PC_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TwoMUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/bram_dualport_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_mem_dualport
INFO: [VRFC 10-311] analyzing module OTTER_mem_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TestBench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Otter_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Otter_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Otter_TB_behav xil_defaultlib.Otter_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Otter_TB_behav xil_defaultlib.Otter_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'de_ex_rf_wr_sel' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:218]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'THREE' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:342]
WARNING: [VRFC 10-5021] port 'INTR' is not connected on this instance [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TestBench.sv:13]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'THREE' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:352]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:165]
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv_2700498513
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Hazard_Detection
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.InstructionMem
Compiling module xil_defaultlib.CacheFSM
Compiling module xil_defaultlib.DirectMapCache_default
Compiling module xil_defaultlib.OTTER_mem_byte
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.Otter_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Otter_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2641.383 ; gain = 0.000
run 20 us
current_wave_config {Otter_TB_behav.wcfg}
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/Otter_TB_behav.wcfg
add_wave {{/Otter_TB/CPU/flush}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 20 us
current_wave_config {Otter_TB_behav.wcfg}
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/Otter_TB_behav.wcfg
add_wave {{/Otter_TB/CPU/flushed}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 20 us
save_wave_config {C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/Otter_TB_behav.wcfg}
current_wave_config {Otter_TB_behav.wcfg}
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/Otter_TB_behav.wcfg
add_wave {{/Otter_TB/CPU/Cache/index}} 
current_wave_config {Otter_TB_behav.wcfg}
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/Otter_TB_behav.wcfg
add_wave {{/Otter_TB/CPU/Cache/pc_offset}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Otter_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj Otter_TB_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Otter_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Otter_TB_behav xil_defaultlib.Otter_TB xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Otter_TB_behav xil_defaultlib.Otter_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'de_ex_rf_wr_sel' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:218]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'THREE' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:342]
WARNING: [VRFC 10-5021] port 'INTR' is not connected on this instance [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/TestBench.sv:13]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'THREE' [C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/direct-mapped-RISC-V.srcs/sources_1/new/OTTER_MCU.sv:352]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
restart
INFO: [Wavedata 42-604] Simulation restarted
run 20 us
current_wave_config {Otter_TB_behav.wcfg}
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/Otter_TB_behav.wcfg
add_wave {{/Otter_TB/CPU/Cache/data[15][4]}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 20 us
current_wave_config {Otter_TB_behav.wcfg}
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/Otter_TB_behav.wcfg
add_wave {{/Otter_TB/CPU/w4}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 20 us
current_wave_config {Otter_TB_behav.wcfg}
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/Otter_TB_behav.wcfg
add_wave {{/Otter_TB/CPU/Cache/data[15][4]}} 
current_wave_config {Otter_TB_behav.wcfg}
C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/Otter_TB_behav.wcfg
add_wave {{/Otter_TB/CPU/Cache/data[15][5]}} 
save_wave_config {C:/Users/sam/Documents/RISC-V-CPU/direct-mapped-RISC-V/Otter_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar  2 19:20:20 2025...
