Classic Timing Analyzer report for hardware
Mon Apr 16 12:58:57 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                      ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.850 ns                         ; reset                     ; controlador:ctrl|state[4]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 36.533 ns                        ; controlador:ctrl|state[4] ; Alu[29]                     ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.713 ns                        ; reset                     ; controlador:ctrl|state[1]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 33.81 MHz ( period = 29.577 ns ) ; controlador:ctrl|state[4] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                           ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 33.81 MHz ( period = 29.577 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 29.364 ns               ;
; N/A                                     ; 33.81 MHz ( period = 29.577 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 29.364 ns               ;
; N/A                                     ; 33.81 MHz ( period = 29.574 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 29.364 ns               ;
; N/A                                     ; 33.87 MHz ( period = 29.529 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 29.329 ns               ;
; N/A                                     ; 33.87 MHz ( period = 29.529 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 29.329 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.448 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 29.230 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.448 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 29.230 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.445 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 29.230 ns               ;
; N/A                                     ; 34.01 MHz ( period = 29.400 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 29.195 ns               ;
; N/A                                     ; 34.01 MHz ( period = 29.400 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 29.195 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.365 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.365 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 34.06 MHz ( period = 29.362 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 29.147 ns               ;
; N/A                                     ; 34.07 MHz ( period = 29.355 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 29.140 ns               ;
; N/A                                     ; 34.07 MHz ( period = 29.355 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 29.140 ns               ;
; N/A                                     ; 34.07 MHz ( period = 29.352 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 29.140 ns               ;
; N/A                                     ; 34.10 MHz ( period = 29.322 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 29.107 ns               ;
; N/A                                     ; 34.10 MHz ( period = 29.322 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 29.107 ns               ;
; N/A                                     ; 34.11 MHz ( period = 29.319 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 29.107 ns               ;
; N/A                                     ; 34.11 MHz ( period = 29.317 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 29.112 ns               ;
; N/A                                     ; 34.11 MHz ( period = 29.317 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 29.112 ns               ;
; N/A                                     ; 34.12 MHz ( period = 29.307 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 29.105 ns               ;
; N/A                                     ; 34.12 MHz ( period = 29.307 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 29.105 ns               ;
; N/A                                     ; 34.12 MHz ( period = 29.305 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 29.076 ns               ;
; N/A                                     ; 34.12 MHz ( period = 29.305 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 29.076 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.288 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 29.058 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.288 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 29.058 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.288 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 29.058 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.288 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 29.058 ns               ;
; N/A                                     ; 34.15 MHz ( period = 29.279 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 29.064 ns               ;
; N/A                                     ; 34.15 MHz ( period = 29.279 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 29.064 ns               ;
; N/A                                     ; 34.16 MHz ( period = 29.276 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 29.060 ns               ;
; N/A                                     ; 34.16 MHz ( period = 29.274 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 29.072 ns               ;
; N/A                                     ; 34.16 MHz ( period = 29.274 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 29.072 ns               ;
; N/A                                     ; 34.18 MHz ( period = 29.254 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 29.052 ns               ;
; N/A                                     ; 34.18 MHz ( period = 29.254 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 29.052 ns               ;
; N/A                                     ; 34.19 MHz ( period = 29.248 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 29.030 ns               ;
; N/A                                     ; 34.19 MHz ( period = 29.248 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 29.030 ns               ;
; N/A                                     ; 34.19 MHz ( period = 29.246 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 29.035 ns               ;
; N/A                                     ; 34.19 MHz ( period = 29.246 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 29.035 ns               ;
; N/A                                     ; 34.19 MHz ( period = 29.245 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 29.030 ns               ;
; N/A                                     ; 34.20 MHz ( period = 29.243 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 29.035 ns               ;
; N/A                                     ; 34.20 MHz ( period = 29.239 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 29.035 ns               ;
; N/A                                     ; 34.20 MHz ( period = 29.239 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 29.035 ns               ;
; N/A                                     ; 34.24 MHz ( period = 29.208 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.995 ns               ;
; N/A                                     ; 34.24 MHz ( period = 29.208 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.995 ns               ;
; N/A                                     ; 34.24 MHz ( period = 29.205 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.995 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.995 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.200 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.995 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.198 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 29.000 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.198 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.980 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.198 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.980 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.198 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 29.000 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.196 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.999 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.196 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.999 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.195 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.980 ns               ;
; N/A                                     ; 34.27 MHz ( period = 29.182 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.964 ns               ;
; N/A                                     ; 34.27 MHz ( period = 29.182 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.964 ns               ;
; N/A                                     ; 34.27 MHz ( period = 29.179 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.964 ns               ;
; N/A                                     ; 34.27 MHz ( period = 29.176 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.942 ns               ;
; N/A                                     ; 34.27 MHz ( period = 29.176 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.942 ns               ;
; N/A                                     ; 34.28 MHz ( period = 29.175 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.981 ns               ;
; N/A                                     ; 34.28 MHz ( period = 29.175 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.981 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.166 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.955 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.166 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.955 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.163 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.955 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.160 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.960 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.160 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.960 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.159 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.924 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.159 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.924 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.159 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.924 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.159 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.924 ns               ;
; N/A                                     ; 34.30 MHz ( period = 29.158 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.969 ns               ;
; N/A                                     ; 34.30 MHz ( period = 29.158 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.969 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.150 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.945 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.150 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.930 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.150 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.945 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.150 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.930 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.147 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.926 ns               ;
; N/A                                     ; 34.32 MHz ( period = 29.134 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.929 ns               ;
; N/A                                     ; 34.32 MHz ( period = 29.134 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.929 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.125 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.918 ns               ;
; N/A                                     ; 34.33 MHz ( period = 29.125 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.918 ns               ;
; N/A                                     ; 34.34 MHz ( period = 29.124 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.945 ns               ;
; N/A                                     ; 34.34 MHz ( period = 29.118 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.920 ns               ;
; N/A                                     ; 34.34 MHz ( period = 29.118 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.920 ns               ;
; N/A                                     ; 34.35 MHz ( period = 29.110 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.901 ns               ;
; N/A                                     ; 34.35 MHz ( period = 29.110 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.901 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.093 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.859 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.093 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.859 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.083 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.852 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.083 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.852 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.076 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.841 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.076 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.841 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.076 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.841 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.076 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.841 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.067 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.865 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.067 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.847 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.067 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.865 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.067 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.847 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.066 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.834 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.066 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.834 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.066 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.834 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.066 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.834 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.064 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.843 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.057 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.840 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.057 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.840 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.054 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.836 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.052 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.834 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.052 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.834 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.050 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.819 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.050 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.819 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.049 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.834 ns               ;
; N/A                                     ; 34.43 MHz ( period = 29.047 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.836 ns               ;
; N/A                                     ; 34.43 MHz ( period = 29.047 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.836 ns               ;
; N/A                                     ; 34.43 MHz ( period = 29.046 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.847 ns               ;
; N/A                                     ; 34.43 MHz ( period = 29.046 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.847 ns               ;
; N/A                                     ; 34.43 MHz ( period = 29.044 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.836 ns               ;
; N/A                                     ; 34.43 MHz ( period = 29.042 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.835 ns               ;
; N/A                                     ; 34.43 MHz ( period = 29.042 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.835 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.033 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.801 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.033 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.801 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.033 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.801 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.033 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.801 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.032 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.828 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.032 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.828 ns               ;
; N/A                                     ; 34.45 MHz ( period = 29.029 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.835 ns               ;
; N/A                                     ; 34.45 MHz ( period = 29.029 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.835 ns               ;
; N/A                                     ; 34.45 MHz ( period = 29.027 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.818 ns               ;
; N/A                                     ; 34.45 MHz ( period = 29.027 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.818 ns               ;
; N/A                                     ; 34.45 MHz ( period = 29.024 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.807 ns               ;
; N/A                                     ; 34.45 MHz ( period = 29.024 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.807 ns               ;
; N/A                                     ; 34.46 MHz ( period = 29.021 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.803 ns               ;
; N/A                                     ; 34.46 MHz ( period = 29.017 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.811 ns               ;
; N/A                                     ; 34.46 MHz ( period = 29.017 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.811 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.004 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.799 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.004 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.799 ns               ;
; N/A                                     ; 34.48 MHz ( period = 28.999 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.795 ns               ;
; N/A                                     ; 34.48 MHz ( period = 28.999 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.801 ns               ;
; N/A                                     ; 34.48 MHz ( period = 28.999 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.795 ns               ;
; N/A                                     ; 34.48 MHz ( period = 28.999 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.801 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.995 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.811 ns               ;
; N/A                                     ; 34.50 MHz ( period = 28.984 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.782 ns               ;
; N/A                                     ; 34.50 MHz ( period = 28.984 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.778 ns               ;
; N/A                                     ; 34.50 MHz ( period = 28.984 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.778 ns               ;
; N/A                                     ; 34.50 MHz ( period = 28.984 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.782 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.976 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.742 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.976 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.742 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.974 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.775 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.974 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.747 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.974 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.747 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.974 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.775 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.963 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.764 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.963 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.764 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.959 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.724 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.959 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.724 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.959 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.724 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.959 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.724 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.957 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.729 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.957 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.729 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.957 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.729 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.957 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.729 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.953 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.757 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.953 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.757 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.950 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.730 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.950 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.730 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.948 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.735 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.948 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.735 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.947 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.726 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.946 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.752 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.946 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.752 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.945 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.731 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.941 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.742 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.941 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.742 ns               ;
; N/A                                     ; 34.56 MHz ( period = 28.936 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.745 ns               ;
; N/A                                     ; 34.56 MHz ( period = 28.936 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.707 ns               ;
; N/A                                     ; 34.56 MHz ( period = 28.936 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.745 ns               ;
; N/A                                     ; 34.56 MHz ( period = 28.936 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.707 ns               ;
; N/A                                     ; 34.57 MHz ( period = 28.926 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.692 ns               ;
; N/A                                     ; 34.57 MHz ( period = 28.926 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.692 ns               ;
; N/A                                     ; 34.57 MHz ( period = 28.925 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.718 ns               ;
; N/A                                     ; 34.57 MHz ( period = 28.925 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.718 ns               ;
; N/A                                     ; 34.57 MHz ( period = 28.923 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.723 ns               ;
; N/A                                     ; 34.57 MHz ( period = 28.923 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.723 ns               ;
; N/A                                     ; 34.58 MHz ( period = 28.922 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.707 ns               ;
; N/A                                     ; 34.58 MHz ( period = 28.922 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.707 ns               ;
; N/A                                     ; 34.58 MHz ( period = 28.920 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.724 ns               ;
; N/A                                     ; 34.58 MHz ( period = 28.920 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.724 ns               ;
; N/A                                     ; 34.58 MHz ( period = 28.919 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.689 ns               ;
; N/A                                     ; 34.58 MHz ( period = 28.919 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.689 ns               ;
; N/A                                     ; 34.58 MHz ( period = 28.919 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.689 ns               ;
; N/A                                     ; 34.58 MHz ( period = 28.919 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.707 ns               ;
; N/A                                     ; 34.58 MHz ( period = 28.919 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.689 ns               ;
; N/A                                     ; 34.59 MHz ( period = 28.912 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.728 ns               ;
; N/A                                     ; 34.59 MHz ( period = 28.910 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 28.701 ns               ;
; N/A                                     ; 34.59 MHz ( period = 28.910 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.676 ns               ;
; N/A                                     ; 34.59 MHz ( period = 28.910 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.701 ns               ;
; N/A                                     ; 34.59 MHz ( period = 28.910 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.695 ns               ;
; N/A                                     ; 34.59 MHz ( period = 28.910 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.676 ns               ;
; N/A                                     ; 34.59 MHz ( period = 28.910 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.695 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 3.850 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 3.838 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 1.173 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 1.173 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 0.961 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; N/A                                     ; None                                                ; 36.533 ns  ; controlador:ctrl|state[4]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 36.404 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 36.321 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 36.311 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 36.278 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 36.204 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 36.202 ns  ; controlador:ctrl|state[1]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 36.164 ns  ; controlador:ctrl|state[0]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 36.154 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 36.138 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 36.122 ns  ; controlador:ctrl|state[3]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 36.008 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 36.003 ns  ; controlador:ctrl|state[2]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 35.878 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 35.645 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 35.547 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 35.398 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.774 ns  ; controlador:ctrl|state[4]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.645 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.562 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.552 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.519 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.516 ns  ; controlador:ctrl|state[4]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.445 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.443 ns  ; controlador:ctrl|state[1]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.405 ns  ; controlador:ctrl|state[0]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.395 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.387 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.379 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.363 ns  ; controlador:ctrl|state[3]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.304 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.294 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.261 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.249 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.244 ns  ; controlador:ctrl|state[2]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.187 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.185 ns  ; controlador:ctrl|state[1]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.147 ns  ; controlador:ctrl|state[0]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.137 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.121 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.119 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.105 ns  ; controlador:ctrl|state[3]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.013 ns  ; Registrador:B|Saida[1]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.991 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.986 ns  ; controlador:ctrl|state[2]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.973 ns  ; Registrador:B|Saida[0]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.886 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.861 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.788 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.665 ns  ; Registrador:PCreg|Saida[0]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.639 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.628 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.586 ns  ; controlador:ctrl|state[4]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.530 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.478 ns  ; controlador:ctrl|state[4]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.457 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.381 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.374 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.364 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.349 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.331 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.266 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.257 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.256 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.255 ns  ; controlador:ctrl|state[1]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.252 ns  ; Registrador:B|Saida[2]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.223 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.217 ns  ; controlador:ctrl|state[0]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.207 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.191 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.175 ns  ; controlador:ctrl|state[3]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.149 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.147 ns  ; controlador:ctrl|state[1]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.142 ns  ; Registrador:PCreg|Saida[1]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.109 ns  ; controlador:ctrl|state[0]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.099 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.083 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.067 ns  ; controlador:ctrl|state[3]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.061 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.056 ns  ; controlador:ctrl|state[2]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.053 ns  ; Registrador:PCreg|Saida[2]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.047 ns  ; Registrador:A|Saida[0]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.953 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.948 ns  ; controlador:ctrl|state[2]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.931 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.823 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.698 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.600 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.590 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.492 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.451 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.356 ns  ; Registrador:B|Saida[3]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.343 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.254 ns  ; Registrador:B|Saida[1]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.214 ns  ; Registrador:B|Saida[0]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.166 ns  ; Registrador:B|Saida[4]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.057 ns  ; Registrador:PCreg|Saida[3]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.045 ns  ; Registrador:B|Saida[6]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.996 ns  ; Registrador:B|Saida[1]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.968 ns  ; Registrador:A|Saida[1]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.956 ns  ; Registrador:B|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.906 ns  ; Registrador:PCreg|Saida[0]       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.901 ns  ; controlador:ctrl|state[4]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.892 ns  ; controlador:ctrl|state[4]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.772 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.763 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.689 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.680 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.679 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.671 ns  ; controlador:ctrl|state[4]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 31.670 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.648 ns  ; Registrador:PCreg|Saida[0]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.646 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.637 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.572 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.570 ns  ; controlador:ctrl|state[1]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.563 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.561 ns  ; controlador:ctrl|state[1]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.542 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 31.532 ns  ; controlador:ctrl|state[0]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.523 ns  ; controlador:ctrl|state[0]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.522 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.513 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.506 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.497 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.493 ns  ; Registrador:B|Saida[2]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.490 ns  ; controlador:ctrl|state[3]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.481 ns  ; controlador:ctrl|state[3]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.459 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 31.458 ns  ; Registrador:B|Saida[7]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.452 ns  ; Registrador:PCreg|Saida[5]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.449 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 31.416 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 31.413 ns  ; Instr_Reg:inst_reg|Instr15_0[7]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.383 ns  ; Registrador:PCreg|Saida[1]       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.376 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.371 ns  ; controlador:ctrl|state[2]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.367 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.362 ns  ; controlador:ctrl|state[2]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.342 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 31.340 ns  ; Registrador:PCreg|Saida[4]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.340 ns  ; controlador:ctrl|state[1]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 31.316 ns  ; Registrador:B|Saida[5]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.302 ns  ; controlador:ctrl|state[0]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 31.294 ns  ; Registrador:PCreg|Saida[2]       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.292 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 31.288 ns  ; Registrador:A|Saida[0]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 31.281 ns  ; controlador:ctrl|state[4]        ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 31.276 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 31.269 ns  ; Instr_Reg:inst_reg|Instr15_0[6]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.260 ns  ; controlador:ctrl|state[3]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 31.246 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.237 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.235 ns  ; Registrador:B|Saida[2]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.155 ns  ; Registrador:A|Saida[2]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.152 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 31.146 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 31.141 ns  ; controlador:ctrl|state[2]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 31.129 ns  ; controlador:ctrl|state[4]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 31.125 ns  ; Registrador:PCreg|Saida[1]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.069 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 31.067 ns  ; controlador:ctrl|state[4]        ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 31.066 ns  ; Registrador:B|Saida[1]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.059 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 31.036 ns  ; Registrador:PCreg|Saida[2]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.030 ns  ; Registrador:A|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.026 ns  ; Registrador:B|Saida[0]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.026 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 31.016 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 31.013 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.004 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.000 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.958 ns  ; Registrador:B|Saida[1]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.952 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 30.950 ns  ; controlador:ctrl|state[1]        ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 30.938 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 30.918 ns  ; Registrador:B|Saida[0]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.917 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.915 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.912 ns  ; controlador:ctrl|state[0]        ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 30.907 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.906 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.902 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 30.886 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 30.874 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.870 ns  ; controlador:ctrl|state[3]        ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 30.855 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 30.845 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 30.822 ns  ; controlador:ctrl|state[4]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.812 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 30.800 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.798 ns  ; controlador:ctrl|state[1]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.783 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.766 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.760 ns  ; controlador:ctrl|state[0]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.757 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.756 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 30.751 ns  ; controlador:ctrl|state[2]        ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 30.750 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.738 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[18] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.713 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -0.925 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -0.925 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -0.984 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -1.903 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 16 12:58:57 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 33.81 MHz between source register "controlador:ctrl|state[4]" and destination register "Registrador:PCreg|Saida[22]" (period= 29.577 ns)
    Info: + Longest register to register delay is 29.364 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y39_N25; Fanout = 65; REG Node = 'controlador:ctrl|state[4]'
        Info: 2: + IC(0.920 ns) + CELL(0.319 ns) = 1.239 ns; Loc. = LCCOMB_X49_Y39_N10; Fanout = 1; COMB Node = 'controlador:ctrl|Selector10~5'
        Info: 3: + IC(0.845 ns) + CELL(0.545 ns) = 2.629 ns; Loc. = LCCOMB_X53_Y39_N10; Fanout = 2; COMB Node = 'controlador:ctrl|Selector10~7'
        Info: 4: + IC(0.309 ns) + CELL(0.178 ns) = 3.116 ns; Loc. = LCCOMB_X53_Y39_N20; Fanout = 3; COMB Node = 'controlador:ctrl|Selector6~2'
        Info: 5: + IC(0.316 ns) + CELL(0.322 ns) = 3.754 ns; Loc. = LCCOMB_X53_Y39_N22; Fanout = 38; COMB Node = 'AluControl:AluControl|ULAOpSelector[2]~1'
        Info: 6: + IC(0.571 ns) + CELL(0.521 ns) = 4.846 ns; Loc. = LCCOMB_X52_Y39_N26; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 7: + IC(0.879 ns) + CELL(0.178 ns) = 5.903 ns; Loc. = LCCOMB_X53_Y41_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~25'
        Info: 8: + IC(0.299 ns) + CELL(0.178 ns) = 6.380 ns; Loc. = LCCOMB_X53_Y41_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~26'
        Info: 9: + IC(0.315 ns) + CELL(0.319 ns) = 7.014 ns; Loc. = LCCOMB_X53_Y41_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~27'
        Info: 10: + IC(0.306 ns) + CELL(0.322 ns) = 7.642 ns; Loc. = LCCOMB_X53_Y41_N18; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[3]~29'
        Info: 11: + IC(0.306 ns) + CELL(0.178 ns) = 8.126 ns; Loc. = LCCOMB_X53_Y41_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~30'
        Info: 12: + IC(0.306 ns) + CELL(0.521 ns) = 8.953 ns; Loc. = LCCOMB_X53_Y41_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~34'
        Info: 13: + IC(0.303 ns) + CELL(0.178 ns) = 9.434 ns; Loc. = LCCOMB_X53_Y41_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[6]~35'
        Info: 14: + IC(0.297 ns) + CELL(0.178 ns) = 9.909 ns; Loc. = LCCOMB_X53_Y41_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~38'
        Info: 15: + IC(0.541 ns) + CELL(0.319 ns) = 10.769 ns; Loc. = LCCOMB_X54_Y41_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[8]~39'
        Info: 16: + IC(0.315 ns) + CELL(0.178 ns) = 11.262 ns; Loc. = LCCOMB_X54_Y41_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~42'
        Info: 17: + IC(0.300 ns) + CELL(0.322 ns) = 11.884 ns; Loc. = LCCOMB_X54_Y41_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[10]~43'
        Info: 18: + IC(0.318 ns) + CELL(0.178 ns) = 12.380 ns; Loc. = LCCOMB_X54_Y41_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~46'
        Info: 19: + IC(0.302 ns) + CELL(0.178 ns) = 12.860 ns; Loc. = LCCOMB_X54_Y41_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[12]~47'
        Info: 20: + IC(0.866 ns) + CELL(0.178 ns) = 13.904 ns; Loc. = LCCOMB_X57_Y41_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~50'
        Info: 21: + IC(0.493 ns) + CELL(0.322 ns) = 14.719 ns; Loc. = LCCOMB_X56_Y41_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[14]~51'
        Info: 22: + IC(0.312 ns) + CELL(0.178 ns) = 15.209 ns; Loc. = LCCOMB_X56_Y41_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~54'
        Info: 23: + IC(0.298 ns) + CELL(0.178 ns) = 15.685 ns; Loc. = LCCOMB_X56_Y41_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[16]~55'
        Info: 24: + IC(0.555 ns) + CELL(0.178 ns) = 16.418 ns; Loc. = LCCOMB_X57_Y41_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~58'
        Info: 25: + IC(0.546 ns) + CELL(0.178 ns) = 17.142 ns; Loc. = LCCOMB_X58_Y41_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[18]~59'
        Info: 26: + IC(0.306 ns) + CELL(0.178 ns) = 17.626 ns; Loc. = LCCOMB_X58_Y41_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~62'
        Info: 27: + IC(0.307 ns) + CELL(0.178 ns) = 18.111 ns; Loc. = LCCOMB_X58_Y41_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[20]~63'
        Info: 28: + IC(0.316 ns) + CELL(0.322 ns) = 18.749 ns; Loc. = LCCOMB_X58_Y41_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[22]~66'
        Info: 29: + IC(0.293 ns) + CELL(0.178 ns) = 19.220 ns; Loc. = LCCOMB_X58_Y41_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~67'
        Info: 30: + IC(0.305 ns) + CELL(0.322 ns) = 19.847 ns; Loc. = LCCOMB_X58_Y41_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~68'
        Info: 31: + IC(0.313 ns) + CELL(0.178 ns) = 20.338 ns; Loc. = LCCOMB_X58_Y41_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~70'
        Info: 32: + IC(0.304 ns) + CELL(0.322 ns) = 20.964 ns; Loc. = LCCOMB_X58_Y41_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~71'
        Info: 33: + IC(0.877 ns) + CELL(0.178 ns) = 22.019 ns; Loc. = LCCOMB_X57_Y42_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~72'
        Info: 34: + IC(0.561 ns) + CELL(0.322 ns) = 22.902 ns; Loc. = LCCOMB_X57_Y42_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~74'
        Info: 35: + IC(0.313 ns) + CELL(0.178 ns) = 23.393 ns; Loc. = LCCOMB_X57_Y42_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~76'
        Info: 36: + IC(0.303 ns) + CELL(0.319 ns) = 24.015 ns; Loc. = LCCOMB_X57_Y42_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~77'
        Info: 37: + IC(0.483 ns) + CELL(0.178 ns) = 24.676 ns; Loc. = LCCOMB_X56_Y42_N30; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[30]~28'
        Info: 38: + IC(0.839 ns) + CELL(0.451 ns) = 25.966 ns; Loc. = LCCOMB_X57_Y42_N22; Fanout = 1; COMB Node = 'Ula32:ULA|Equal0~11'
        Info: 39: + IC(0.293 ns) + CELL(0.178 ns) = 26.437 ns; Loc. = LCCOMB_X57_Y42_N28; Fanout = 1; COMB Node = 'comb~5'
        Info: 40: + IC(0.291 ns) + CELL(0.178 ns) = 26.906 ns; Loc. = LCCOMB_X57_Y42_N6; Fanout = 2; COMB Node = 'comb~6'
        Info: 41: + IC(0.301 ns) + CELL(0.178 ns) = 27.385 ns; Loc. = LCCOMB_X57_Y42_N16; Fanout = 28; COMB Node = 'comb~4'
        Info: 42: + IC(1.221 ns) + CELL(0.758 ns) = 29.364 ns; Loc. = LCFF_X59_Y39_N19; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[22]'
        Info: Total cell delay = 10.920 ns ( 37.19 % )
        Info: Total interconnect delay = 18.444 ns ( 62.81 % )
    Info: - Smallest clock skew is 0.026 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.031 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.279 ns) + CELL(0.602 ns) = 3.031 ns; Loc. = LCFF_X59_Y39_N19; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[22]'
            Info: Total cell delay = 1.628 ns ( 53.71 % )
            Info: Total interconnect delay = 1.403 ns ( 46.29 % )
        Info: - Longest clock path from clock "clock" to source register is 3.005 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.253 ns) + CELL(0.602 ns) = 3.005 ns; Loc. = LCFF_X51_Y39_N25; Fanout = 65; REG Node = 'controlador:ctrl|state[4]'
            Info: Total cell delay = 1.628 ns ( 54.18 % )
            Info: Total interconnect delay = 1.377 ns ( 45.82 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[4]" (data pin = "reset", clock pin = "clock") is 3.850 ns
    Info: + Longest pin to register delay is 6.893 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(2.427 ns) + CELL(0.178 ns) = 3.631 ns; Loc. = LCCOMB_X49_Y39_N20; Fanout = 2; COMB Node = 'controlador:ctrl|state[4]~16'
        Info: 3: + IC(0.870 ns) + CELL(0.322 ns) = 4.823 ns; Loc. = LCCOMB_X48_Y39_N30; Fanout = 1; COMB Node = 'controlador:ctrl|state~27'
        Info: 4: + IC(0.290 ns) + CELL(0.521 ns) = 5.634 ns; Loc. = LCCOMB_X48_Y39_N2; Fanout = 1; COMB Node = 'controlador:ctrl|state~22'
        Info: 5: + IC(0.846 ns) + CELL(0.413 ns) = 6.893 ns; Loc. = LCFF_X51_Y39_N25; Fanout = 65; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 2.460 ns ( 35.69 % )
        Info: Total interconnect delay = 4.433 ns ( 64.31 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.005 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.253 ns) + CELL(0.602 ns) = 3.005 ns; Loc. = LCFF_X51_Y39_N25; Fanout = 65; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.628 ns ( 54.18 % )
        Info: Total interconnect delay = 1.377 ns ( 45.82 % )
Info: tco from clock "clock" to destination pin "Alu[29]" through register "controlador:ctrl|state[4]" is 36.533 ns
    Info: + Longest clock path from clock "clock" to source register is 3.005 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.253 ns) + CELL(0.602 ns) = 3.005 ns; Loc. = LCFF_X51_Y39_N25; Fanout = 65; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.628 ns ( 54.18 % )
        Info: Total interconnect delay = 1.377 ns ( 45.82 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 33.251 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y39_N25; Fanout = 65; REG Node = 'controlador:ctrl|state[4]'
        Info: 2: + IC(0.920 ns) + CELL(0.319 ns) = 1.239 ns; Loc. = LCCOMB_X49_Y39_N10; Fanout = 1; COMB Node = 'controlador:ctrl|Selector10~5'
        Info: 3: + IC(0.845 ns) + CELL(0.545 ns) = 2.629 ns; Loc. = LCCOMB_X53_Y39_N10; Fanout = 2; COMB Node = 'controlador:ctrl|Selector10~7'
        Info: 4: + IC(0.309 ns) + CELL(0.178 ns) = 3.116 ns; Loc. = LCCOMB_X53_Y39_N20; Fanout = 3; COMB Node = 'controlador:ctrl|Selector6~2'
        Info: 5: + IC(0.316 ns) + CELL(0.322 ns) = 3.754 ns; Loc. = LCCOMB_X53_Y39_N22; Fanout = 38; COMB Node = 'AluControl:AluControl|ULAOpSelector[2]~1'
        Info: 6: + IC(0.571 ns) + CELL(0.521 ns) = 4.846 ns; Loc. = LCCOMB_X52_Y39_N26; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 7: + IC(0.879 ns) + CELL(0.178 ns) = 5.903 ns; Loc. = LCCOMB_X53_Y41_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~25'
        Info: 8: + IC(0.299 ns) + CELL(0.178 ns) = 6.380 ns; Loc. = LCCOMB_X53_Y41_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~26'
        Info: 9: + IC(0.315 ns) + CELL(0.319 ns) = 7.014 ns; Loc. = LCCOMB_X53_Y41_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~27'
        Info: 10: + IC(0.306 ns) + CELL(0.322 ns) = 7.642 ns; Loc. = LCCOMB_X53_Y41_N18; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[3]~29'
        Info: 11: + IC(0.306 ns) + CELL(0.178 ns) = 8.126 ns; Loc. = LCCOMB_X53_Y41_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~30'
        Info: 12: + IC(0.306 ns) + CELL(0.521 ns) = 8.953 ns; Loc. = LCCOMB_X53_Y41_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~34'
        Info: 13: + IC(0.303 ns) + CELL(0.178 ns) = 9.434 ns; Loc. = LCCOMB_X53_Y41_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[6]~35'
        Info: 14: + IC(0.297 ns) + CELL(0.178 ns) = 9.909 ns; Loc. = LCCOMB_X53_Y41_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~38'
        Info: 15: + IC(0.541 ns) + CELL(0.319 ns) = 10.769 ns; Loc. = LCCOMB_X54_Y41_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[8]~39'
        Info: 16: + IC(0.315 ns) + CELL(0.178 ns) = 11.262 ns; Loc. = LCCOMB_X54_Y41_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~42'
        Info: 17: + IC(0.300 ns) + CELL(0.322 ns) = 11.884 ns; Loc. = LCCOMB_X54_Y41_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[10]~43'
        Info: 18: + IC(0.318 ns) + CELL(0.178 ns) = 12.380 ns; Loc. = LCCOMB_X54_Y41_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~46'
        Info: 19: + IC(0.302 ns) + CELL(0.178 ns) = 12.860 ns; Loc. = LCCOMB_X54_Y41_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[12]~47'
        Info: 20: + IC(0.866 ns) + CELL(0.178 ns) = 13.904 ns; Loc. = LCCOMB_X57_Y41_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~50'
        Info: 21: + IC(0.493 ns) + CELL(0.322 ns) = 14.719 ns; Loc. = LCCOMB_X56_Y41_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[14]~51'
        Info: 22: + IC(0.312 ns) + CELL(0.178 ns) = 15.209 ns; Loc. = LCCOMB_X56_Y41_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~54'
        Info: 23: + IC(0.298 ns) + CELL(0.178 ns) = 15.685 ns; Loc. = LCCOMB_X56_Y41_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[16]~55'
        Info: 24: + IC(0.555 ns) + CELL(0.178 ns) = 16.418 ns; Loc. = LCCOMB_X57_Y41_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~58'
        Info: 25: + IC(0.546 ns) + CELL(0.178 ns) = 17.142 ns; Loc. = LCCOMB_X58_Y41_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[18]~59'
        Info: 26: + IC(0.306 ns) + CELL(0.178 ns) = 17.626 ns; Loc. = LCCOMB_X58_Y41_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~62'
        Info: 27: + IC(0.307 ns) + CELL(0.178 ns) = 18.111 ns; Loc. = LCCOMB_X58_Y41_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[20]~63'
        Info: 28: + IC(0.316 ns) + CELL(0.322 ns) = 18.749 ns; Loc. = LCCOMB_X58_Y41_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[22]~66'
        Info: 29: + IC(0.293 ns) + CELL(0.178 ns) = 19.220 ns; Loc. = LCCOMB_X58_Y41_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~67'
        Info: 30: + IC(0.305 ns) + CELL(0.322 ns) = 19.847 ns; Loc. = LCCOMB_X58_Y41_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~68'
        Info: 31: + IC(0.313 ns) + CELL(0.178 ns) = 20.338 ns; Loc. = LCCOMB_X58_Y41_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~70'
        Info: 32: + IC(0.304 ns) + CELL(0.322 ns) = 20.964 ns; Loc. = LCCOMB_X58_Y41_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~71'
        Info: 33: + IC(0.877 ns) + CELL(0.178 ns) = 22.019 ns; Loc. = LCCOMB_X57_Y42_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~72'
        Info: 34: + IC(0.561 ns) + CELL(0.322 ns) = 22.902 ns; Loc. = LCCOMB_X57_Y42_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~74'
        Info: 35: + IC(0.548 ns) + CELL(0.178 ns) = 23.628 ns; Loc. = LCCOMB_X58_Y42_N22; Fanout = 1; COMB Node = 'Ula32:ULA|soma_temp[29]'
        Info: 36: + IC(0.292 ns) + CELL(0.178 ns) = 24.098 ns; Loc. = LCCOMB_X58_Y42_N2; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[29]~27'
        Info: 37: + IC(6.137 ns) + CELL(3.016 ns) = 33.251 ns; Loc. = PIN_AJ17; Fanout = 0; PIN Node = 'Alu[29]'
        Info: Total cell delay = 11.874 ns ( 35.71 % )
        Info: Total interconnect delay = 21.377 ns ( 64.29 % )
Info: th for register "controlador:ctrl|state[1]" (data pin = "reset", clock pin = "clock") is -0.713 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.003 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.251 ns) + CELL(0.602 ns) = 3.003 ns; Loc. = LCFF_X49_Y39_N25; Fanout = 34; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.628 ns ( 54.21 % )
        Info: Total interconnect delay = 1.375 ns ( 45.79 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.002 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(2.396 ns) + CELL(0.580 ns) = 4.002 ns; Loc. = LCFF_X49_Y39_N25; Fanout = 34; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.606 ns ( 40.13 % )
        Info: Total interconnect delay = 2.396 ns ( 59.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Mon Apr 16 12:58:58 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


