#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon May  5 13:11:29 2025
# Process ID         : 17288
# Current directory  : C:/Users/Olayi/ECE_526_Design_Filter/TOP
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent6076 C:\Users\Olayi\ECE_526_Design_Filter\TOP\TOP.xpr
# Log file           : C:/Users/Olayi/ECE_526_Design_Filter/TOP/vivado.log
# Journal file       : C:/Users/Olayi/ECE_526_Design_Filter/TOP\vivado.jou
# Running On         : Qboy
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) 7 150U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16876 MB
# Swap memory        : 11811 MB
# Total Virtual      : 28688 MB
# Available Virtual  : 21475 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Olayi/ECE_526_Design_Filter/TOP/TOP.xpr
update_compile_order -fileset sources_1
launch_simulation
source top_tb.tcl
open_project C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.xpr
update_compile_order -fileset sources_1
current_project TOP
close_sim
launch_simulation
source top_tb.tcl
current_project IIR_Filter
launch_simulation
source tb_simple_IIR_Filter.tcl
current_project TOP
current_sim simulation_2
close_sim
launch_simulation
current_project IIR_Filter
current_project TOP
launch_simulation
current_project IIR_Filter
close_sim
close_project
launch_simulation
source top_tb.tcl
close_sim
close_project
open_project C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/Olayi/ECE_526_Design_Filter/TOP/TOP.xpr
update_compile_order -fileset sources_1
launch_simulation
source top_tb.tcl
close_sim
close_project
open_project C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/Olayi/ECE_526_Design_Filter/TOP/TOP.xpr
update_compile_order -fileset sources_1
launch_simulation
source top_tb.tcl
close_sim
close_project
open_project C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.xpr
launch_simulation
source tb_simple_IIR_Filter.tcl
update_compile_order -fileset sources_1
close_sim
close_project
open_project C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Olayi/ECE_526_Design_Filter/test_signal_t.mem
export_ip_user_files -of_objects  [get_files C:/Users/Olayi/ECE_526_Design_Filter/test_signal_t.mem] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Olayi/ECE_526_Design_Filter/test_signal_t.mem
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Olayi/ECE_526_Design_Filter/test_signal_t.mem
set_property file_type {Memory Initialization Files} [get_files  C:/Users/Olayi/ECE_526_Design_Filter/test_signal_t.mem]
launch_simulation
open_wave_config C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sample_tb_behav.wcfg
source Sample_tb.tcl
close_sim
close_project
open_project C:/Users/Olayi/ECE_526_Design_Filter/TOP/TOP.xpr
update_compile_order -fileset sources_1
launch_simulation
source top_tb.tcl
open_project C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_simple_IIR_Filter.tcl
current_project TOP
current_sim simulation_9
close_sim
launch_simulation
current_project IIR_Filter
close_sim
close_project
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
run all
close_sim
launch_simulation
source top_tb.tcl
close_sim
launch_simulation
source top_tb.tcl
open_project C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Olayi/ECE_526_Design_Filter/test_signal_t.mem] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Olayi/ECE_526_Design_Filter/test_signal_t.mem
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Olayi/ECE_526_Design_Filter/test_signal_t.mem
set_property file_type {Memory Initialization Files} [get_files  C:/Users/Olayi/ECE_526_Design_Filter/test_signal_t.mem]
launch_simulation
open_wave_config C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sample_tb_behav.wcfg
source Sample_tb.tcl
close_sim
close_project
close_sim
launch_simulation
source top_tb.tcl
open_project C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sample_tb_behav.wcfg
source Sample_tb.tcl
close_sim
close_project
open_project C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.xpr
update_compile_order -fileset sources_1
current_project TOP
close_sim
launch_simulation
source top_tb.tcl
current_project IIR_Filter
launch_simulation
source tb_simple_IIR_Filter.tcl
close_sim
close_project
open_project C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_simple_IIR_Filter.tcl
current_project TOP
write_project_tcl -all_properties {C:/Users/Olayi/ECE_526_Design_Filter/TOP.tcl}
current_project IIR_Filter
close_sim
close_project
close_sim
