src/test/test_instructionexecution.o src/test/test_instructionexecution.o: \
 ../src/test/test_instructionexecution.cpp \
 /home/cyborg9/Documents/riscvsim/include/test/catch.hpp \
 /home/cyborg9/Documents/riscvsim/include/cpucore/InstructionExecute.h \
 /home/cyborg9/Documents/riscvsim/include/instruction/0_Instructions.h \
 /home/cyborg9/Documents/riscvsim/include/cpucore/cputypes.h \
 /home/cyborg9/Documents/riscvsim/include/cpucore/Signals.h \
 /home/cyborg9/Documents/riscvsim/include/instruction/IInstructions.h \
 /home/cyborg9/Documents/riscvsim/include/instruction/InstructionSignals.h \
 /home/cyborg9/Documents/riscvsim/include/instruction/BInstructions.h \
 /home/cyborg9/Documents/riscvsim/include/instruction/JInstructions.h \
 /home/cyborg9/Documents/riscvsim/include/instruction/RInstructions.h \
 /home/cyborg9/Documents/riscvsim/include/instruction/SInstructions.h \
 /home/cyborg9/Documents/riscvsim/include/instruction/UInstructions.h

/home/cyborg9/Documents/riscvsim/include/test/catch.hpp:

/home/cyborg9/Documents/riscvsim/include/cpucore/InstructionExecute.h:

/home/cyborg9/Documents/riscvsim/include/instruction/0_Instructions.h:

/home/cyborg9/Documents/riscvsim/include/cpucore/cputypes.h:

/home/cyborg9/Documents/riscvsim/include/cpucore/Signals.h:

/home/cyborg9/Documents/riscvsim/include/instruction/IInstructions.h:

/home/cyborg9/Documents/riscvsim/include/instruction/InstructionSignals.h:

/home/cyborg9/Documents/riscvsim/include/instruction/BInstructions.h:

/home/cyborg9/Documents/riscvsim/include/instruction/JInstructions.h:

/home/cyborg9/Documents/riscvsim/include/instruction/RInstructions.h:

/home/cyborg9/Documents/riscvsim/include/instruction/SInstructions.h:

/home/cyborg9/Documents/riscvsim/include/instruction/UInstructions.h:
