# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.teste -L altera_mf_ver
# vsim -gui work.teste -L altera_mf_ver 
# Start time: 17:56:11 on Sep 11,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(13): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/PRojetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(13): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(15): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/PRojetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/PRojetoHardwarea/Memoria32.sv
add wave -position end  sim:/teste/pczinho/q
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftxg6wqw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxg6wqw
add wave -position end  sim:/teste/pczinho/pcOut
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(13): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/PRojetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(13): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(15): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/PRojetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/PRojetoHardwarea/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
quit -sim
# Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/gme/Desktop/PRojetoHardwarea/teste.mpf).  File can not be renamed.
# End time: 17:58:50 on Sep 11,2019, Elapsed time: 0:02:39
# Errors: 0, Warnings: 0
vsim -gui -L altera_mf_ver work.teste
# vsim -gui -L altera_mf_ver work.teste 
# Start time: 18:01:43 on Sep 11,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(13): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/PRojetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(13): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(15): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/PRojetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/PRojetoHardwarea/Memoria32.sv
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft8we9jd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8we9jd
add wave -position end  sim:/teste/clk
add wave -position end  sim:/teste/reset
add wave -position end  sim:/teste/pcOut
add wave -position end  sim:/teste/pczinho/q
# Load canceled
quit -sim
# End time: 18:06:46 on Sep 11,2019, Elapsed time: 0:05:03
# Errors: 1, Warnings: 11
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:06:50 on Sep 11,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module Memoria32
# -- Compiling module cpu
# -- Compiling module control
# -- Compiling module teste
# -- Compiling module register
# -- Compiling module ramOnChip32
# 
# Top level modules:
# 	teste
# End time: 18:06:50 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:06:50 on Sep 11,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# End time: 18:06:51 on Sep 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 18:06:51 on Sep 11,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3017) cpu.sv(13): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3722) cpu.sv(13): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) cpu.sv(15): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft9tfkyc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9tfkyc
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock0/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock1/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock1/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock2/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock2/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock3/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock3/altsyncram_component/m_default/altsyncram_inst
# Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/gme/Desktop/PRojetoHardwarea/teste.mpf).  File can not be renamed.
vsim -L altera_mf_ver -gui work.teste
# End time: 18:08:51 on Sep 11,2019, Elapsed time: 0:02:00
# Errors: 0, Warnings: 19
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 18:08:51 on Sep 11,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3017) cpu.sv(13): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3722) cpu.sv(13): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) cpu.sv(15): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
add wave -position end  sim:/teste/pczinho/q
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft50jkgt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft50jkgt
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock0/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock1/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock1/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock2/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock2/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock3/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock3/altsyncram_component/m_default/altsyncram_inst
add wave -position end  sim:/teste/pczinho/pcOut
restart
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3017) cpu.sv(13): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3722) cpu.sv(13): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) cpu.sv(15): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock0/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock1/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock1/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock2/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock2/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock3/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock3/altsyncram_component/m_default/altsyncram_inst
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# 7 compiles, 0 failed with no errors.
# Break key hit
quit -sim
# End time: 18:11:02 on Sep 11,2019, Elapsed time: 0:02:11
# Errors: 0, Warnings: 8
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:11:11 on Sep 11,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module Memoria32
# -- Compiling module cpu
# -- Compiling module control
# -- Compiling module teste
# -- Compiling module register
# -- Compiling module ramOnChip32
# 
# Top level modules:
# 	teste
# End time: 18:11:12 on Sep 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:11:12 on Sep 11,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# End time: 18:11:12 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 18:11:12 on Sep 11,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3017) cpu.sv(13): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3722) cpu.sv(13): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) cpu.sv(15): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlftdq48ke".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdq48ke
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock0/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock1/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock1/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock2/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock2/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock3/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock3/altsyncram_component/m_default/altsyncram_inst
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "C:/Users/gme/Desktop/PRojetoHardwarea/work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/gme/Desktop/PRojetoHardwarea/work".
# ** Error: (vlib-35) Failed to create directory "work".
# File exists. (errno = EEXIST)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:11:57 on Sep 11,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module Memoria32
# -- Compiling module cpu
# -- Compiling module control
# -- Compiling module teste
# -- Compiling module register
# -- Compiling module ramOnChip32
# 
# Top level modules:
# 	teste
# End time: 18:11:57 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:11:57 on Sep 11,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# End time: 18:11:58 on Sep 11,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:12:01 on Sep 11,2019, Elapsed time: 0:00:49
# Errors: 0, Warnings: 19
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 18:12:01 on Sep 11,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3017) cpu.sv(13): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3722) cpu.sv(13): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) cpu.sv(15): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft9k6eax".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9k6eax
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock0/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock1/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock1/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock2/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock2/altsyncram_component/m_default/altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "instructions.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock3/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read instructions.mif.
# ** Warning: (vsim-7) Failed to open readmem file "instructions.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(49281)
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst/memBlock3/altsyncram_component/m_default/altsyncram_inst
quit -sim
# End time: 18:12:53 on Sep 11,2019, Elapsed time: 0:00:52
# Errors: 0, Warnings: 19
do scriptzada
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:13:02 on Sep 11,2019
# vlog -reportprogress 300 -f modulizada 
# -- Compiling module Memoria32
# -- Compiling module cpu
# -- Compiling module control
# -- Compiling module teste
# -- Compiling module register
# -- Compiling module ramOnChip32
# 
# Top level modules:
# 	teste
# End time: 18:13:02 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 18:13:02 on Sep 11,2019
# vcom -reportprogress 300 -f vhdlzada 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# End time: 18:13:02 on Sep 11,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 18:13:02 on Sep 11,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-8822) cpu.sv(11): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: ula64.vhd
# ** Warning: (vsim-3017) cpu.sv(13): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: control.sv
# ** Warning: (vsim-3722) cpu.sv(13): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) cpu.sv(15): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: Memoria32.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft124zsy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft124zsy
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
quit -sim
# End time: 18:36:15 on Sep 11,2019, Elapsed time: 0:23:13
# Errors: 1, Warnings: 12
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of intregister.vhd was successful.
# 8 compiles, 0 failed with no errors.
# Compile of control.sv failed with 1 errors.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of intregister.vhd was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of intregister.vhd was successful.
# 8 compiles, 0 failed with no errors.
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of intregister.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 18:52:52 on Sep 11,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Error: (vsim-3173) Entity 'C:/Users/gme/Desktop/PRojetoHardwarea/work.intregister' has no architecture.
# Error loading design
# End time: 18:52:53 on Sep 11,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of control.sv was successful.
# Compile of cpu.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of teste.sv was successful.
# Compile of ula64.vhd was successful.
# Compile of ramOnChip32.v was successful.
# Compile of register.sv was successful.
# Compile of Instr_Reg_RISC_V.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -L altera_mf_ver -gui work.teste
# vsim -L altera_mf_ver -gui work.teste 
# Start time: 18:54:51 on Sep 11,2019
# Loading sv_std.std
# Loading work.teste
# Loading work.cpu
# Loading work.register
# Loading work.control
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# Loading work.instr_reg_risc_v(behavioral_arch)
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(19): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/PRojetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(19): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/PRojetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/PRojetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(19): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(21): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/PRojetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/PRojetoHardwarea/Memoria32.sv
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(19): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/PRojetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(19): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/PRojetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/PRojetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(19): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(21): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/PRojetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/PRojetoHardwarea/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
add wave sim:/teste/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: gme  Hostname: HWC06  ProcessID: 7544
#           Attempting to use alternate WLF file "./wlft7sc2r6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7sc2r6
add wave -position end  sim:/teste/pczinho/load_ir
add wave -position end  sim:/teste/pczinho/saida1
add wave -position end  sim:/teste/pczinho/saida2
add wave -position end  sim:/teste/pczinho/saida3
add wave -position end  sim:/teste/pczinho/saida4
add wave -position end  sim:/teste/pczinho/saidaInstruction
add wave -position end  sim:/teste/pczinho/load_ir
restart
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'z'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Igual'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-8822) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(17): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/alu File: C:/Users/gme/Desktop/PRojetoHardwarea/ula64.vhd
# ** Warning: (vsim-3017) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(19): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/PRojetoHardwarea/control.sv
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(19): [PCDPC] - Port size (3) does not match connection size (1) for port 'Load_ir'. The port definition is at: C:/Users/gme/Desktop/PRojetoHardwarea/control.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/controle File: C:/Users/gme/Desktop/PRojetoHardwarea/control.sv
# ** Warning: (vsim-3722) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(19): [TFMPC] - Missing connection for port 'Wr'.
# ** Warning: (vsim-3015) C:/Users/gme/Desktop/PRojetoHardwarea/cpu.sv(21): [PCDPC] - Port size (32) does not match connection size (64) for port 'raddress'. The port definition is at: C:/Users/gme/Desktop/PRojetoHardwarea/Memoria32.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /teste/pczinho/meminst File: C:/Users/gme/Desktop/PRojetoHardwarea/Memoria32.sv
run
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: teste.pczinho.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
