// Seed: 3990395944
module module_0 ();
  wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd68,
    parameter id_4  = 32'd5,
    parameter id_8  = 32'd58
) (
    input wor id_0,
    output wire id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wor _id_4,
    output wire id_5,
    input supply0 id_6,
    output supply0 id_7,
    input supply1 _id_8
);
  wire id_10;
  parameter id_11 = 1;
  wire _id_12;
  module_0 modCall_1 ();
  wire id_13[id_4 : id_12  #  (  .  id_8  (  -1  )  )  >  -1];
endmodule
