Timing Analyzer report for test_VGA
Sun Jul 18 11:25:15 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pclk'
 13. Slow 1200mV 85C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pclk'
 15. Slow 1200mV 85C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pclk'
 24. Slow 1200mV 0C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'pclk'
 26. Slow 1200mV 0C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pclk'
 34. Fast 1200mV 0C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'pclk'
 36. Fast 1200mV 0C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; test_VGA                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   1.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; clk                                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { clk }                                                ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; clk108|altpll_component|auto_generated|pll1|inclk[0] ; { clk108|altpll_component|auto_generated|pll1|clk[0] } ;
; clk108|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk    ; clk108|altpll_component|auto_generated|pll1|inclk[0] ; { clk108|altpll_component|auto_generated|pll1|clk[1] } ;
; pclk                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { pclk }                                               ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+-----------+-----------------+----------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                         ; Note ;
+-----------+-----------------+----------------------------------------------------+------+
; 132.8 MHz ; 132.8 MHz       ; clk108|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 141.2 MHz ; 141.2 MHz       ; pclk                                               ;      ;
+-----------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -3.041 ; -100.869      ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 12.470 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; pclk                                               ; 0.432 ; 0.000         ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.694 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -3.201 ; -106.590      ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 9.721  ; 0.000         ;
; clk                                                ; 9.934  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pclk'                                                                                                                                                                                      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.041 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.381      ; 3.970      ;
; -3.041 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.375      ; 3.964      ;
; -3.041 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.375      ; 3.964      ;
; -2.941 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.379      ; 3.868      ;
; -2.941 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.373      ; 3.862      ;
; -2.941 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.373      ; 3.862      ;
; -2.798 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.381      ; 3.727      ;
; -2.798 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.375      ; 3.721      ;
; -2.798 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.375      ; 3.721      ;
; -2.784 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.381      ; 3.713      ;
; -2.784 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.375      ; 3.707      ;
; -2.784 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.375      ; 3.707      ;
; -2.782 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.701      ;
; -2.782 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.701      ;
; -2.782 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.701      ;
; -2.782 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.701      ;
; -2.782 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.701      ;
; -2.782 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.701      ;
; -2.782 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.701      ;
; -2.782 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.701      ;
; -2.782 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.701      ;
; -2.782 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.701      ;
; -2.782 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.701      ;
; -2.734 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.653      ;
; -2.734 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.653      ;
; -2.734 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.653      ;
; -2.734 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.653      ;
; -2.734 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.653      ;
; -2.734 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.653      ;
; -2.734 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.653      ;
; -2.734 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.653      ;
; -2.734 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.653      ;
; -2.734 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.653      ;
; -2.734 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.653      ;
; -2.683 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.602      ;
; -2.683 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.602      ;
; -2.683 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.602      ;
; -2.683 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.602      ;
; -2.683 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.602      ;
; -2.683 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.602      ;
; -2.683 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.602      ;
; -2.683 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.602      ;
; -2.683 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.602      ;
; -2.683 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.602      ;
; -2.683 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.602      ;
; -2.628 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.379      ; 3.555      ;
; -2.628 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.373      ; 3.549      ;
; -2.628 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.373      ; 3.549      ;
; -2.624 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.042      ;
; -2.624 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.042      ;
; -2.624 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.042      ;
; -2.624 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.042      ;
; -2.624 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.042      ;
; -2.624 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.042      ;
; -2.624 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.042      ;
; -2.624 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.042      ;
; -2.624 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.042      ;
; -2.624 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.042      ;
; -2.624 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.042      ;
; -2.607 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.379      ; 3.534      ;
; -2.607 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.373      ; 3.528      ;
; -2.607 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.373      ; 3.528      ;
; -2.591 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.009      ;
; -2.591 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.009      ;
; -2.591 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.009      ;
; -2.591 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.009      ;
; -2.591 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.009      ;
; -2.591 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.009      ;
; -2.591 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.009      ;
; -2.591 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.009      ;
; -2.591 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.009      ;
; -2.591 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.009      ;
; -2.591 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.009      ;
; -2.582 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.000      ;
; -2.582 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.000      ;
; -2.582 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.000      ;
; -2.582 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.000      ;
; -2.582 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.000      ;
; -2.582 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.000      ;
; -2.582 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.000      ;
; -2.582 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.000      ;
; -2.582 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.000      ;
; -2.582 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.000      ;
; -2.582 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.583     ; 3.000      ;
; -2.576 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.495      ;
; -2.576 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.495      ;
; -2.576 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.495      ;
; -2.576 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.495      ;
; -2.576 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.495      ;
; -2.576 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.495      ;
; -2.576 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.495      ;
; -2.576 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.495      ;
; -2.576 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.495      ;
; -2.576 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.495      ;
; -2.576 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.495      ;
; -2.538 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.457      ;
; -2.538 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.457      ;
; -2.538 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.457      ;
; -2.538 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.457      ;
; -2.538 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.457      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 12.470 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 7.823      ;
; 12.549 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.244      ; 7.743      ;
; 12.566 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.244      ; 7.726      ;
; 12.585 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 7.708      ;
; 12.685 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.609      ;
; 12.702 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 7.591      ;
; 12.723 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.244      ; 7.569      ;
; 12.759 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 7.534      ;
; 12.788 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 7.505      ;
; 12.798 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.244      ; 7.494      ;
; 12.800 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.494      ;
; 12.842 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.244      ; 7.450      ;
; 12.869 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 7.424      ;
; 12.884 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.244      ; 7.408      ;
; 12.917 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.377      ;
; 12.966 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 7.334      ;
; 12.974 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.320      ;
; 13.003 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.291      ;
; 13.015 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 7.290      ;
; 13.016 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 7.284      ;
; 13.021 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.263      ; 7.290      ;
; 13.027 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 7.278      ;
; 13.033 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.263      ; 7.278      ;
; 13.071 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 7.222      ;
; 13.084 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.210      ;
; 13.167 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.244      ; 7.125      ;
; 13.189 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 7.116      ;
; 13.190 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 7.110      ;
; 13.195 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.263      ; 7.116      ;
; 13.198 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 7.102      ;
; 13.203 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 7.090      ;
; 13.206 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.244      ; 7.086      ;
; 13.259 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 7.046      ;
; 13.265 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.263      ; 7.046      ;
; 13.284 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 7.016      ;
; 13.286 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 7.008      ;
; 13.308 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 6.997      ;
; 13.309 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 6.991      ;
; 13.314 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.263      ; 6.997      ;
; 13.334 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 6.971      ;
; 13.345 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 6.960      ;
; 13.351 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.263      ; 6.960      ;
; 13.364 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.269      ; 6.953      ;
; 13.374 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 6.931      ;
; 13.381 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.269      ; 6.936      ;
; 13.418 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 6.876      ;
; 13.509 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 6.796      ;
; 13.538 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.269      ; 6.779      ;
; 13.567 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 6.733      ;
; 13.606 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 6.699      ;
; 13.613 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.269      ; 6.704      ;
; 13.627 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 6.678      ;
; 13.628 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 6.677      ;
; 13.634 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.263      ; 6.677      ;
; 13.657 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.269      ; 6.660      ;
; 13.672 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 6.633      ;
; 13.673 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 6.627      ;
; 13.678 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.263      ; 6.633      ;
; 13.692 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 6.613      ;
; 13.699 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.269      ; 6.618      ;
; 13.751 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.245      ; 6.542      ;
; 13.891 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.244      ; 6.401      ;
; 13.966 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.246      ; 6.328      ;
; 13.975 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 6.330      ;
; 13.982 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.269      ; 6.335      ;
; 14.016 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.240      ; 6.272      ;
; 14.021 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.269      ; 6.296      ;
; 14.081 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 6.224      ;
; 14.083 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.239      ; 6.204      ;
; 14.112 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.239      ; 6.175      ;
; 14.119 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.240      ; 6.169      ;
; 14.133 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.240      ; 6.155      ;
; 14.201 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.239      ; 6.086      ;
; 14.229 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.239      ; 6.058      ;
; 14.231 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 6.058      ;
; 14.237 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.240      ; 6.051      ;
; 14.291 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 6.009      ;
; 14.308 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 5.997      ;
; 14.314 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.263      ; 5.997      ;
; 14.334 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 5.955      ;
; 14.348 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 5.941      ;
; 14.452 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.241      ; 5.837      ;
; 14.512 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 5.783      ;
; 14.549 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 5.751      ;
; 14.550 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 5.745      ;
; 14.555 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.258      ; 5.751      ;
; 14.573 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 5.727      ;
; 14.579 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.258      ; 5.727      ;
; 14.629 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 5.666      ;
; 14.667 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 5.633      ;
; 14.668 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.247      ; 5.627      ;
; 14.669 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|address_reg_b[0]                ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.275      ;
; 14.673 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.258      ; 5.633      ;
; 14.690 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|address_reg_b[1]                ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.254      ;
; 14.690 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.252      ; 5.610      ;
; 14.696 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.258      ; 5.610      ;
; 14.699 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.257      ; 5.606      ;
; 14.706 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.269      ; 5.611      ;
; 14.765 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|address_reg_b[0]                ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.179      ;
; 14.811 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|address_reg_b[1]                ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 5.133      ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pclk'                                                                                                                                                                                      ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; FSM_data:datos|mem_px_data[2]  ; FSM_data:datos|mem_px_data[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.102      ; 0.746      ;
; 0.452 ; FSM_data:datos|mem_px_data[0]  ; FSM_data:datos|mem_px_data[0]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; FSM_data:datos|i               ; FSM_data:datos|i                                                                                         ; pclk         ; pclk        ; 0.000        ; 0.082      ; 0.746      ;
; 0.616 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.583      ; 1.411      ;
; 0.631 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.583      ; 1.426      ;
; 0.639 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.583      ; 1.434      ;
; 0.640 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.583      ; 1.435      ;
; 0.648 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.583      ; 1.443      ;
; 0.742 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.103      ; 1.057      ;
; 0.742 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.103      ; 1.057      ;
; 0.746 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.583      ; 1.541      ;
; 0.754 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.583      ; 1.549      ;
; 0.761 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.583      ; 1.558      ;
; 0.764 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.103      ; 1.080      ;
; 0.765 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.103      ; 1.080      ;
; 0.770 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.064      ;
; 0.771 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.065      ;
; 0.786 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.080      ;
; 0.788 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.082      ;
; 0.797 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.091      ;
; 0.806 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.583      ; 1.601      ;
; 0.850 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.566      ; 1.190      ;
; 0.897 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.566      ; 1.237      ;
; 0.902 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.583      ; 1.697      ;
; 0.902 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.566      ; 1.242      ;
; 0.902 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.566      ; 1.242      ;
; 0.906 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.566      ; 1.246      ;
; 0.910 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.583      ; 1.705      ;
; 0.930 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.556      ; 1.260      ;
; 0.937 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.583      ; 1.732      ;
; 0.952 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.570      ; 1.296      ;
; 0.963 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.566      ; 1.303      ;
; 0.971 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.566      ; 1.311      ;
; 0.985 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_data[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.579      ; 1.776      ;
; 1.025 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.583      ; 1.820      ;
; 1.035 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.583      ; 1.830      ;
; 1.115 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.410      ;
; 1.123 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.418      ;
; 1.132 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.426      ;
; 1.158 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.452      ;
; 1.158 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.452      ;
; 1.167 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.461      ;
; 1.174 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.562      ; 1.510      ;
; 1.189 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.545      ; 1.508      ;
; 1.191 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.583      ; 1.986      ;
; 1.198 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.562      ; 1.534      ;
; 1.199 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.583      ; 1.994      ;
; 1.200 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.562      ; 1.536      ;
; 1.213 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.562      ; 1.549      ;
; 1.214 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.545      ; 1.533      ;
; 1.217 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.552      ; 1.543      ;
; 1.218 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.545      ; 1.537      ;
; 1.220 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.553      ; 1.547      ;
; 1.229 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.556      ; 1.559      ;
; 1.230 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.545      ; 1.549      ;
; 1.231 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.556      ; 1.561      ;
; 1.240 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.562      ; 1.576      ;
; 1.240 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.556      ; 1.570      ;
; 1.243 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.103      ; 1.558      ;
; 1.244 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.552      ; 1.570      ;
; 1.246 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.540      ;
; 1.247 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.562      ; 1.583      ;
; 1.248 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.542      ;
; 1.252 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.103      ; 1.567      ;
; 1.253 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.556      ; 1.583      ;
; 1.253 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.556      ; 1.583      ;
; 1.255 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.553      ; 1.583      ;
; 1.256 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.545      ; 1.575      ;
; 1.257 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.551      ;
; 1.257 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.545      ; 1.576      ;
; 1.258 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.553      ; 1.585      ;
; 1.260 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.562      ; 1.596      ;
; 1.260 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.562      ; 1.596      ;
; 1.262 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.552      ; 1.588      ;
; 1.262 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.553      ; 1.589      ;
; 1.263 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.557      ;
; 1.271 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.565      ;
; 1.272 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.566      ;
; 1.272 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.566      ;
; 1.280 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.574      ;
; 1.280 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.556      ; 1.610      ;
; 1.281 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.575      ;
; 1.284 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_we_reg       ; pclk         ; pclk        ; -0.500       ; 0.566      ; 1.624      ;
; 1.285 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.553      ; 1.612      ;
; 1.289 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.583      ;
; 1.298 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.592      ;
; 1.298 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.592      ;
; 1.314 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.583      ; 2.109      ;
; 1.319 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.552      ; 1.645      ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.694 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.987      ;
; 0.737 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.743 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.763 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.768 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.769 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.774 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.778 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.071      ;
; 0.778 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.071      ;
; 0.780 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.798 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.091      ;
; 0.881 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.558      ;
; 0.929 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.606      ;
; 0.965 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.258      ;
; 1.092 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.098 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.101 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.107 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.110 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.112 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.764      ;
; 1.114 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.765      ;
; 1.116 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.118 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.125 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.788      ;
; 1.140 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.791      ;
; 1.141 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.143 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.144 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.795      ;
; 1.144 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.144 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.150 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.159 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.452      ;
; 1.168 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.461      ;
; 1.223 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.229 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.522      ;
; 1.232 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.238 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.531      ;
; 1.240 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.903      ;
; 1.241 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.534      ;
; 1.244 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.902      ;
; 1.247 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.250 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.543      ;
; 1.255 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.906      ;
; 1.256 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.919      ;
; 1.256 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.264 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.264 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.273 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.274 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.932      ;
; 1.274 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.281 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.951      ;
; 1.281 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.574      ;
; 1.282 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.284 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.947      ;
; 1.284 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.577      ;
; 1.290 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.583      ;
; 1.298 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.968      ;
; 1.299 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.592      ;
; 1.306 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.969      ;
; 1.308 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.601      ;
; 1.319 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.612      ;
; 1.335 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.628      ;
; 1.363 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.656      ;
; 1.369 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.662      ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 144.7 MHz  ; 144.7 MHz       ; clk108|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 148.99 MHz ; 148.99 MHz      ; pclk                                               ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -2.856 ; -91.960       ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 13.089 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; pclk                                               ; 0.382 ; 0.000         ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.627 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -3.201 ; -106.590      ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 9.718  ; 0.000         ;
; clk                                                ; 9.943  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pclk'                                                                                                                                                                                       ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.856 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.332      ; 3.727      ;
; -2.856 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.326      ; 3.721      ;
; -2.856 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.326      ; 3.721      ;
; -2.674 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.331      ; 3.544      ;
; -2.674 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.325      ; 3.538      ;
; -2.674 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.325      ; 3.538      ;
; -2.627 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.332      ; 3.498      ;
; -2.627 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.326      ; 3.492      ;
; -2.627 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.326      ; 3.492      ;
; -2.570 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.333      ; 3.442      ;
; -2.570 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.327      ; 3.436      ;
; -2.570 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.327      ; 3.436      ;
; -2.546 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.474      ;
; -2.546 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.474      ;
; -2.546 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.474      ;
; -2.546 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.474      ;
; -2.546 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.474      ;
; -2.546 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.474      ;
; -2.546 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.474      ;
; -2.546 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.474      ;
; -2.546 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.474      ;
; -2.546 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.474      ;
; -2.546 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.474      ;
; -2.545 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.473      ;
; -2.545 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.473      ;
; -2.545 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.473      ;
; -2.545 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.473      ;
; -2.545 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.473      ;
; -2.545 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.473      ;
; -2.545 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.473      ;
; -2.545 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.473      ;
; -2.545 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.473      ;
; -2.545 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.473      ;
; -2.545 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.473      ;
; -2.487 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.415      ;
; -2.487 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.415      ;
; -2.487 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.415      ;
; -2.487 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.415      ;
; -2.487 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.415      ;
; -2.487 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.415      ;
; -2.487 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.415      ;
; -2.487 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.415      ;
; -2.487 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.415      ;
; -2.487 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.415      ;
; -2.487 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.415      ;
; -2.455 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.331      ; 3.325      ;
; -2.455 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.325      ; 3.319      ;
; -2.455 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.325      ; 3.319      ;
; -2.392 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.332      ; 3.263      ;
; -2.392 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.326      ; 3.257      ;
; -2.392 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.326      ; 3.257      ;
; -2.388 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.843      ;
; -2.388 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.843      ;
; -2.388 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.843      ;
; -2.388 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.843      ;
; -2.388 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.843      ;
; -2.388 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.843      ;
; -2.388 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.843      ;
; -2.388 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.843      ;
; -2.388 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.843      ;
; -2.388 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.843      ;
; -2.388 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.843      ;
; -2.381 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.836      ;
; -2.381 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.836      ;
; -2.381 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.836      ;
; -2.381 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.836      ;
; -2.381 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.836      ;
; -2.381 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.836      ;
; -2.381 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.836      ;
; -2.381 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.836      ;
; -2.381 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.836      ;
; -2.381 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.836      ;
; -2.381 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.836      ;
; -2.371 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.299      ;
; -2.371 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.299      ;
; -2.371 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.299      ;
; -2.371 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.299      ;
; -2.371 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.299      ;
; -2.371 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.299      ;
; -2.371 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.299      ;
; -2.371 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.299      ;
; -2.371 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.299      ;
; -2.371 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.299      ;
; -2.371 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.299      ;
; -2.361 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.816      ;
; -2.361 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.816      ;
; -2.361 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.816      ;
; -2.361 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.816      ;
; -2.361 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.816      ;
; -2.361 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.816      ;
; -2.361 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.816      ;
; -2.361 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.816      ;
; -2.361 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.816      ;
; -2.361 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.816      ;
; -2.361 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.547     ; 2.816      ;
; -2.336 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.264      ;
; -2.336 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.264      ;
; -2.336 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.264      ;
; -2.336 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.264      ;
; -2.336 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.074     ; 3.264      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 13.089 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 7.166      ;
; 13.107 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 7.149      ;
; 13.131 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 7.124      ;
; 13.149 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 7.107      ;
; 13.256 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 7.000      ;
; 13.283 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.972      ;
; 13.284 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.971      ;
; 13.288 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.967      ;
; 13.330 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.925      ;
; 13.344 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 6.912      ;
; 13.362 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.893      ;
; 13.384 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 6.872      ;
; 13.408 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.847      ;
; 13.422 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 6.834      ;
; 13.482 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.773      ;
; 13.483 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.772      ;
; 13.531 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 6.731      ;
; 13.561 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.694      ;
; 13.573 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 6.689      ;
; 13.595 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.226      ; 6.670      ;
; 13.599 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.231      ; 6.671      ;
; 13.607 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.648      ;
; 13.607 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.648      ;
; 13.637 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.226      ; 6.628      ;
; 13.641 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.231      ; 6.629      ;
; 13.667 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 6.589      ;
; 13.705 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 6.551      ;
; 13.723 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.532      ;
; 13.725 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 6.537      ;
; 13.726 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 6.536      ;
; 13.744 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.226      ; 6.521      ;
; 13.748 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.231      ; 6.522      ;
; 13.804 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 6.458      ;
; 13.806 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.449      ;
; 13.817 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 6.447      ;
; 13.832 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.226      ; 6.433      ;
; 13.836 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.231      ; 6.434      ;
; 13.850 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 6.412      ;
; 13.872 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.226      ; 6.393      ;
; 13.876 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.231      ; 6.394      ;
; 13.886 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 6.391      ;
; 13.910 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.226      ; 6.355      ;
; 13.914 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.231      ; 6.356      ;
; 13.921 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 6.343      ;
; 13.922 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.333      ;
; 13.928 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 6.349      ;
; 13.967 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 6.297      ;
; 14.035 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 6.242      ;
; 14.049 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 6.213      ;
; 14.094 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 6.170      ;
; 14.116 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 6.148      ;
; 14.123 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 6.154      ;
; 14.142 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 6.113      ;
; 14.155 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.226      ; 6.110      ;
; 14.159 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.231      ; 6.111      ;
; 14.163 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 6.114      ;
; 14.165 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 6.097      ;
; 14.193 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.226      ; 6.072      ;
; 14.194 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 6.070      ;
; 14.197 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.231      ; 6.073      ;
; 14.201 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 6.076      ;
; 14.246 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.217      ; 6.010      ;
; 14.341 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.216      ; 5.914      ;
; 14.439 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 5.825      ;
; 14.442 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.212      ; 5.809      ;
; 14.446 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 5.831      ;
; 14.484 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 5.793      ;
; 14.502 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 5.750      ;
; 14.543 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.212      ; 5.708      ;
; 14.552 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 5.700      ;
; 14.555 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 5.709      ;
; 14.588 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.212      ; 5.663      ;
; 14.603 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 5.649      ;
; 14.628 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.223      ; 5.634      ;
; 14.641 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.212      ; 5.610      ;
; 14.659 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.213      ; 5.593      ;
; 14.686 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.212      ; 5.565      ;
; 14.690 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.226      ; 5.575      ;
; 14.694 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.231      ; 5.576      ;
; 14.742 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.212      ; 5.509      ;
; 14.787 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.212      ; 5.464      ;
; 14.884 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.219      ; 5.374      ;
; 14.885 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.212      ; 5.366      ;
; 14.985 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.219      ; 5.273      ;
; 14.990 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 5.271      ;
; 14.994 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.227      ; 5.272      ;
; 15.018 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.225      ; 5.246      ;
; 15.025 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.238      ; 5.252      ;
; 15.030 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.219      ; 5.228      ;
; 15.040 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 5.221      ;
; 15.044 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.227      ; 5.222      ;
; 15.091 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 5.170      ;
; 15.095 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.227      ; 5.171      ;
; 15.115 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|address_reg_b[0]                ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 4.838      ;
; 15.128 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.219      ; 5.130      ;
; 15.147 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.222      ; 5.114      ;
; 15.151 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.227      ; 5.115      ;
; 15.161 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|address_reg_b[1]                ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 4.792      ;
; 15.203 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|address_reg_b[1]                ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 4.750      ;
; 15.224 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|address_reg_b[0]                ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.049     ; 4.729      ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pclk'                                                                                                                                                                                       ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; FSM_data:datos|mem_px_data[2]  ; FSM_data:datos|mem_px_data[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.092      ; 0.669      ;
; 0.401 ; FSM_data:datos|mem_px_data[0]  ; FSM_data:datos|mem_px_data[0]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FSM_data:datos|i               ; FSM_data:datos|i                                                                                         ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.669      ;
; 0.558 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.300      ;
; 0.567 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.309      ;
; 0.576 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.318      ;
; 0.577 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.319      ;
; 0.580 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.322      ;
; 0.647 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.389      ;
; 0.679 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.421      ;
; 0.687 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.093      ; 0.975      ;
; 0.688 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.430      ;
; 0.689 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.093      ; 0.977      ;
; 0.704 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 0.973      ;
; 0.706 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 0.975      ;
; 0.707 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.074      ; 0.977      ;
; 0.709 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.093      ; 0.997      ;
; 0.713 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.093      ; 1.001      ;
; 0.715 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 0.984      ;
; 0.715 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.074      ; 0.984      ;
; 0.722 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.464      ;
; 0.729 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 0.998      ;
; 0.732 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.001      ;
; 0.739 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.008      ;
; 0.796 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.538      ;
; 0.796 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.538      ;
; 0.837 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.579      ;
; 0.837 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.497      ; 1.084      ;
; 0.884 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.497      ; 1.131      ;
; 0.885 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.497      ; 1.132      ;
; 0.888 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.497      ; 1.135      ;
; 0.889 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_data[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.624      ;
; 0.889 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.497      ; 1.136      ;
; 0.896 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.638      ;
; 0.909 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.488      ; 1.147      ;
; 0.919 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.661      ;
; 0.935 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.500      ; 1.185      ;
; 0.940 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.497      ; 1.187      ;
; 0.947 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.497      ; 1.194      ;
; 1.025 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.294      ;
; 1.026 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.295      ;
; 1.030 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.299      ;
; 1.031 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.300      ;
; 1.034 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.303      ;
; 1.039 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.308      ;
; 1.055 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.797      ;
; 1.058 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.327      ;
; 1.066 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.335      ;
; 1.068 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.810      ;
; 1.073 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.342      ;
; 1.125 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.394      ;
; 1.126 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.395      ;
; 1.128 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.093      ; 1.416      ;
; 1.128 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.493      ; 1.371      ;
; 1.137 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.406      ;
; 1.142 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.479      ; 1.371      ;
; 1.145 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.093      ; 1.433      ;
; 1.146 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.493      ; 1.389      ;
; 1.147 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.416      ;
; 1.147 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.416      ;
; 1.148 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.417      ;
; 1.150 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.493      ; 1.393      ;
; 1.153 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.422      ;
; 1.156 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.425      ;
; 1.160 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.493      ; 1.403      ;
; 1.162 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.431      ;
; 1.162 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.479      ; 1.391      ;
; 1.167 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.547      ; 1.909      ;
; 1.167 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.485      ; 1.402      ;
; 1.167 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.479      ; 1.396      ;
; 1.171 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.440      ;
; 1.171 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.488      ; 1.409      ;
; 1.172 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.441      ;
; 1.175 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.444      ;
; 1.175 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.490      ; 1.415      ;
; 1.177 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.479      ; 1.406      ;
; 1.179 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.490      ; 1.419      ;
; 1.180 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.449      ;
; 1.187 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.490      ; 1.427      ;
; 1.188 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.457      ;
; 1.188 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.493      ; 1.431      ;
; 1.192 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.485      ; 1.427      ;
; 1.192 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.493      ; 1.435      ;
; 1.196 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.488      ; 1.434      ;
; 1.196 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.490      ; 1.436      ;
; 1.198 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.479      ; 1.427      ;
; 1.201 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.493      ; 1.444      ;
; 1.201 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.490      ; 1.441      ;
; 1.202 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.488      ; 1.440      ;
; 1.206 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.485      ; 1.441      ;
; 1.207 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.479      ; 1.436      ;
; 1.208 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.488      ; 1.446      ;
; 1.210 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.493      ; 1.453      ;
; 1.223 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.490      ; 1.463      ;
; 1.229 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.488      ; 1.467      ;
; 1.242 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.511      ;
; 1.247 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.074      ; 1.516      ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.627 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.895      ;
; 0.684 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.692 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.707 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.714 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.714 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.720 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.721 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.722 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.722 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.990      ;
; 0.727 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.742 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.010      ;
; 0.812 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.415      ;
; 0.857 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.373      ; 1.460      ;
; 0.878 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.145      ;
; 1.006 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.007 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.014 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.281      ;
; 1.016 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.598      ;
; 1.018 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.597      ;
; 1.024 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.027 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.295      ;
; 1.029 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.031 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.035 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.302      ;
; 1.036 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.617      ;
; 1.037 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.305      ;
; 1.038 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.306      ;
; 1.039 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.306      ;
; 1.039 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.307      ;
; 1.040 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.307      ;
; 1.040 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.042 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.621      ;
; 1.042 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.043 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.624      ;
; 1.044 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.311      ;
; 1.044 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.312      ;
; 1.046 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.050 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.053 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.321      ;
; 1.054 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.321      ;
; 1.054 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.322      ;
; 1.061 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.329      ;
; 1.061 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.076 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.344      ;
; 1.099 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.367      ;
; 1.111 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.378      ;
; 1.128 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.129 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.397      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.720      ;
; 1.136 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.727      ;
; 1.136 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.403      ;
; 1.137 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.138 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.406      ;
; 1.138 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.144 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.733      ;
; 1.144 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.412      ;
; 1.144 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.411      ;
; 1.146 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.414      ;
; 1.149 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.730      ;
; 1.149 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.153 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.420      ;
; 1.157 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.424      ;
; 1.161 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.429      ;
; 1.162 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.429      ;
; 1.162 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.430      ;
; 1.163 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.431      ;
; 1.164 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.431      ;
; 1.164 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.432      ;
; 1.166 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.433      ;
; 1.166 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.434      ;
; 1.168 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 1.755      ;
; 1.168 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.435      ;
; 1.172 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.176 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.444      ;
; 1.177 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.359      ; 1.766      ;
; 1.177 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.773      ;
; 1.182 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.449      ;
; 1.183 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.451      ;
; 1.183 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.450      ;
; 1.191 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.366      ; 1.787      ;
; 1.197 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 1.788      ;
; 1.198 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.466      ;
; 1.221 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.489      ;
; 1.233 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.500      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.516      ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -0.748 ; -18.677       ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 16.749 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; pclk                                               ; 0.178 ; 0.000         ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.267 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -3.000 ; -49.230       ;
; clk                                                ; 9.594  ; 0.000         ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 9.734  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pclk'                                                                                                                                                                                       ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.748 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.530      ; 1.787      ;
; -0.748 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.530      ; 1.787      ;
; -0.747 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.532      ; 1.788      ;
; -0.623 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.530      ; 1.662      ;
; -0.623 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.530      ; 1.662      ;
; -0.622 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.532      ; 1.663      ;
; -0.618 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.530      ; 1.657      ;
; -0.617 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.528      ; 1.654      ;
; -0.617 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.528      ; 1.654      ;
; -0.600 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.550      ;
; -0.600 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.550      ;
; -0.600 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.550      ;
; -0.600 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.550      ;
; -0.600 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.550      ;
; -0.600 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.550      ;
; -0.600 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.550      ;
; -0.600 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.550      ;
; -0.600 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.550      ;
; -0.600 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.550      ;
; -0.600 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.550      ;
; -0.583 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.533      ;
; -0.583 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.533      ;
; -0.583 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.533      ;
; -0.583 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.533      ;
; -0.583 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.533      ;
; -0.583 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.533      ;
; -0.583 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.533      ;
; -0.583 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.533      ;
; -0.583 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.533      ;
; -0.583 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.533      ;
; -0.583 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.533      ;
; -0.560 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.510      ;
; -0.560 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.510      ;
; -0.560 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.510      ;
; -0.560 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.510      ;
; -0.560 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.510      ;
; -0.560 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.510      ;
; -0.560 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.510      ;
; -0.560 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.510      ;
; -0.560 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.510      ;
; -0.560 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.510      ;
; -0.560 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.510      ;
; -0.554 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.531      ; 1.594      ;
; -0.554 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.531      ; 1.594      ;
; -0.553 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.533      ; 1.595      ;
; -0.548 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.296      ;
; -0.548 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.296      ;
; -0.548 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.296      ;
; -0.548 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.296      ;
; -0.548 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.296      ;
; -0.548 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.296      ;
; -0.548 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.296      ;
; -0.548 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.296      ;
; -0.548 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.296      ;
; -0.548 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.296      ;
; -0.548 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.296      ;
; -0.544 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.494      ;
; -0.544 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.494      ;
; -0.541 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.491      ;
; -0.541 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.491      ;
; -0.541 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.491      ;
; -0.541 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.491      ;
; -0.541 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.491      ;
; -0.541 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.491      ;
; -0.541 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.491      ;
; -0.541 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.491      ;
; -0.541 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.491      ;
; -0.541 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.491      ;
; -0.541 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.037     ; 1.491      ;
; -0.531 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.279      ;
; -0.531 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.279      ;
; -0.531 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.279      ;
; -0.531 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.279      ;
; -0.531 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.279      ;
; -0.531 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.279      ;
; -0.531 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.279      ;
; -0.531 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.279      ;
; -0.531 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.279      ;
; -0.531 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.279      ;
; -0.531 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.279      ;
; -0.525 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.528      ; 1.562      ;
; -0.525 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.528      ; 1.562      ;
; -0.524 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.530      ; 1.563      ;
; -0.512 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.260      ;
; -0.512 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.260      ;
; -0.512 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.260      ;
; -0.512 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.260      ;
; -0.512 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.260      ;
; -0.512 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.260      ;
; -0.512 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.260      ;
; -0.512 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.239     ; 1.260      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 16.749 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.374      ;
; 16.762 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 3.359      ;
; 16.792 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.331      ;
; 16.817 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 3.304      ;
; 16.837 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.286      ;
; 16.852 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 3.269      ;
; 16.858 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.113      ; 3.264      ;
; 16.868 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 3.259      ;
; 16.868 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 3.260      ;
; 16.869 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.254      ;
; 16.872 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 3.253      ;
; 16.881 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.242      ;
; 16.892 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 3.229      ;
; 16.894 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 3.227      ;
; 16.896 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.227      ;
; 16.911 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 3.216      ;
; 16.911 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 3.217      ;
; 16.913 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.113      ; 3.209      ;
; 16.915 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 3.210      ;
; 16.932 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 3.189      ;
; 16.948 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.113      ; 3.174      ;
; 16.979 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 3.148      ;
; 16.988 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.113      ; 3.134      ;
; 16.988 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 3.139      ;
; 16.988 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 3.140      ;
; 16.990 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.113      ; 3.132      ;
; 16.992 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 3.133      ;
; 17.000 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 3.127      ;
; 17.000 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 3.128      ;
; 17.004 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 3.121      ;
; 17.015 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 3.112      ;
; 17.015 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 3.113      ;
; 17.019 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 3.106      ;
; 17.022 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 3.105      ;
; 17.025 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 3.096      ;
; 17.028 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.113      ; 3.094      ;
; 17.054 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.069      ;
; 17.067 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 3.060      ;
; 17.069 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 3.054      ;
; 17.070 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 3.058      ;
; 17.079 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 3.046      ;
; 17.093 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 3.028      ;
; 17.099 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 3.028      ;
; 17.111 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 3.016      ;
; 17.121 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.113      ; 3.001      ;
; 17.126 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 3.001      ;
; 17.146 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.125      ; 2.988      ;
; 17.158 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 2.969      ;
; 17.189 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.113      ; 2.933      ;
; 17.189 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.125      ; 2.945      ;
; 17.234 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.125      ; 2.900      ;
; 17.266 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.125      ; 2.868      ;
; 17.274 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 2.851      ;
; 17.278 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.125      ; 2.856      ;
; 17.284 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 2.843      ;
; 17.286 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 2.841      ;
; 17.287 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 2.841      ;
; 17.289 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 2.839      ;
; 17.293 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.125      ; 2.841      ;
; 17.296 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 2.829      ;
; 17.334 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 2.787      ;
; 17.353 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 2.766      ;
; 17.374 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.749      ;
; 17.393 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.108      ; 2.724      ;
; 17.404 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 2.715      ;
; 17.430 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.113      ; 2.692      ;
; 17.438 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 2.681      ;
; 17.440 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.108      ; 2.677      ;
; 17.444 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.108      ; 2.673      ;
; 17.451 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.125      ; 2.683      ;
; 17.462 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.110      ; 2.657      ;
; 17.462 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 2.665      ;
; 17.466 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.125      ; 2.668      ;
; 17.468 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.655      ;
; 17.468 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 2.656      ;
; 17.469 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.108      ; 2.648      ;
; 17.472 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 2.649      ;
; 17.484 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 2.643      ;
; 17.489 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.109      ; 2.629      ;
; 17.519 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.604      ;
; 17.519 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 2.605      ;
; 17.523 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 2.598      ;
; 17.536 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.109      ; 2.582      ;
; 17.540 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.109      ; 2.578      ;
; 17.553 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.570      ;
; 17.553 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 2.571      ;
; 17.557 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 2.564      ;
; 17.565 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.109      ; 2.553      ;
; 17.577 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.546      ;
; 17.577 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.115      ; 2.547      ;
; 17.579 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.116      ; 2.546      ;
; 17.581 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.112      ; 2.540      ;
; 17.583 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.540      ;
; 17.595 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.118      ; 2.532      ;
; 17.598 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.119      ; 2.530      ;
; 17.634 ; VGA_Driver640x480:VGA640x480|countX[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.489      ;
; 17.668 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.455      ;
; 17.692 ; VGA_Driver640x480:VGA640x480|countX[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.114      ; 2.431      ;
; 17.694 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|address_reg_b[0]                ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.269      ;
; 17.737 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|address_reg_b[0]                ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 2.226      ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pclk'                                                                                                                                                                                       ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; FSM_data:datos|mem_px_data[2]  ; FSM_data:datos|mem_px_data[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; FSM_data:datos|mem_px_data[0]  ; FSM_data:datos|mem_px_data[0]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FSM_data:datos|i               ; FSM_data:datos|i                                                                                         ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.307      ;
; 0.248 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.613      ; 0.485      ;
; 0.253 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.239      ; 0.576      ;
; 0.264 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.239      ; 0.587      ;
; 0.264 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.239      ; 0.587      ;
; 0.267 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.611      ; 0.502      ;
; 0.269 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.239      ; 0.592      ;
; 0.273 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.613      ; 0.510      ;
; 0.273 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.613      ; 0.510      ;
; 0.273 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.613      ; 0.510      ;
; 0.274 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.239      ; 0.597      ;
; 0.275 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.613      ; 0.512      ;
; 0.284 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.616      ; 0.524      ;
; 0.297 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.045      ; 0.426      ;
; 0.300 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.613      ; 0.537      ;
; 0.302 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.613      ; 0.539      ;
; 0.304 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.045      ; 0.437      ;
; 0.309 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.045      ; 0.438      ;
; 0.310 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.431      ;
; 0.314 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.239      ; 0.637      ;
; 0.317 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.239      ; 0.641      ;
; 0.322 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.443      ;
; 0.323 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.239      ; 0.646      ;
; 0.347 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.239      ; 0.670      ;
; 0.393 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.239      ; 0.716      ;
; 0.393 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.239      ; 0.716      ;
; 0.398 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.612      ; 0.634      ;
; 0.404 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.612      ; 0.640      ;
; 0.406 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.612      ; 0.642      ;
; 0.409 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.239      ; 0.732      ;
; 0.410 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.612      ; 0.646      ;
; 0.412 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.605      ; 0.641      ;
; 0.412 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.611      ; 0.647      ;
; 0.413 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.608      ; 0.645      ;
; 0.417 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.605      ; 0.646      ;
; 0.418 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.610      ; 0.652      ;
; 0.422 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.605      ; 0.651      ;
; 0.423 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.605      ; 0.652      ;
; 0.425 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.612      ; 0.661      ;
; 0.425 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.610      ; 0.659      ;
; 0.425 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.611      ; 0.660      ;
; 0.427 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_data[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.238      ; 0.749      ;
; 0.428 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.612      ; 0.664      ;
; 0.429 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.612      ; 0.665      ;
; 0.430 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.610      ; 0.664      ;
; 0.430 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.611      ; 0.665      ;
; 0.431 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.608      ; 0.663      ;
; 0.431 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.605      ; 0.660      ;
; 0.432 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.608      ; 0.664      ;
; 0.432 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.611      ; 0.667      ;
; 0.434 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.610      ; 0.668      ;
; 0.436 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.612      ; 0.672      ;
; 0.440 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.605      ; 0.669      ;
; 0.440 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.611      ; 0.675      ;
; 0.444 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.420      ; 0.488      ;
; 0.446 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.611      ; 0.681      ;
; 0.447 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.239      ; 0.770      ;
; 0.448 ; FSM_data:datos|mem_px_addr[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.610      ; 0.682      ;
; 0.449 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.239      ; 0.772      ;
; 0.451 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.415      ; 0.490      ;
; 0.453 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.575      ;
; 0.457 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.419      ; 0.500      ;
; 0.458 ; FSM_data:datos|mem_px_data[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pclk         ; pclk        ; -0.500       ; 0.421      ; 0.503      ;
; 0.459 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.608      ; 0.692      ;
; 0.462 ; FSM_data:datos|i               ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_we_reg       ; pclk         ; pclk        ; -0.500       ; 0.614      ; 0.700      ;
; 0.463 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.584      ;
; 0.465 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.419      ; 0.508      ;
; 0.467 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.419      ; 0.510      ;
; 0.468 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.610      ; 0.702      ;
; 0.474 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a3~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.605      ; 0.703      ;
; 0.479 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.600      ;
; 0.480 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.601      ;
; 0.483 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.604      ;
; 0.484 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~porta_we_reg       ; pclk         ; pclk        ; -0.500       ; 0.613      ; 0.721      ;
; 0.517 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[3]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.640      ;
; 0.521 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.045      ; 0.650      ;
; 0.521 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.643      ;
; 0.524 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.045      ; 0.653      ;
; 0.528 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.239      ; 0.851      ;
; 0.528 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[12]                                                                           ; pclk         ; pclk        ; 0.000        ; 0.239      ; 0.851      ;
; 0.529 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.650      ;
+-------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                  ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.267 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.293 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.298 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.305 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.323 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.444      ;
; 0.364 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.662      ;
; 0.376 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.383 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a7~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.681      ;
; 0.442 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.447 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.453 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.746      ;
; 0.460 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.745      ;
; 0.463 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.466 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.468 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.477 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.763      ;
; 0.477 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.479 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.765      ;
; 0.479 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a2~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.763      ;
; 0.481 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.602      ;
; 0.484 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.605      ;
; 0.505 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.508 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.510 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.513 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.519 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.521 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a6~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.808      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.817      ;
; 0.526 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.529 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.820      ;
; 0.529 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.819      ;
; 0.532 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.534 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.537 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.538 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.540 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.543 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.544 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a5~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.835      ;
; 0.547 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.668      ;
; 0.548 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a4~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.837      ;
; 0.549 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.841      ;
; 0.550 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.671      ;
; 0.560 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a0~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.852      ;
; 0.562 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_q9d1:auto_generated|ram_block1a1~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 0.853      ;
; 0.571 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.692      ;
; 0.574 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.695      ;
+-------+-----------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                               ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; -3.041   ; 0.178 ; N/A      ; N/A     ; -3.201              ;
;  clk                                                ; N/A      ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  clk108|altpll_component|auto_generated|pll1|clk[0] ; 12.470   ; 0.267 ; N/A      ; N/A     ; 9.718               ;
;  pclk                                               ; -3.041   ; 0.178 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                                     ; -100.869 ; 0.0   ; 0.0      ; 0.0     ; -106.59             ;
;  clk                                                ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pclk                                               ; -100.869 ; 0.000 ; N/A      ; N/A     ; -106.590            ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwdn          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; xclk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; resetcam      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Hsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Vsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clkout        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dat[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sync                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 2944     ; 0        ; 0        ; 0        ;
; pclk                                               ; pclk                                               ; 380      ; 0        ; 208      ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 2944     ; 0        ; 0        ; 0        ;
; pclk                                               ; pclk                                               ; 380      ; 0        ; 208      ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 61    ; 61   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 40    ; 40   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; Target                                             ; Clock                                              ; Type      ; Status      ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; clk                                                ; clk                                                ; Base      ; Constrained ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk108|altpll_component|auto_generated|pll1|clk[1] ; clk108|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pclk                                               ; pclk                                               ; Base      ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; dat[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sync       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetcam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; dat[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sync       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetcam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Jul 18 11:25:13 2021
Info: Command: quartus_sta test_VGA -c test_VGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'test_VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {clk108|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {clk108|altpll_component|auto_generated|pll1|clk[0]} {clk108|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk108|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {clk108|altpll_component|auto_generated|pll1|clk[1]} {clk108|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name pclk pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.041
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.041            -100.869 pclk 
    Info (332119):    12.470               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.432               0.000 pclk 
    Info (332119):     0.694               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -106.590 pclk 
    Info (332119):     9.721               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.856
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.856             -91.960 pclk 
    Info (332119):    13.089               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 pclk 
    Info (332119):     0.627               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -106.590 pclk 
    Info (332119):     9.718               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.748
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.748             -18.677 pclk 
    Info (332119):    16.749               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 pclk 
    Info (332119):     0.267               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -49.230 pclk 
    Info (332119):     9.594               0.000 clk 
    Info (332119):     9.734               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4782 megabytes
    Info: Processing ended: Sun Jul 18 11:25:15 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


