
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.615292                       # Number of seconds simulated
sim_ticks                                615292058500                       # Number of ticks simulated
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 150883                       # Simulator instruction rate (inst/s)
host_tick_rate                               53476218                       # Simulator tick rate (ticks/s)
host_mem_usage                                 211804                       # Number of bytes of host memory used
host_seconds                                 11505.90                       # Real time elapsed on the host
sim_insts                                  1736043781                       # Number of instructions simulated
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                    602552271                       # DTB read hits
system.cpu.dtb.read_misses                   10614048                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                613166319                       # DTB read accesses
system.cpu.dtb.write_hits                   207913538                       # DTB write hits
system.cpu.dtb.write_misses                   6806894                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses               214720432                       # DTB write accesses
system.cpu.dtb.data_hits                    810465809                       # DTB hits
system.cpu.dtb.data_misses                   17420942                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                827886751                       # DTB accesses
system.cpu.itb.fetch_hits                   385401096                       # ITB hits
system.cpu.itb.fetch_misses                        38                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses               385401134                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   29                       # Number of system calls
system.cpu.numCycles                       1230584118                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                368788427                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted          284655595                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect           19443984                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups             335810201                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                329206676                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                 24336435                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                1745                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles          397544739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     3103801885                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   368788427                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          353543111                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     607804339                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles               131920976                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              113986099                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           951                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                 385401096                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               9585477                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         1225061020                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.533590                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.019465                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                617256681     50.39%     50.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 52795543      4.31%     54.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 34983733      2.86%     57.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 53721044      4.39%     61.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                135046011     11.02%     72.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 74719502      6.10%     79.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 51323378      4.19%     83.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 43567102      3.56%     86.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                161648026     13.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1225061020                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.299686                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.522218                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                426009855                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             101612047                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 578250802                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              13464213                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles              105724103                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             57118243                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   889                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts             3023280149                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1933                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles              105724103                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                448226724                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                58166398                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3444                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 568166155                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              44774196                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             2937967281                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                510732                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1525332                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              40266143                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands          2197783940                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3797275773                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       3796267426                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1008347                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            1376202963                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                821580977                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                180                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            178                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  93606956                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            663953354                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           248514283                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          54484359                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         31450059                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 2647456890                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 154                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                2459087861                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1981205                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       899874302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    377613541                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            125                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    1225061020                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.007319                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.938295                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           390052689     31.84%     31.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           197664545     16.14%     47.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           194534552     15.88%     63.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           152397104     12.44%     76.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           138172730     11.28%     87.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            75830053      6.19%     93.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            56958095      4.65%     98.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            14036871      1.15%     99.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             5414381      0.44%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1225061020                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1870870     11.50%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     11.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               11042349     67.89%     79.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               3352440     20.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1607157901     65.36%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   88      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 251      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  20      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 149      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 19      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  24      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            631365239     25.67%     91.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           220564170      8.97%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             2459087861                       # Type of FU issued
system.cpu.iq.rate                           1.998309                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    16265659                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006615                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         6159722029                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        3546409355                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   2357254024                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1761577                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1006663                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       825129                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             2474476437                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  877083                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         54564037                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads    219357691                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       276764                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        87944                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     87785781                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        162830                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles              105724103                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                22305472                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1113476                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          2788688851                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts          12944530                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             663953354                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            248514283                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                154                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 231462                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 18115                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          87944                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       20335960                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      2039327                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             22375287                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            2405013673                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             613166540                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          54074188                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                     141231807                       # number of nop insts executed
system.cpu.iew.exec_refs                    827886992                       # number of memory reference insts executed
system.cpu.iew.exec_branches                294323253                       # Number of branches executed
system.cpu.iew.exec_stores                  214720452                       # Number of stores executed
system.cpu.iew.exec_rate                     1.954368                       # Inst execution rate
system.cpu.iew.wb_sent                     2384887539                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    2358079153                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1347433304                       # num instructions producing a value
system.cpu.iew.wb_consumers                1703552370                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.916228                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.790955                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts     1819780126                       # The number of committed instructions
system.cpu.commit.commitSquashedInsts       736139047                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          19443221                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   1119336917                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.625766                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.487685                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    586822597     52.43%     52.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    186310200     16.64%     69.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     95274520      8.51%     77.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     53747896      4.80%     82.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     37177452      3.32%     85.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     26985316      2.41%     88.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     21737766      1.94%     90.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     22635146      2.02%     92.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     88646024      7.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1119336917                       # Number of insts commited each cycle
system.cpu.commit.count                    1819780126                       # Number of instructions committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      605324165                       # Number of memory references committed
system.cpu.commit.loads                     444595663                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                  214632552                       # Number of branches committed
system.cpu.commit.fp_insts                     805525                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1718967519                       # Number of committed integer instructions.
system.cpu.commit.function_calls             16767440                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              88646024                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                   3500830866                       # The number of ROB reads
system.cpu.rob.rob_writes                  5217723058                       # The number of ROB writes
system.cpu.timesIdled                          398057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         5523098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  1736043781                       # Number of Instructions Simulated
system.cpu.committedInsts_total            1736043781                       # Number of Instructions Simulated
system.cpu.cpi                               0.708844                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.708844                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.410748                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.410748                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               3237009112                       # number of integer regfile reads
system.cpu.int_regfile_writes              1887111006                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     12550                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      508                       # number of floating regfile writes
system.cpu.misc_regfile_reads                      25                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.icache.replacements                      1                       # number of replacements
system.cpu.icache.tagsinuse                746.155324                       # Cycle average of tags in use
system.cpu.icache.total_refs                385399748                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    942                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               409129.244161                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::0            746.155324                       # Average occupied blocks per context
system.cpu.icache.occ_percent::0             0.364334                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits              385399748                       # number of ReadReq hits
system.cpu.icache.demand_hits               385399748                       # number of demand (read+write) hits
system.cpu.icache.overall_hits              385399748                       # number of overall hits
system.cpu.icache.ReadReq_misses                 1348                       # number of ReadReq misses
system.cpu.icache.demand_misses                  1348                       # number of demand (read+write) misses
system.cpu.icache.overall_misses                 1348                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency       47398000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency        47398000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency       47398000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses          385401096                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses           385401096                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses          385401096                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate          0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate           0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate          0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency 35161.721068                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency 35161.721068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency 35161.721068                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits               406                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits                406                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits               406                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses             942                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses              942                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses             942                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency     33448000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency     33448000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency     33448000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate      0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency 35507.430998                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 35507.430998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 35507.430998                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                9159821                       # number of replacements
system.cpu.dcache.tagsinuse               4086.961398                       # Cycle average of tags in use
system.cpu.dcache.total_refs                693411949                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                9163917                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  75.667637                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             5157991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::0           4086.961398                       # Average occupied blocks per context
system.cpu.dcache.occ_percent::0             0.997793                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits              537597174                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits             155814773                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits                2                       # number of LoadLockedReq hits
system.cpu.dcache.demand_hits               693411947                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits              693411947                       # number of overall hits
system.cpu.dcache.ReadReq_misses             10313435                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses             4913729                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses              1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses              15227164                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses             15227164                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency   172073260500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency  137521396881                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency        38500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency    309594657381                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency   309594657381                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses          547910609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses         160728502                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.demand_accesses           708639111                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses          708639111                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate          0.018823                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate         0.030572                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate           0.021488                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate          0.021488                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency 16684.379210                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency 27987.175703                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency        38500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency 20331.734615                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency 20331.734615                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    119268264                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2148368000                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             37813                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           65113                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs  3154.160315                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 32994.455792                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks                  3077535                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits           3034555                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits          3028693                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits            6063248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits           6063248                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses         7278880                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses        1885036                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses          9163916                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses         9163916                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency  81039107500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency  38640356536                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency        35500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency 119679464036                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency 119679464036                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.013285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate     0.011728                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate      0.012932                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate     0.012932                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11133.458375                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 20498.471401                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency        35500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 13059.860439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 13059.860439                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.replacements               2693797                       # number of replacements
system.cpu.l2cache.tagsinuse             26669.588705                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                 7633154                       # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs               2718439                       # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs                  2.807918                       # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle          126954186500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::0         15903.024773                       # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1         10766.563932                       # Average occupied blocks per context
system.cpu.l2cache.occ_percent::0            0.485322                       # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::1            0.328569                       # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits               5458962                       # number of ReadReq hits
system.cpu.l2cache.Writeback_hits             3077535                       # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits             1001516                       # number of ReadExReq hits
system.cpu.l2cache.demand_hits                6460478                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits               6460478                       # number of overall hits
system.cpu.l2cache.ReadReq_misses             1820852                       # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses            883529                       # number of ReadExReq misses
system.cpu.l2cache.demand_misses              2704381                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses             2704381                       # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency   62524059000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency  30450873000                       # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency    92974932000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency   92974932000                       # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses           7279814                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses         3077535                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses         1885045                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses            9164859                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses           9164859                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate         0.250123                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate       0.468704                       # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate          0.295082                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate         0.295082                       # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency 34337.803951                       # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency 34465.052081                       # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency 34379.376279                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency 34379.376279                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs     17570000                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs             1704                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 10311.032864                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks                 1171820                       # number of writebacks
system.cpu.l2cache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits                0                       # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses        1820852                       # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses       883529                       # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses         2704381                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses        2704381                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency  56737753000                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency  27632234500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency  84369987500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency  84369987500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate     0.250123                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate     0.468704                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate     0.295082                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate     0.295082                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31160.002570                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31274.847232                       # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31197.522649                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31197.522649                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
