# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../HDL" \
"JOIN_DDP_SIM_time_impl.v" \
"../../../../../HDL/JOIN_DDP_SIM.v" \

# Do not sort compile order
nosort
