INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link
	Log files: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xclbin.link_summary, at Tue Dec 20 02:32:10 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Dec 20 02:32:10 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link/v++_link_alveo_hls4ml_guidance.html', at Tue Dec 20 02:32:11 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_xdma_201920_1/xilinx_u50_xdma_201920_1.xpfm
INFO: [v++ 60-1578]   This platform contains Device Support Archive '/opt/xilinx/platforms/xilinx_u50_xdma_201920_1/hw/xilinx_u50_xdma_201920_1.dsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_xdma_201920_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:32:16] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/YL_HUANG/12_16/alveo_time_dis/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xo -keep --config /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_xdma_201920_1/xilinx_u50_xdma_201920_1.xpfm --target hw --output_dir /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int --temp_dir /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
INFO: [SYSTEM_LINK 82-76] Reading emulation BD and HPFM information
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Tue Dec 20 02:32:19 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/YL_HUANG/12_16/alveo_time_dis/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xo
INFO: [KernelCheck 83-118] 'alveo_hls4ml' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'in' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'out' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:32:19] build_xd_ip_db started: /opt/Xilinx/Vitis/2019.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/xilinx_u50_xdma_201920_1.hpfm -clkid 0 -ip /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/iprepo/xilinx_com_hls_alveo_hls4ml_1_0,alveo_hls4ml -o /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:32:21] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 279.227 ; gain = 0.000 ; free physical = 58396 ; free virtual = 93827
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:32:21] cfgen started: /opt/Xilinx/Vitis/2019.2/bin/cfgen  -sp alveo_hls4ml_1.in:HBM[0] -sp alveo_hls4ml_1.out:HBM[1] -dmclkid 0 -r /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml, num: 1  {alveo_hls4ml_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: in, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: out, sptag: HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument alveo_hls4ml_1.in to HBM[0] for directive alveo_hls4ml_1.in:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument alveo_hls4ml_1.out to HBM[1] for directive alveo_hls4ml_1.out:HBM[1]
INFO: [SYSTEM_LINK 82-37] [02:32:23] cfgen finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 287.688 ; gain = 0.000 ; free physical = 58517 ; free virtual = 93949
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [02:32:23] cf2bd started: /opt/Xilinx/Vitis/2019.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.xsd --temp_dir /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link --output_dir /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [02:32:25] cf2bd finished successfully
Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 287.688 ; gain = 0.000 ; free physical = 58380 ; free virtual = 93816
INFO: [v++ 60-1441] [02:32:25] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 687.348 ; gain = 0.000 ; free physical = 58399 ; free virtual = 93835
INFO: [v++ 60-1443] [02:32:25] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/sdsl.dat -rtd /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/cf2sw.rtd -xclbin /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/xclbin_orig.xml -o /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
INFO: [v++ 60-1441] [02:32:26] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.83 . Memory (MB): peak = 687.348 ; gain = 0.000 ; free physical = 58527 ; free virtual = 93963
INFO: [v++ 60-1443] [02:32:26] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram --rtdJsonFileName /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/cf2sw.rtd --diagramJsonFileName /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u50_xdma_201920_1/xilinx_u50_xdma_201920_1.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2708876 --generatedByTimeStamp Wed Nov  6 21:39:14 MST 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw --platform xilinx_u50_xdma_201920_1 --save-temps --temp_dir ./build_dir.hw.xilinx_u50_xdma_201920_1 -l -obuild_dir.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xclbin _x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xo --config config.ini --kernel_frequency 200  --generatedByXclbinName alveo_hls4ml --kernelInfoDataFileName /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/kernel_info.dat
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
INFO: [v++ 60-839] Read in kernel information from file '/home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/kernel_info.dat'.
WARNING: [v++ 82-157] Unable to populate kernel available resources BRAM entry.
WARNING: [v++ 82-158] Unable to populate kernel available resources DSP entry.
INFO: [v++ 60-1441] [02:32:27] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 687.348 ; gain = 0.000 ; free physical = 58395 ; free virtual = 93832
INFO: [v++ 60-1443] [02:32:27] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u50_xdma_201920_1 --kernel_frequency 200 -s --output_dir /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int --log_dir /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/logs/link --report_dir /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link --config /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/vplConfig.ini -k /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link --no-info --tlog_dir /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/.tlog/v++_link_alveo_hls4ml --iprepo /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0 --messageDb /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link/vpl.pb /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link

****** vpl v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u50_xdma_201920_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/vivado/vpl/.local/hw_platform
[02:32:51] Run vpl: Step create_project: Started
Creating Vivado project.
[02:33:16] Run vpl: Step create_project: Completed
[02:33:16] Run vpl: Step create_bd: Started
[02:34:28] Run vpl: Step create_bd: Completed
[02:34:28] Run vpl: Step update_bd: Started
[02:34:29] Run vpl: Step update_bd: Completed
[02:34:29] Run vpl: Step generate_target: Started
[02:35:18] Run vpl: Step generate_target: Completed
[02:35:18] Run vpl: Step config_hw_runs: Started
[02:35:26] Run vpl: Step config_hw_runs: Completed
[02:35:26] Run vpl: Step synth: Started
[02:35:57] Block-level synthesis in progress, 0 of 58 jobs complete, 8 jobs running.
[02:36:27] Block-level synthesis in progress, 0 of 58 jobs complete, 8 jobs running.
[02:36:58] Block-level synthesis in progress, 0 of 58 jobs complete, 8 jobs running.
[02:37:29] Block-level synthesis in progress, 0 of 58 jobs complete, 8 jobs running.
[02:37:59] Block-level synthesis in progress, 0 of 58 jobs complete, 8 jobs running.
[02:38:29] Block-level synthesis in progress, 0 of 58 jobs complete, 8 jobs running.
[02:39:00] Block-level synthesis in progress, 7 of 58 jobs complete, 4 jobs running.
[02:39:30] Block-level synthesis in progress, 9 of 58 jobs complete, 8 jobs running.
[02:40:01] Block-level synthesis in progress, 9 of 58 jobs complete, 8 jobs running.
[02:40:31] Block-level synthesis in progress, 9 of 58 jobs complete, 8 jobs running.
[02:41:02] Block-level synthesis in progress, 9 of 58 jobs complete, 8 jobs running.
[02:41:32] Block-level synthesis in progress, 9 of 58 jobs complete, 8 jobs running.
[02:42:02] Block-level synthesis in progress, 11 of 58 jobs complete, 7 jobs running.
[02:42:33] Block-level synthesis in progress, 16 of 58 jobs complete, 5 jobs running.
[02:43:03] Block-level synthesis in progress, 19 of 58 jobs complete, 5 jobs running.
[02:43:34] Block-level synthesis in progress, 19 of 58 jobs complete, 8 jobs running.
[02:44:04] Block-level synthesis in progress, 19 of 58 jobs complete, 8 jobs running.
[02:44:35] Block-level synthesis in progress, 20 of 58 jobs complete, 7 jobs running.
[02:45:05] Block-level synthesis in progress, 20 of 58 jobs complete, 8 jobs running.
[02:45:36] Block-level synthesis in progress, 23 of 58 jobs complete, 6 jobs running.
[02:46:06] Block-level synthesis in progress, 27 of 58 jobs complete, 6 jobs running.
[02:46:37] Block-level synthesis in progress, 28 of 58 jobs complete, 7 jobs running.
[02:47:07] Block-level synthesis in progress, 28 of 58 jobs complete, 8 jobs running.
[02:47:38] Block-level synthesis in progress, 28 of 58 jobs complete, 8 jobs running.
[02:48:08] Block-level synthesis in progress, 29 of 58 jobs complete, 8 jobs running.
[02:48:39] Block-level synthesis in progress, 33 of 58 jobs complete, 5 jobs running.
[02:49:10] Block-level synthesis in progress, 36 of 58 jobs complete, 6 jobs running.
[02:49:40] Block-level synthesis in progress, 39 of 58 jobs complete, 5 jobs running.
[02:50:11] Block-level synthesis in progress, 41 of 58 jobs complete, 8 jobs running.
[02:50:41] Block-level synthesis in progress, 41 of 58 jobs complete, 8 jobs running.
[02:51:12] Block-level synthesis in progress, 41 of 58 jobs complete, 8 jobs running.
[02:51:42] Block-level synthesis in progress, 43 of 58 jobs complete, 6 jobs running.
[02:52:13] Block-level synthesis in progress, 44 of 58 jobs complete, 8 jobs running.
[02:52:44] Block-level synthesis in progress, 47 of 58 jobs complete, 5 jobs running.
[02:53:14] Block-level synthesis in progress, 49 of 58 jobs complete, 7 jobs running.
[02:53:45] Block-level synthesis in progress, 50 of 58 jobs complete, 7 jobs running.
[02:54:15] Block-level synthesis in progress, 50 of 58 jobs complete, 7 jobs running.
[02:54:46] Block-level synthesis in progress, 52 of 58 jobs complete, 5 jobs running.
[02:55:17] Block-level synthesis in progress, 53 of 58 jobs complete, 4 jobs running.
[02:55:47] Block-level synthesis in progress, 56 of 58 jobs complete, 2 jobs running.
[02:56:18] Block-level synthesis in progress, 57 of 58 jobs complete, 1 job running.
[02:56:48] Block-level synthesis in progress, 57 of 58 jobs complete, 1 job running.
[02:57:19] Block-level synthesis in progress, 57 of 58 jobs complete, 1 job running.
[02:57:49] Block-level synthesis in progress, 57 of 58 jobs complete, 1 job running.
[02:58:20] Block-level synthesis in progress, 57 of 58 jobs complete, 1 job running.
[02:58:50] Block-level synthesis in progress, 57 of 58 jobs complete, 1 job running.
[02:59:21] Block-level synthesis in progress, 58 of 58 jobs complete, 0 jobs running.
[02:59:51] Top-level synthesis in progress.
[03:00:22] Top-level synthesis in progress.
[03:00:52] Top-level synthesis in progress.
[03:01:23] Top-level synthesis in progress.
[03:01:53] Top-level synthesis in progress.
[03:02:08] Run vpl: Step synth: Completed
[03:02:08] Run vpl: Step impl: Started
[03:10:16] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 37m 47s 

[03:10:16] Starting logic optimization..
[03:10:16] Phase 1 Generate And Synthesize Debug Cores
[03:12:18] Phase 2 Retarget
[03:12:18] Phase 3 Constant propagation
[03:12:49] Phase 4 Sweep
[03:13:19] Phase 5 BUFG optimization
[03:13:50] Phase 6 Shift Register Optimization
[03:13:50] Phase 7 Post Processing Netlist
[03:14:20] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 04s 

[03:14:20] Starting logic placement..
[03:14:51] Phase 1 Placer Initialization
[03:14:51] Phase 1.1 Placer Initialization Netlist Sorting
[03:16:22] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[03:17:23] Phase 1.3 Build Placer Netlist Model
[03:18:24] Phase 1.4 Constrain Clocks/Macros
[03:18:55] Phase 2 Global Placement
[03:18:55] Phase 2.1 Floorplanning
[03:19:56] Phase 2.2 Global Placement Core
[03:24:00] Phase 2.2.1 Physical Synthesis In Placer
[03:24:31] Phase 3 Detail Placement
[03:24:31] Phase 3.1 Commit Multi Column Macros
[03:24:31] Phase 3.2 Commit Most Macros & LUTRAMs
[03:25:02] Phase 3.3 Area Swap Optimization
[03:25:02] Phase 3.4 Pipeline Register Optimization
[03:25:02] Phase 3.5 IO Cut Optimizer
[03:25:02] Phase 3.6 Fast Optimization
[03:25:32] Phase 3.7 Small Shape DP
[03:25:32] Phase 3.7.1 Small Shape Clustering
[03:25:32] Phase 3.7.2 Flow Legalize Slice Clusters
[03:25:32] Phase 3.7.3 Slice Area Swap
[03:26:03] Phase 3.7.4 Commit Slice Clusters
[03:26:03] Phase 3.8 Place Remaining
[03:26:03] Phase 3.9 Re-assign LUT pins
[03:26:34] Phase 3.10 Pipeline Register Optimization
[03:26:34] Phase 3.11 Fast Optimization
[03:28:36] Phase 4 Post Placement Optimization and Clean-Up
[03:28:36] Phase 4.1 Post Commit Optimization
[03:29:37] Phase 4.1.1 Post Placement Optimization
[03:29:37] Phase 4.1.1.1 BUFG Insertion
[03:30:08] Phase 4.1.1.2 BUFG Replication
[03:30:08] Phase 4.1.1.3 Replication
[03:30:38] Phase 4.2 Post Placement Cleanup
[03:31:09] Phase 4.3 Placer Reporting
[03:31:09] Phase 4.4 Final Placement Cleanup
[03:34:43] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 20m 22s 

[03:34:43] Starting logic routing..
[03:35:13] Phase 1 Build RT Design
[03:36:45] Phase 2 Router Initialization
[03:36:45] Phase 2.1 Fix Topology Constraints
[03:37:15] Phase 2.2 Pre Route Cleanup
[03:37:15] Phase 2.3 Global Clock Net Routing
[03:37:15] Phase 2.4 Update Timing
[03:38:47] Phase 2.5 Update Timing for Bus Skew
[03:38:47] Phase 2.5.1 Update Timing
[03:39:17] Phase 3 Initial Routing
[03:39:48] Phase 4 Rip-up And Reroute
[03:39:48] Phase 4.1 Global Iteration 0
[03:43:52] Phase 4.2 Global Iteration 1
[03:44:53] Phase 4.3 Global Iteration 2
[03:45:24] Phase 5 Delay and Skew Optimization
[03:45:24] Phase 5.1 Delay CleanUp
[03:45:24] Phase 5.1.1 Update Timing
[03:45:54] Phase 5.2 Clock Skew Optimization
[03:46:25] Phase 6 Post Hold Fix
[03:46:25] Phase 6.1 Hold Fix Iter
[03:46:25] Phase 6.1.1 Update Timing
[03:46:56] Phase 7 Leaf Clock Prog Delay Opt
[03:47:26] Phase 8 Route finalize
[03:47:26] Phase 9 Verifying routed nets
[03:47:26] Phase 10 Depositing Routes
[03:47:57] Phase 11 Post Router Timing
[03:47:57] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 13m 14s 

[03:47:57] Starting bitstream generation..
[03:54:03] Creating bitmap...
[03:58:39] Writing bitstream ./pfm_top_i_L1_L1_URP_my_rm_partial.bit...
[03:58:39] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 10m 42s 
[03:59:10] Run vpl: Step impl: Completed
[03:59:11] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [03:59:11] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:22 ; elapsed = 01:26:44 . Memory (MB): peak = 687.348 ; gain = 0.000 ; free physical = 48667 ; free virtual = 86255
INFO: [v++ 60-1443] [03:59:11] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500, Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 200
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/address_map.xml -sdsl /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/sdsl.dat -xclbin /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/xclbin_orig.xml -rtd /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.rtd -o /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xml
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [03:59:13] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 687.348 ; gain = 0.000 ; free physical = 50578 ; free virtual = 88166
INFO: [v++ 60-1443] [03:59:13] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/partial.bit --force --key-value SYS:mode:hw_pr --add-section :JSON:/home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.rtd --append-section :JSON:/home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml_xml.rtd --add-section BUILD_METADATA:JSON:/home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xml --add-section SYSTEM_METADATA:RAW:/home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/systemDiagramModelSlrBaseAddress.json --output /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
XRT Build Version: 2.3.1301
       Build Date: 2019-10-25 03:04:42
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 32893282 bytes
Format : RAW
File   : '/home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 274 bytes
Format : JSON
File   : '/home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2813 bytes
Format : JSON
File   : '/home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 4716 bytes
Format : RAW
File   : '/home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 10395 bytes
Format : RAW
File   : '/home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (32928461 bytes) to the output file: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [03:59:13] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 687.348 ; gain = 0.000 ; free physical = 50610 ; free virtual = 88229
INFO: [v++ 60-1443] [03:59:13] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --info /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xclbin.info --input /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/int/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/link/run_link
INFO: [v++ 60-1441] [03:59:13] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.26 . Memory (MB): peak = 687.348 ; gain = 0.000 ; free physical = 50547 ; free virtual = 88166
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link/system_estimate_alveo_hls4ml.xtxt
INFO: [v++ 60-586] Created /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.ltx
INFO: [v++ 60-586] Created build_dir.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link/v++_link_alveo_hls4ml_guidance.html
	Timing Report: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link/imp/xilinx_u50_xdma_201920_1_bb_locked_timing_summary_routed.rpt
	Utilizations Report: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/reports/link/imp/kernel_util_routed.rpt
	Vivado Log: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/logs/link/vivado.log
	Steps Log File: /home/YL_HUANG/12_16/alveo_time_dis/build_dir.hw.xilinx_u50_xdma_201920_1/logs/link/link.steps.log

INFO: [v++ 60-791] Total elapsed time: 1h 27m 4s
