{"vcs1":{"timestamp_begin":1684265329.573297293, "rt":1.19, "ut":0.31, "st":0.21}}
{"vcselab":{"timestamp_begin":1684265330.859033553, "rt":1.25, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684265332.175385656, "rt":0.50, "ut":0.23, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684265328.915112715}
{"VCS_COMP_START_TIME": 1684265328.915112715}
{"VCS_COMP_END_TIME": 1684265334.280090370}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 328580}}
{"stitch_vcselab": {"peak_mem": 211884}}
