
                                 PrimeTime (R)

               Version U-2022.12-SP5 for linux64 - Jul 14, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
#################################################
# Primetime 
# Script for static timing analysis
# MS 7/2015
#################################################
#################################################
# Units are defined in the .lib file
# time: ns
#################################################
## Global
set sh_enable_page_mode true
false
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
## Setting files/paths
set verilog_files {../../dc/fir/cmem_large.nl.v}
../../dc/fir/cmem_large.nl.v
set my_toplevel cmem_large
cmem_large
set search_path ". /courses/ee6321/share/ibm13rflpvt/synopsys/"
. /courses/ee6321/share/ibm13rflpvt/synopsys/
set link_path "* scx3_cmos8rf_lpvt_tt_1p2v_25c.db" 
* scx3_cmos8rf_lpvt_tt_1p2v_25c.db
set verilog_files2 {../../rtl/fir/cmem.v}
../../rtl/fir/cmem.v
## Read design
read_db "scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
1
read_db "memory_tt_1p2v_25c_syn.db"
Loading db file '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/pt/fir/memory_tt_1p2v_25c_syn.db'
1
read_verilog $verilog_files
1
read_verilog $verilog_files2
1
link_design $my_toplevel
Loading verilog file '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/dc/fir/cmem_large.nl.v'
Loading verilog file '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'
Warning: Ignored 'parameter' construct
	at line 61 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 62 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 63 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 64 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 65 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 66 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 67 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 68 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 69 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 70 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 71 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 72 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 73 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 74 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 75 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 76 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 77 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 78 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 79 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Warning: Ignored 'parameter' construct
	at line 80 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-24)
Error: Expected identifier but found '['
	at line 89 in '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-4)
Error: Premature end-of-file reading '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/rtl/fir/cmem.v'. (SVR-6)
Linking design cmem_large...
Warning: Unable to resolve reference to 'cmem' in 'cmem_large'. (LNK-005)
Information: Creating black box for memory/cmem... (LNK-043)
Information: 526 (99.81%) library cells are unused in library scx3_cmos8rf_lpvt_tt_1p2v_25c..... (LNK-045)
Information: 1 (100.00%) library cells are unused in library USERLIB..... (LNK-045)
Information: total 527 library cells are unused (LNK-046)
Design 'cmem_large' was successfully linked.
Information: There are 51 leaf cells, ports, hiers and 49 nets in the design (LNK-047)
1
## Timing Constraints
source ./timing.tcl
Information: Loading library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' data due to accessing lib cells not linked in the current design. (LNK-041)
Warning: Setting input delay on clock port (clk) relative to a clock (clk) defined at the same port. Command is ignored. (UITE-489)
1
1
###################################################
## Run STA 
###################################################
set rpt_file "./cmem.rpt"
./cmem.rpt
check_timing
Information: Building multi voltage information for entire design. (MV-022)
Information: Checking 'no_input_delay'.
Information: Checking 'no_driving_cell'.
Information: Checking 'unconstrained_endpoints'.
Information: Checking 'unexpandable_clocks'.
Information: Checking 'latch_fanout'.
Information: Checking 'no_clock'.
Information: Checking 'partial_input_delay'.
Information: Checking 'generic'.
Information: Checking 'loops'.
Information: Checking 'generated_clocks'.
Information: Checking 'pulse_clock_non_pulse_clock_merge'.
Information: Checking 'pll_configuration'.
Information: Checking 'voltage_level'.
check_timing succeeded.
1
report_design >> ${rpt_file}
report_reference >> ${rpt_file}
report_constraint >> ${rpt_file}
report_constraint -all_violators -significant_digits 4 >> ${rpt_file}
report_timing -significant_digits 4 -delay_type min_max >> ${rpt_file}
## Power analysis
set power_analysis_mode "time_based"
time_based
read_vcd "../../qsim_dc/fir/cmem.vcd" -strip_path "testbench/cmem_large"

======================================================================
Summary:
Total number of nets = 49
Number of annotated nets = 49 (100.00%)
Total number of leaf cells = 8
Number of fully annotated leaf cells = 8 (100.00%)
======================================================================

1
report_switching_activity >> ${rpt_file}
report_switching_activity -list_not_annotated >> ${rpt_file}
update_power
Information: Running time_based power analysis... (PWR-601)
Information: Reading vcd file '/homes/user/stud/fall24/tc3407/Desktop/Fall2024-Advanced-Logic-Design/FIR-filter/qsim_dc/fir/cmem.vcd'
Information: FSDB file primetime_px.fsdb renamed to primetime_px_2024_11_23_17_2_0.fsdb file for writing 
Information: The waveform options are:
		File name:	primetime_px.fsdb
		File format:	fsdb
		Time interval:	0.001ns
		Hierarchical level:	all

Information: Power analysis is running, please wait ...


Information: analysis is done for time window (5000ns - 9200ns)

Information: Total simulation time = 4200.000000 ns
1
report_power >> ${rpt_file}
report_power -hierarchy  >> ${rpt_file}
write_sdf -context verilog "./cmem.sdf"
****************************************
Report : write_sdf ./cmem.sdf
Design : cmem_large
Version: U-2022.12-SP5
Date   : Sat Nov 23 17:02:01 2024
****************************************

1
# Exiting primetime
quit
Information: Defining new variable 'clk_name'. (CMD-041)
Information: Defining new variable 'rpt_file'. (CMD-041)
Information: Defining new variable 'clk_uncertainty'. (CMD-041)
Information: Defining new variable 'clk_period'. (CMD-041)
Information: Defining new variable 'clk_port'. (CMD-041)
Information: Defining new variable 'my_toplevel'. (CMD-041)
Information: Defining new variable 'typical_wire_load'. (CMD-041)
Information: Defining new variable 'typical_output_delay'. (CMD-041)
Information: Defining new variable 'verilog_files'. (CMD-041)
Information: Defining new variable 'verilog_files2'. (CMD-041)
Information: Defining new variable 'typical_input_delay'. (CMD-041)
Information: Defining new variable 'clk_transition'. (CMD-041)
Suppressed Messages Summary:
Id          Severity      Occurrences   Suppressed
-------------------------------------------------------------------------------
SVR-2       Information             1            1
Total 1 type of message is suppressed

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 3181.25 MB
CPU usage for this session: 7 seconds 
Elapsed time for this session: 23 seconds
Diagnostics summary: 2 warnings, 21 informationals

Thank you for using pt_shell!
