
---------- Begin Simulation Statistics ----------
final_tick                               133782813768000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69546                       # Simulator instruction rate (inst/s)
host_mem_usage                                 795572                       # Number of bytes of host memory used
host_op_rate                                   123756                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   143.79                       # Real time elapsed on the host
host_tick_rate                               19516635                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      17794903                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002806                       # Number of seconds simulated
sim_ticks                                  2806295500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           1                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      1                       # Number of float alu accesses
system.cpu.num_fp_insts                             1                       # number of float instructions
system.cpu.num_fp_register_reads                    1                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          5                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     65.00%     65.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       1      5.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::MemRead                        1      5.00%     75.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       5     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2062                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6448                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       625240                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        30871                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       876582                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       488959                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       625240                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       136281                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          993964                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           58237                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          253                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           4663317                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          3460345                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        30873                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             915063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1504508                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2960921                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17794883                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5227601                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.404025                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.297134                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1374520     26.29%     26.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1126893     21.56%     47.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       247853      4.74%     52.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       322193      6.16%     58.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       318400      6.09%     64.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       175151      3.35%     68.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        86295      1.65%     69.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        71788      1.37%     71.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1504508     28.78%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5227601                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8792734                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        56948                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10970465                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2258934                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1643      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9447535     53.09%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       796801      4.48%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     57.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1377836      7.74%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       399696      2.25%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1425744      8.01%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       685988      3.85%     79.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        56948      0.32%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       658816      3.70%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       860976      4.84%     88.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       512637      2.88%     91.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1397958      7.86%     99.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       172305      0.97%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17794883                       # Class of committed instruction
system.switch_cpus.commit.refs                2943876                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17794883                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.561257                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.561257                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       1362424                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       21040887                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1119461                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2780551                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          30881                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        315846                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2481947                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    75                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              689477                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     3                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              993964                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1391923                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4163402                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          9422                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12043702                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           61762                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.177096                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1414877                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       547196                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.145844                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5609174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.801880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.608098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2274646     40.55%     40.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           201872      3.60%     44.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             8013      0.14%     44.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           388079      6.92%     51.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           298926      5.33%     56.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           130335      2.32%     58.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            50847      0.91%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           260838      4.65%     64.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1995618     35.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5609174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          15787875                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8940855                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        30993                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           919617                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.425128                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3164315                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             689477                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          908788                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2650152                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       692182                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20755904                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2474838                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        38874                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      19223772                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4680                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          30881                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          5791                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        59109                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       391208                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         7240                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15902                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15091                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24861610                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              19205256                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.593787                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14762500                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.421829                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               19215559                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         16502331                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8321603                       # number of integer regfile writes
system.switch_cpus.ipc                       1.781715                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.781715                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         2015      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10124760     52.56%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1018732      5.29%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1562220      8.11%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       454824      2.36%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1459809      7.58%     75.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       713912      3.71%     79.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        56948      0.30%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       702653      3.65%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       868801      4.51%     88.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       516267      2.68%     90.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1607943      8.35%     99.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       173766      0.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19262650                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9746667                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19490915                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9702658                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     12800867                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                3843                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000200                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1170     30.44%     30.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            968     25.19%     55.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     55.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     55.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1450     37.73%     93.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     93.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     93.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     93.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     93.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     93.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     93.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd           19      0.49%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     93.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult          235      6.12%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            1      0.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        9517811                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     24647929                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9502598                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10915967                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20755904                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19262650                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2960921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          531                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3965006                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5609174                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.434133                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.544078                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1207110     21.52%     21.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       339076      6.05%     27.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       579755     10.34%     37.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       686800     12.24%     50.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       763447     13.61%     63.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       736054     13.12%     76.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       541627      9.66%     86.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       322596      5.75%     92.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       432709      7.71%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5609174                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.432055                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1391925                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       114117                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2650152                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       692182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6334289                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5612570                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          951336                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19223235                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         339484                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1250559                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents          1011                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      47601065                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20903935                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22737268                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2964848                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           2921                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          30881                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        411539                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3513916                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18093971                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17965924                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1193024                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             24478897                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            41893290                       # The number of ROB writes
system.switch_cpus.timesIdled                      37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3611                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1440                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         8305                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1440                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4290                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1679                       # Transaction distribution
system.membus.trans_dist::CleanEvict              383                       # Transaction distribution
system.membus.trans_dist::ReadExReq                96                       # Transaction distribution
system.membus.trans_dist::ReadExResp               96                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4290                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       388160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       388160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  388160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4386                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4386    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4386                       # Request fanout histogram
system.membus.reqLayer2.occupancy            14244000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23299250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2806295500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4571                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4615                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2291                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              123                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             123                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            59                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4512                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        12881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 12999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       484544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 488320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3295                       # Total snoops (count)
system.tol2bus.snoopTraffic                    107456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             7989                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.180248                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.384418                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6549     81.98%     81.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1440     18.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               7989                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7086000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6949500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             84000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data          308                       # number of demand (read+write) hits
system.l2.demand_hits::total                      308                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data          308                       # number of overall hits
system.l2.overall_hits::total                     308                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4325                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4386                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4325                       # number of overall misses
system.l2.overall_misses::total                  4386                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4543500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    332648000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        337191500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4543500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    332648000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       337191500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           56                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data         4633                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4694                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           56                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data         4633                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4694                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.933520                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.934384                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.933520                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.934384                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81133.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76912.832370                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76879.046968                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81133.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76912.832370                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76879.046968                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1679                       # number of writebacks
system.l2.writebacks::total                      1679                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4381                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4381                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3983500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    289398000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    293381500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3983500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    289398000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    293381500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.933520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.933319                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.933520                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.933319                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71133.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66912.832370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66966.788404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71133.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66912.832370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66966.788404                       # average overall mshr miss latency
system.l2.replacements                           3295                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2936                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2936                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2936                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2936                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          207                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           207                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    27                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data           95                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  96                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      9026500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9026500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data          122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.778689                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.780488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 95015.789474                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94026.041667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           95                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             95                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      8076500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8076500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.778689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.772358                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 85015.789474                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85015.789474                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               59                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4543500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4543500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           56                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             59                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81133.928571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77008.474576                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3983500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3983500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.949153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71133.928571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71133.928571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         4230                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    323621500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    323621500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         4511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.937708                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.937722                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76506.264775                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76488.182463                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4230                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    281321500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    281321500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.937708                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66506.264775                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66506.264775                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1572.548790                       # Cycle average of tags in use
system.l2.tags.total_refs                        5155                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3295                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.564492                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              133780007473000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     183.178704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.939738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.338777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    15.980541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1371.111031                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.089443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.007803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.669488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.767846                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1571                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     21953                       # Number of tag accesses
system.l2.tags.data_accesses                    21953                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       276800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             280704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       107456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          107456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         4325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1679                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1679                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             68418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             45612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1277129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     98635372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             100026530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        68418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1277129                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1345546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       38291050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             38291050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       38291050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            68418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            45612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1277129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     98635372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138317579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001285626750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           92                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           92                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11148                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1562                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4381                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1679                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4381                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1679                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               97                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     31296500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   21905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               113440250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7143.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25893.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3316                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1397                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4381                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1679                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    292.932422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.448120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.143837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          665     50.49%     50.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          124      9.42%     59.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           65      4.94%     64.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           71      5.39%     70.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           72      5.47%     75.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          230     17.46%     93.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.38%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      1.59%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           64      4.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1317                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           92                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.913043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.371466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    182.278416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             85     92.39%     92.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      3.26%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      2.17%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      1.09%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      1.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            92                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           92                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.956522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.952763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.360495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2      2.17%      2.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.17%      4.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               86     93.48%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            92                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 280384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  105728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  280384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               107456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        99.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     99.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     38.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2805670000                       # Total gap between requests
system.mem_ctrls.avgGap                     462981.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       276800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       105728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1277128.513372879010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 98635371.791744664311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 37675291.144499927759                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         4325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1679                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1685000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    111755250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  43881809500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30089.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     25839.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26135681.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5683440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3013230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            17857140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            5397480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     221270400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        924260700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        299265120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1476747510                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        526.226661                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    769574000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     93600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1943111000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3741360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1984785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13423200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            3225960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     221270400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        817866780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        388860480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1450372965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.828312                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1003253500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     93600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1709431500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 133780007472500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2806285000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1391860                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1391867                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1391860                       # number of overall hits
system.cpu.icache.overall_hits::total         1391867                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           63                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             66                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           63                       # number of overall misses
system.cpu.icache.overall_misses::total            66                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5286000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5286000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5286000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5286000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1391923                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1391933                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1391923                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1391933                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.300000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.300000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83904.761905                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80090.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83904.761905                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80090.909091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4627500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4627500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4627500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4627500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82633.928571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82633.928571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82633.928571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82633.928571                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1391860                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1391867                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           63                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            66                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5286000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5286000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1391923                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1391933                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.300000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83904.761905                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80090.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4627500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4627500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82633.928571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82633.928571                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.001145                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      133780007473000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000063                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.001082                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2783925                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2783925                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3102707                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3102711                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3102707                       # number of overall hits
system.cpu.dcache.overall_hits::total         3102711                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         5071                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5073                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         5071                       # number of overall misses
system.cpu.dcache.overall_misses::total          5073                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    375964000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    375964000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    375964000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    375964000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3107778                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3107784                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3107778                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3107784                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001632                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001632                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001632                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001632                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 74140.011832                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74110.782574                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 74140.011832                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74110.782574                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2936                       # number of writebacks
system.cpu.dcache.writebacks::total              2936                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          438                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          438                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          438                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          438                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         4633                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4633                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         4633                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4633                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    343374500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    343374500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    343374500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    343374500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001491                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001491                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001491                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001491                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 74114.936326                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74114.936326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 74114.936326                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74114.936326                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3611                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2417887                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2417887                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4949                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4950                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    366249500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    366249500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2422836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2422837                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002043                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002043                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 74004.748434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73989.797980                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          438                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          438                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    333782000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    333782000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73992.906229                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73992.906229                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       684820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         684824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          123                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      9714500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9714500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       684942                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       684947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.200000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000178                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 79627.049180                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78979.674797                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      9592500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9592500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 78627.049180                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78627.049180                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133782813768000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.019490                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              956351                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3611                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            264.843811                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      133780007476500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000026                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.019464                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          685                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6220203                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6220203                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               133791195970000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96762                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796092                       # Number of bytes of host memory used
host_op_rate                                   172187                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   413.39                       # Real time elapsed on the host
host_tick_rate                               20276911                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      71179863                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008382                       # Number of seconds simulated
sim_ticks                                  8382202000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        11922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23919                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2002942                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        93786                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2636068                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1480643                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2002942                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       522299                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2990092                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          176067                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           53                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13991054                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         10374700                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        93786                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2747871                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4508180                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      8996154                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53384960                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15599448                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.422234                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.295616                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      4028002     25.82%     25.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3396507     21.77%     47.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       742432      4.76%     52.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       965208      6.19%     58.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       956434      6.13%     64.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       518848      3.33%     68.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       264310      1.69%     69.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       219527      1.41%     71.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4508180     28.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15599448                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           26377100                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       170881                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32910805                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               6776024                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4928      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     28341328     53.09%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     53.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2389727      4.48%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     57.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4132954      7.74%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc      1198299      2.24%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4280260      8.02%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      2057635      3.85%     79.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv       170881      0.32%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     79.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1977874      3.70%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     83.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2583474      4.84%     88.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1538026      2.88%     91.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      4192550      7.85%     99.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       517024      0.97%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53384960                       # Class of committed instruction
system.switch_cpus.commit.refs                8831074                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53384960                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.558813                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.558813                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       3979617                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       63247697                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3372457                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8380301                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          93813                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        932772                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7454073                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   183                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2068403                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2990092                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4188997                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12409054                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         27587                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               36196941                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          187626                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.178360                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4256093                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1656710                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.159155                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16758960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.824776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.606843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6734260     40.18%     40.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           611343      3.65%     43.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            23388      0.14%     43.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1164632      6.95%     50.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           896504      5.35%     56.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           391145      2.33%     58.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           153303      0.91%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           789393      4.71%     64.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5994992     35.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16758960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          47401087                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         26847844                       # number of floating regfile writes
system.switch_cpus.idleCycles                    5444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        93844                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2761042                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.443299                       # Inst execution rate
system.switch_cpus.iew.exec_refs              9501112                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2068403                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2714962                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7971782                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2076285                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     62381104                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7432709                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       116201                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57724856                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          14060                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          93813                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         16970                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       177015                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1195761                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        21235                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        46034                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47810                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74651622                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              57667356                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.593865                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          44332963                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.439869                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               57700235                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         49538242                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24991522                       # number of integer regfile writes
system.switch_cpus.ipc                       1.789506                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.789506                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass         5534      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      30400805     52.56%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      3062190      5.29%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4691276      8.11%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1364578      2.36%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4386439      7.58%     75.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      2141724      3.70%     79.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv       170881      0.30%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      2107763      3.64%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2612931      4.52%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1548557      2.68%     90.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      4826958      8.35%     99.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       521425      0.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57841061                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        29265633                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     58523230                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     29132736                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38508358                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               12123                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000210                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            3387     27.94%     27.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     27.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     27.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     27.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     27.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     27.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     27.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     27.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     27.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     27.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     27.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     27.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     27.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           2913     24.03%     51.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     51.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     51.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          4373     36.07%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     88.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd           18      0.15%     88.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     88.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     88.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     88.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     88.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     88.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         1432     11.81%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       28582017                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     73932011                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28534620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     32868927                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           62381104                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57841061                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      8996154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2040                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     12082616                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16758960                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.451351                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.539489                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3547859     21.17%     21.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1012624      6.04%     27.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1742247     10.40%     37.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2057093     12.27%     49.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2279177     13.60%     63.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2228119     13.30%     76.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1627913      9.71%     86.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       963541      5.75%     92.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1300387      7.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16758960                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.450231                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4188997                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     2                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       342312                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7971782                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2076285                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        19025133                       # number of misc regfile reads
system.switch_cpus.numCycles                 16764404                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         2773426                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57660904                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         999805                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3760006                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents           635                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143098248                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62832798                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68332311                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8924511                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           7720                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          93813                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       1207204                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10671429                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     54376179                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     54019069                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3514655                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             73472382                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           125921728                       # The number of ROB writes
system.switch_cpus.timesIdled                      36                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12529                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5405                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        25102                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5405                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8382202000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11724                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10976                       # Transaction distribution
system.membus.trans_dist::CleanEvict              946                       # Transaction distribution
system.membus.trans_dist::ReadExReq               273                       # Transaction distribution
system.membus.trans_dist::ReadExResp              273                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11724                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        35916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1470272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1470272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1470272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11997                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11997    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11997                       # Request fanout histogram
system.membus.reqLayer2.occupancy            70818000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           63870750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8382202000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8382202000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8382202000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8382202000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12203                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22087                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7089                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              370                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             370                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            44                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12159                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           88                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        37587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 37675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1512960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1515776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           16647                       # Total snoops (count)
system.tol2bus.snoopTraffic                    702464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            29220                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.184976                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.388285                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23815     81.50%     81.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5405     18.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              29220                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           23662000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          18793500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8382202000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data          576                       # number of demand (read+write) hits
system.l2.demand_hits::total                      576                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data          576                       # number of overall hits
system.l2.overall_hits::total                     576                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        11953                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11997                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           44                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        11953                       # number of overall misses
system.l2.overall_misses::total                 11997                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3741500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    922073500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        925815000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3741500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    922073500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       925815000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        12529                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12573                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        12529                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12573                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.954027                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.954188                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.954027                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.954188                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85034.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77141.596252                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77170.542636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85034.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77141.596252                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77170.542636                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10976                       # number of writebacks
system.l2.writebacks::total                     10976                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        11953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11997                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        11953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11997                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3301500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    802543500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    805845000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3301500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    802543500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    805845000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.954027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.954188                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.954027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.954188                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75034.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67141.596252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67170.542636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75034.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67141.596252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67170.542636                       # average overall mshr miss latency
system.l2.replacements                          16647                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11111                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11111                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11111                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11111                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          680                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           680                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           97                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    97                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          273                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 273                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     25126500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      25126500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.737838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.737838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92038.461538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92038.461538                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            273                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     22396500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     22396500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.737838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.737838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82038.461538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82038.461538                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3741500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3741500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85034.090909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85034.090909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3301500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3301500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75034.090909                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75034.090909                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          479                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               479                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        11680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    896947000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    896947000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        12159                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12159                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.960605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.960605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76793.407534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76793.407534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        11680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11680                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    780147000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    780147000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.960605                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.960605                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 66793.407534                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66793.407534                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8382202000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                       27365                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18695                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.463760                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     442.045956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.169369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1601.784676                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.215843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.782121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     66851                       # Number of tag accesses
system.l2.tags.data_accesses                    66851                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8382202000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       764992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             767808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       702464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          702464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        11953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        10976                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10976                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       335950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     91263847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              91599797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       335950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           335950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       83804232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83804232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       83804232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       335950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     91263847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            175404029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     10976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     11953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000193348250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          610                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          610                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               37088                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10382                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11997                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10976                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11997                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              799                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     88141750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   59985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               313085500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7346.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26096.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8982                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9256                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11997                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10976                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    309.991992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.227137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.237096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2184     46.03%     46.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          530     11.17%     57.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          371      7.82%     65.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          302      6.36%     71.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          335      7.06%     78.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          494     10.41%     88.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           64      1.35%     90.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          109      2.30%     92.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          356      7.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4745                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.770492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.901295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.101356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             23      3.77%      3.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            22      3.61%      7.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           440     72.13%     79.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            96     15.74%     95.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             2      0.33%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             4      0.66%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39             1      0.16%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             2      0.33%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             1      0.16%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.66%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             6      0.98%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.16%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             3      0.49%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.16%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             3      0.49%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           610                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.009836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.008629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.206388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3      0.49%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.16%      0.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              593     97.21%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      2.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           610                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 767808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  703104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  767808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               702464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        91.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     91.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8382723000                       # Total gap between requests
system.mem_ctrls.avgGap                     364894.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       764992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       703104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 335949.909105029888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 91263846.898464143276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 83880584.123360425234                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        11953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        10976                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1499500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    311586000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 199069873500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34079.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26067.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18136832.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             18685380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              9935310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            43561140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           28386360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     661352640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2668834620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        971325600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4402081050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.170003                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2497725500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    279760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5604716500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             15193920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8071965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            42097440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           28960560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     661352640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2514690660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1101131040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4371498225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        521.521460                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2837253000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    279760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5265189000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 133780007472500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11188487000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133791195970000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      5580812                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5580819                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      5580812                       # number of overall hits
system.cpu.icache.overall_hits::total         5580819                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          108                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            111                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          108                       # number of overall misses
system.cpu.icache.overall_misses::total           111                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      9183500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9183500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      9183500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9183500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      5580920                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5580930                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      5580920                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5580930                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.300000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.300000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 85032.407407                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82734.234234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 85032.407407                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82734.234234                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          100                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          100                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          100                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          100                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      8436000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8436000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      8436000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8436000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        84360                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        84360                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        84360                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        84360                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      5580812                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5580819                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          108                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           111                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      9183500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9183500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      5580920                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5580930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.300000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 85032.407407                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82734.234234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          100                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      8436000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8436000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        84360                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        84360                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133791195970000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.006563                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5580922                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               103                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          54183.708738                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      133780007473000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000251                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006312                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.201172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11161963                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11161963                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133791195970000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133791195970000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133791195970000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133791195970000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 133791195970000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 133791195970000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133791195970000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     12421782                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12421786                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12421782                       # number of overall hits
system.cpu.dcache.overall_hits::total        12421786                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        18104                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18106                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18104                       # number of overall misses
system.cpu.dcache.overall_misses::total         18106                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1360003000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1360003000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1360003000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1360003000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12439886                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12439892                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     12439886                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12439892                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001455                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001455                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001455                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001455                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75121.685815                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75113.387827                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 75121.685815                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75113.387827                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14047                       # number of writebacks
system.cpu.dcache.writebacks::total             14047                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          942                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          942                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          942                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        17162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        17162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        17162                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17162                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1291442500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1291442500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1291442500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1291442500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001380                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001380                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001380                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001380                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 75250.116537                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75250.116537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 75250.116537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75250.116537                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16140                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9682282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9682282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        17612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1322976000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1322976000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      9699894                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9699895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 75117.874177                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75113.609266                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          942                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          942                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        16670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1254907500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1254907500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001719                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75279.394121                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75279.394121                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            4                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2739500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2739504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     37027000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37027000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2739992                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2739997                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.200000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000180                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 75258.130081                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75105.476673                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          492                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          492                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     36535000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36535000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000180                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000180                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 74258.130081                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74258.130081                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133791195970000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.083644                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12438950                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             17164                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            724.711606                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      133780007476500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000089                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.083555                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          678                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          24896948                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         24896948                       # Number of data accesses

---------- End Simulation Statistics   ----------
