

================================================================
== Vitis HLS Report for 'LinearContrastStretching'
================================================================
* Date:           Tue Apr  9 20:00:52 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        vitis
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134  |LinearContrastStretching_Pipeline_VITIS_LOOP_24_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    156|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    6|   11261|   8007|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    152|    -|
|Register         |        -|    -|     394|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    6|   11655|   8315|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    2|      10|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134  |LinearContrastStretching_Pipeline_VITIS_LOOP_24_1  |        0|   6|  9261|  5987|    0|
    |control_s_axi_U                                               |control_s_axi                                      |        0|   0|   340|   552|    0|
    |image_in_m_axi_U                                              |image_in_m_axi                                     |        4|   0|   830|   734|    0|
    |image_out_m_axi_U                                             |image_out_m_axi                                    |        4|   0|   830|   734|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |Total                                                         |                                                   |        8|   6| 11261|  8007|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |sub12_fu_173_p2  |         -|   0|  0|  39|          32|          32|
    |sub14_fu_178_p2  |         -|   0|  0|  39|          32|          32|
    |sub22_fu_183_p2  |         -|   0|  0|  39|          32|          32|
    |sub24_fu_188_p2  |         -|   0|  0|  39|          32|          32|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0| 156|         128|         128|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         12|    1|         12|
    |image_in_ARADDR    |  14|          3|   32|         96|
    |image_in_ARLEN     |  14|          3|   32|         96|
    |image_in_ARVALID   |  14|          3|    1|          3|
    |image_in_RREADY    |   9|          2|    1|          2|
    |image_in_blk_n_AR  |   9|          2|    1|          2|
    |image_out_AWVALID  |   9|          2|    1|          2|
    |image_out_BREADY   |   9|          2|    1|          2|
    |image_out_WVALID   |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 152|         31|   71|        217|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |  11|   0|   11|          0|
    |grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134_ap_start_reg  |   1|   0|    1|          0|
    |high_new_threshold_read_reg_199                                            |  32|   0|   32|          0|
    |high_threshold_read_reg_212                                                |  32|   0|   32|          0|
    |image_length_read_reg_225                                                  |  32|   0|   32|          0|
    |image_out_offset_read_reg_231                                              |  32|   0|   32|          0|
    |low_new_threshold_read_reg_206                                             |  32|   0|   32|          0|
    |low_threshold_read_reg_219                                                 |  32|   0|   32|          0|
    |max_value_read_reg_193                                                     |  32|   0|   32|          0|
    |sub12_reg_247                                                              |  32|   0|   32|          0|
    |sub14_reg_252                                                              |  32|   0|   32|          0|
    |sub22_reg_257                                                              |  32|   0|   32|          0|
    |sub24_reg_262                                                              |  32|   0|   32|          0|
    |trunc_ln_reg_236                                                           |  30|   0|   30|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 394|   0|  394|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------+-----+-----+------------+--------------------------+--------------+
|s_axi_control_AWVALID     |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_AWREADY     |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_AWADDR      |   in|    7|       s_axi|                   control|        scalar|
|s_axi_control_WVALID      |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_WREADY      |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_WDATA       |   in|   32|       s_axi|                   control|        scalar|
|s_axi_control_WSTRB       |   in|    4|       s_axi|                   control|        scalar|
|s_axi_control_ARVALID     |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_ARREADY     |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_ARADDR      |   in|    7|       s_axi|                   control|        scalar|
|s_axi_control_RVALID      |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_RREADY      |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_RDATA       |  out|   32|       s_axi|                   control|        scalar|
|s_axi_control_RRESP       |  out|    2|       s_axi|                   control|        scalar|
|s_axi_control_BVALID      |  out|    1|       s_axi|                   control|        scalar|
|s_axi_control_BREADY      |   in|    1|       s_axi|                   control|        scalar|
|s_axi_control_BRESP       |  out|    2|       s_axi|                   control|        scalar|
|ap_clk                    |   in|    1|  ap_ctrl_hs|  LinearContrastStretching|  return value|
|ap_rst_n                  |   in|    1|  ap_ctrl_hs|  LinearContrastStretching|  return value|
|interrupt                 |  out|    1|  ap_ctrl_hs|  LinearContrastStretching|  return value|
|m_axi_image_out_AWVALID   |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWREADY   |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWADDR    |  out|   32|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWID      |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWLEN     |  out|    8|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWSIZE    |  out|    3|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWBURST   |  out|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWLOCK    |  out|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWCACHE   |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWPROT    |  out|    3|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWQOS     |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWREGION  |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_AWUSER    |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WVALID    |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WREADY    |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WDATA     |  out|   32|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WSTRB     |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WLAST     |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WID       |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_WUSER     |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARVALID   |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARREADY   |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARADDR    |  out|   32|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARID      |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARLEN     |  out|    8|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARSIZE    |  out|    3|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARBURST   |  out|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARLOCK    |  out|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARCACHE   |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARPROT    |  out|    3|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARQOS     |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARREGION  |  out|    4|       m_axi|                 image_out|       pointer|
|m_axi_image_out_ARUSER    |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RVALID    |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RREADY    |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RDATA     |   in|   32|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RLAST     |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RID       |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RUSER     |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_RRESP     |   in|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_BVALID    |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_BREADY    |  out|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_BRESP     |   in|    2|       m_axi|                 image_out|       pointer|
|m_axi_image_out_BID       |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_out_BUSER     |   in|    1|       m_axi|                 image_out|       pointer|
|m_axi_image_in_AWVALID    |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWREADY    |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWADDR     |  out|   32|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWID       |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWLEN      |  out|    8|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWSIZE     |  out|    3|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWBURST    |  out|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWLOCK     |  out|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWCACHE    |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWPROT     |  out|    3|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWQOS      |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWREGION   |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_AWUSER     |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WVALID     |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WREADY     |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WDATA      |  out|   32|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WSTRB      |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WLAST      |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WID        |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_WUSER      |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARVALID    |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARREADY    |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARADDR     |  out|   32|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARID       |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARLEN      |  out|    8|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARSIZE     |  out|    3|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARBURST    |  out|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARLOCK     |  out|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARCACHE    |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARPROT     |  out|    3|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARQOS      |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARREGION   |  out|    4|       m_axi|                  image_in|       pointer|
|m_axi_image_in_ARUSER     |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RVALID     |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RREADY     |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RDATA      |   in|   32|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RLAST      |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RID        |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RUSER      |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_RRESP      |   in|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_BVALID     |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_BREADY     |  out|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_BRESP      |   in|    2|       m_axi|                  image_in|       pointer|
|m_axi_image_in_BID        |   in|    1|       m_axi|                  image_in|       pointer|
|m_axi_image_in_BUSER      |   in|    1|       m_axi|                  image_in|       pointer|
+--------------------------+-----+-----+------------+--------------------------+--------------+

