<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMCCFILTR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">PMCCFILTR, Performance Monitors Cycle Count Filter Register</h1><p>The PMCCFILTR characteristics are:</p><h2>Purpose</h2>
          <p>Determines the modes in which the Cycle Counter, <a href="AArch32-pmccntr.html">PMCCNTR</a>, increments.</p>
        <p>This 
        register
       is part of the Performance Monitors registers functional group.</p><h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register PMCCFILTR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-pmccfiltr_el0.html">PMCCFILTR_EL0</a>.
          </p><p>AArch32 System register PMCCFILTR
                is architecturally mapped to
              External register <a href="ext-pmccfiltr_el0.html">PMCCFILTR_EL0</a>.
          </p><p>This register is in the Warm reset domain.
                Some or all RW fields of this register have defined reset values. 
                
        On a Warm or Cold reset these apply
      
                  only if the PE resets into an Exception level that is using AArch32.
                
                Otherwise,
                
                  on a Warm or Cold reset
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>PMCCFILTR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The PMCCFILTR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#P">P</a></td><td class="lr" colspan="1"><a href="#U">U</a></td><td class="lr" colspan="1"><a href="#NSK">NSK</a></td><td class="lr" colspan="1"><a href="#NSU">NSU</a></td><td class="lr" colspan="1"><a href="#NSH">NSH</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table><h4 id="P">P, bit [31]
              </h4>
              <p>Privileged filtering bit. Controls counting in EL1. If EL3 is implemented, then counting in Non-secure EL1 is further controlled by the NSK bit. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>P</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Count cycles in EL1.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Do not count cycles in EL1.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="U">U, bit [30]
              </h4>
              <p>User filtering bit. Controls counting in EL0. If EL3 is implemented, then counting in Non-secure EL0 is further controlled by the NSU bit. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>U</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Count cycles in EL0.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Do not count cycles in EL0.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="NSK">NSK, bit [29]
              </h4>
              <p>Non-secure EL1 (kernel) modes filtering bit. Controls counting in Non-secure EL1. If EL3 is not implemented, this bit is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>If the value of this bit is equal to the value of P, cycles in Non-secure EL1 are counted.</p>
            
              <p>Otherwise, cycles in Non-secure EL1 are not counted.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="NSU">NSU, bit [28]
              </h4>
              <p>Non-secure EL0 (Unprivileged) filtering. Controls counting in Non-secure EL0. If EL3 is not implemented, this bit is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>If the value of this bit is equal to the value of U, cycles in Non-secure EL0 are counted.</p>
            
              <p>Otherwise, cycles in Non-secure EL0 are not counted.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="NSH">NSH, bit [27]
              </h4>
              <p>Non-secure EL2 (Hyp mode) filtering bit. Controls counting in Non-secure EL2. If EL2 is not implemented, this bit is <span class="arm-defined-word">RES0</span>.</p>
            <table class="valuetable"><tr><th>NSH</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Do not count cycles in EL2.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Count cycles in EL2.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="0">
                Bits [26:0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the PMCCFILTR</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c14, c15, 7</td><td>000</td><td>111</td><td>1110</td><td>1111</td><td>1111</td></tr></table><ul></ul></div>
          <p>PMCCFILTR can also be accessed by using <a href="AArch32-pmxevtyper.html">PMXEVTYPER</a> with <a href="AArch32-pmselr.html">PMSELR</a>.SEL set to <span class="binarynumber">0b11111</span>.</p>
        <h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>RW</td><td>RW</td><td>
        n/a
      </td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>RW</td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
            In both Security states, and not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch32-pmuserenr.html">PMUSERENR</a>.EN==0, accesses to this register from EL0 are trapped to Undefined mode.</p></li><li><p>If <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.EN==0, accesses to this register from EL0 are trapped to EL1.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hdcr.html">HDCR</a>.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch64
        :
      </p><ul><li><p>If <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
