{"vcs1":{"timestamp_begin":1730986526.710851163, "rt":2.02, "ut":0.84, "st":0.26}}
{"vcselab":{"timestamp_begin":1730986528.820440915, "rt":1.15, "ut":0.32, "st":0.15}}
{"link":{"timestamp_begin":1730986530.056247531, "rt":0.36, "ut":0.16, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730986526.030344510}
{"VCS_COMP_START_TIME": 1730986526.030344510}
{"VCS_COMP_END_TIME": 1730986532.092682803}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332012}}
{"stitch_vcselab": {"peak_mem": 231524}}
