<stg><name>fir_Pipeline_VITIS_LOOP_28_2</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %tmp_ans = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_ans"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln23 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %store_ln24 = store i32 0, i32 %tmp_ans

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc10:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc10:1 %icmp_ln28 = icmp_eq  i4 %i_1, i4 11

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc10:2 %add_ln28 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc10:3 %br_ln28 = br i1 %icmp_ln28, void %for.inc10.split, void %for.end11.exitStub

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
for.inc10.split:1 %zext_ln28 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc10.split:5 %tmp_addr = getelementptr i32 %tmp, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="tmp_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="4">
<![CDATA[
for.inc10.split:6 %empty = load i4 %tmp_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc10.split:7 %fir_int_int_c_addr = getelementptr i32 %fir_int_int_c, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="fir_int_int_c_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
for.inc10.split:8 %fir_int_int_c_load = load i4 %fir_int_int_c_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_c_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc10.split:11 %store_ln23 = store i4 %add_ln28, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="4">
<![CDATA[
for.inc10.split:6 %empty = load i4 %tmp_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
for.inc10.split:8 %fir_int_int_c_load = load i4 %fir_int_int_c_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_c_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="25" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc10.split:9 %mul_ln28 = mul i32 %fir_int_int_c_load, i32 %empty

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="26" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc10.split:9 %mul_ln28 = mul i32 %fir_int_int_c_load, i32 %empty

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end11.exitStub:0 %tmp_ans_load_1 = load i32 %tmp_ans

]]></Node>
<StgValue><ssdm name="tmp_ans_load_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end11.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_ans_out, i32 %tmp_ans_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
for.end11.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc10.split:0 %tmp_ans_load = load i32 %tmp_ans

]]></Node>
<StgValue><ssdm name="tmp_ans_load"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc10.split:2 %specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln23"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc10.split:3 %speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln23"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc10.split:4 %specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln28"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc10.split:10 %tmp_ans_1 = add i32 %mul_ln28, i32 %tmp_ans_load

]]></Node>
<StgValue><ssdm name="tmp_ans_1"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc10.split:12 %store_ln24 = store i32 %tmp_ans_1, i32 %tmp_ans

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
for.inc10.split:13 %br_ln28 = br void %for.inc10

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="52" name="tmp_ans_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_ans_out"/></StgValue>
</port>
<port id="53" name="tmp" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="fir_int_int_c" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="fir_int_int_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="56" from="StgValue_55" to="tmp_ans" fromId="55" toId="8">
</dataflow>
<dataflow id="57" from="StgValue_55" to="i" fromId="55" toId="9">
</dataflow>
<dataflow id="59" from="StgValue_58" to="store_ln23" fromId="58" toId="10">
</dataflow>
<dataflow id="60" from="i" to="store_ln23" fromId="9" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_61" to="store_ln24" fromId="61" toId="11">
</dataflow>
<dataflow id="63" from="tmp_ans" to="store_ln24" fromId="8" toId="11">
</dataflow>
<dataflow id="64" from="i" to="i_1" fromId="9" toId="13">
</dataflow>
<dataflow id="65" from="i_1" to="icmp_ln28" fromId="13" toId="14">
</dataflow>
<dataflow id="67" from="StgValue_66" to="icmp_ln28" fromId="66" toId="14">
</dataflow>
<dataflow id="68" from="i_1" to="add_ln28" fromId="13" toId="15">
</dataflow>
<dataflow id="70" from="StgValue_69" to="add_ln28" fromId="69" toId="15">
</dataflow>
<dataflow id="71" from="icmp_ln28" to="br_ln28" fromId="14" toId="16">
</dataflow>
<dataflow id="72" from="i_1" to="zext_ln28" fromId="13" toId="17">
</dataflow>
<dataflow id="73" from="tmp" to="tmp_addr" fromId="53" toId="18">
</dataflow>
<dataflow id="75" from="StgValue_74" to="tmp_addr" fromId="74" toId="18">
</dataflow>
<dataflow id="76" from="zext_ln28" to="tmp_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="77" from="tmp_addr" to="empty" fromId="18" toId="19">
</dataflow>
<dataflow id="78" from="fir_int_int_c" to="fir_int_int_c_addr" fromId="54" toId="20">
</dataflow>
<dataflow id="79" from="StgValue_74" to="fir_int_int_c_addr" fromId="74" toId="20">
</dataflow>
<dataflow id="80" from="zext_ln28" to="fir_int_int_c_addr" fromId="17" toId="20">
</dataflow>
<dataflow id="81" from="fir_int_int_c_addr" to="fir_int_int_c_load" fromId="20" toId="21">
</dataflow>
<dataflow id="82" from="add_ln28" to="store_ln23" fromId="15" toId="22">
</dataflow>
<dataflow id="83" from="i" to="store_ln23" fromId="9" toId="22">
</dataflow>
<dataflow id="84" from="tmp_addr" to="empty" fromId="18" toId="23">
</dataflow>
<dataflow id="85" from="fir_int_int_c_addr" to="fir_int_int_c_load" fromId="20" toId="24">
</dataflow>
<dataflow id="86" from="fir_int_int_c_load" to="mul_ln28" fromId="24" toId="25">
</dataflow>
<dataflow id="87" from="empty" to="mul_ln28" fromId="23" toId="25">
</dataflow>
<dataflow id="88" from="fir_int_int_c_load" to="mul_ln28" fromId="24" toId="26">
</dataflow>
<dataflow id="89" from="empty" to="mul_ln28" fromId="23" toId="26">
</dataflow>
<dataflow id="90" from="tmp_ans" to="tmp_ans_load" fromId="8" toId="27">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecPipeline" to="specpipeline_ln23" fromId="91" toId="28">
</dataflow>
<dataflow id="94" from="StgValue_93" to="specpipeline_ln23" fromId="93" toId="28">
</dataflow>
<dataflow id="95" from="StgValue_61" to="specpipeline_ln23" fromId="61" toId="28">
</dataflow>
<dataflow id="96" from="StgValue_61" to="specpipeline_ln23" fromId="61" toId="28">
</dataflow>
<dataflow id="97" from="StgValue_61" to="specpipeline_ln23" fromId="61" toId="28">
</dataflow>
<dataflow id="99" from="empty_0" to="specpipeline_ln23" fromId="98" toId="28">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln23" fromId="100" toId="29">
</dataflow>
<dataflow id="103" from="StgValue_102" to="speclooptripcount_ln23" fromId="102" toId="29">
</dataflow>
<dataflow id="104" from="StgValue_102" to="speclooptripcount_ln23" fromId="102" toId="29">
</dataflow>
<dataflow id="105" from="StgValue_102" to="speclooptripcount_ln23" fromId="102" toId="29">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecLoopName" to="specloopname_ln28" fromId="106" toId="30">
</dataflow>
<dataflow id="109" from="empty_2" to="specloopname_ln28" fromId="108" toId="30">
</dataflow>
<dataflow id="110" from="mul_ln28" to="tmp_ans_1" fromId="26" toId="31">
</dataflow>
<dataflow id="111" from="tmp_ans_load" to="tmp_ans_1" fromId="27" toId="31">
</dataflow>
<dataflow id="112" from="tmp_ans_1" to="store_ln24" fromId="31" toId="32">
</dataflow>
<dataflow id="113" from="tmp_ans" to="store_ln24" fromId="8" toId="32">
</dataflow>
<dataflow id="114" from="tmp_ans" to="tmp_ans_load_1" fromId="8" toId="34">
</dataflow>
<dataflow id="116" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="115" toId="35">
</dataflow>
<dataflow id="117" from="tmp_ans_out" to="write_ln0" fromId="52" toId="35">
</dataflow>
<dataflow id="118" from="tmp_ans_load_1" to="write_ln0" fromId="34" toId="35">
</dataflow>
<dataflow id="119" from="icmp_ln28" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="120" from="icmp_ln28" to="StgValue_5" fromId="14" toId="5">
</dataflow>
</dataflows>


</stg>
