// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module DCache(
  input         clock,
                reset,
                auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_b_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_out_b_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_b_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        io_cpu_req_ready,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_cpu_req_valid,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [42:0] io_cpu_req_bits_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [6:0]  io_cpu_req_bits_tag,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [4:0]  io_cpu_req_bits_cmd,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_cpu_req_bits_size,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_cpu_req_bits_signed,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_cpu_req_bits_dprv,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_cpu_req_bits_dv,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_req_bits_phys,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s1_kill,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [63:0] io_cpu_s1_data_data,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [7:0]  io_cpu_s1_data_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  output        io_cpu_s2_nack,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s2_nack_cause_raw,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s2_uncached,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [31:0] io_cpu_s2_paddr,	// src/main/scala/rocket/HellaCache.scala:234:14
  output        io_cpu_resp_valid,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [42:0] io_cpu_resp_bits_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [6:0]  io_cpu_resp_bits_tag,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [4:0]  io_cpu_resp_bits_cmd,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [1:0]  io_cpu_resp_bits_size,	// src/main/scala/rocket/HellaCache.scala:234:14
  output        io_cpu_resp_bits_signed,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [1:0]  io_cpu_resp_bits_dprv,	// src/main/scala/rocket/HellaCache.scala:234:14
  output        io_cpu_resp_bits_dv,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [63:0] io_cpu_resp_bits_data,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [7:0]  io_cpu_resp_bits_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  output        io_cpu_resp_bits_replay,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_resp_bits_has_data,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [63:0] io_cpu_resp_bits_data_word_bypass,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_resp_bits_data_raw,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_resp_bits_store_data,	// src/main/scala/rocket/HellaCache.scala:234:14
  output        io_cpu_replay_next,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s2_xcpt_ma_ld,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s2_xcpt_ma_st,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s2_xcpt_pf_ld,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s2_xcpt_pf_st,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s2_xcpt_gf_ld,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s2_xcpt_gf_st,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s2_xcpt_ae_ld,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s2_xcpt_ae_st,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [42:0] io_cpu_s2_gpa,	// src/main/scala/rocket/HellaCache.scala:234:14
  output        io_cpu_s2_gpa_is_pte,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_ordered,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_perf_acquire,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_perf_release,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_perf_grant,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_perf_tlbMiss,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_perf_blocked,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_perf_canAcceptStoreThenLoad,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_perf_canAcceptStoreThenRMW,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_perf_canAcceptLoadThenLoad,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_perf_storeBufferEmptyAfterLoad,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_perf_storeBufferEmptyAfterStore,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_cpu_keep_clock_enabled,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_req_ready,	// src/main/scala/rocket/HellaCache.scala:234:14
  output        io_ptw_req_valid,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [28:0] io_ptw_req_bits_bits_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  output        io_ptw_req_bits_bits_need_gpa,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_req_bits_bits_vstage1,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_req_bits_bits_stage2,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_resp_valid,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_resp_bits_ae_ptw,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_resp_bits_ae_final,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_resp_bits_pf,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_resp_bits_gf,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_resp_bits_hr,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_resp_bits_hw,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_resp_bits_hx,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [9:0]  io_ptw_resp_bits_pte_reserved_for_future,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [43:0] io_ptw_resp_bits_pte_ppn,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_resp_bits_pte_reserved_for_software,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_resp_bits_pte_d,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_resp_bits_pte_a,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_resp_bits_pte_g,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_resp_bits_pte_u,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_resp_bits_pte_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_resp_bits_pte_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_resp_bits_pte_r,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_resp_bits_pte_v,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_resp_bits_level,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_resp_bits_fragmented_superpage,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_resp_bits_gpa_valid,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [40:0] io_ptw_resp_bits_gpa_bits,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_resp_bits_gpa_is_pte,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [3:0]  io_ptw_ptbr_mode,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [43:0] io_ptw_ptbr_ppn,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [3:0]  io_ptw_hgatp_mode,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [43:0] io_ptw_hgatp_ppn,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [3:0]  io_ptw_vsatp_mode,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [43:0] io_ptw_vsatp_ppn,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_status_debug,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_status_cease,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_status_wfi,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0] io_ptw_status_isa,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_status_dprv,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_status_dv,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_status_prv,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_status_v,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_status_sd,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_status_mpv,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_status_gva,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_status_tsr,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_status_tw,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_status_tvm,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_status_mxr,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_status_sum,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_status_mprv,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_status_fs,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_status_mpp,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_status_spp,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_status_mpie,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_status_spie,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_status_mie,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_status_sie,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_hstatus_vtsr,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_hstatus_vtw,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_hstatus_vtvm,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_hstatus_hu,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_hstatus_spvp,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_hstatus_spv,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_hstatus_gva,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_debug,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_cease,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_wfi,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0] io_ptw_gstatus_isa,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_gstatus_dprv,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_gstatus_dv,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_gstatus_prv,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_gstatus_v,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_sd,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [22:0] io_ptw_gstatus_zero2,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_gstatus_mpv,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_gva,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_mbe,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_sbe,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_gstatus_sxl,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [7:0]  io_ptw_gstatus_zero1,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_gstatus_tsr,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_tw,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_tvm,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_mxr,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_sum,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_mprv,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_gstatus_fs,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_mpp,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_gstatus_spp,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_mpie,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_ube,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_spie,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_upie,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_mie,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_hie,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_sie,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_gstatus_uie,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_0_cfg_l,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_pmp_0_cfg_a,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_pmp_0_cfg_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_0_cfg_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_0_cfg_r,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0] io_ptw_pmp_0_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0] io_ptw_pmp_0_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_pmp_1_cfg_l,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_pmp_1_cfg_a,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_pmp_1_cfg_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_1_cfg_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_1_cfg_r,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0] io_ptw_pmp_1_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0] io_ptw_pmp_1_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_pmp_2_cfg_l,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_pmp_2_cfg_a,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_pmp_2_cfg_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_2_cfg_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_2_cfg_r,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0] io_ptw_pmp_2_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0] io_ptw_pmp_2_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_pmp_3_cfg_l,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_pmp_3_cfg_a,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_pmp_3_cfg_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_3_cfg_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_3_cfg_r,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0] io_ptw_pmp_3_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0] io_ptw_pmp_3_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_pmp_4_cfg_l,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_pmp_4_cfg_a,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_pmp_4_cfg_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_4_cfg_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_4_cfg_r,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0] io_ptw_pmp_4_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0] io_ptw_pmp_4_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_pmp_5_cfg_l,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_pmp_5_cfg_a,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_pmp_5_cfg_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_5_cfg_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_5_cfg_r,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0] io_ptw_pmp_5_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0] io_ptw_pmp_5_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_pmp_6_cfg_l,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_pmp_6_cfg_a,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_pmp_6_cfg_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_6_cfg_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_6_cfg_r,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0] io_ptw_pmp_6_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0] io_ptw_pmp_6_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_pmp_7_cfg_l,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_pmp_7_cfg_a,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_pmp_7_cfg_x,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_7_cfg_w,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_7_cfg_r,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0] io_ptw_pmp_7_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0] io_ptw_pmp_7_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_customCSRs_csrs_0_ren,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_customCSRs_csrs_0_wen,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [63:0] io_ptw_customCSRs_csrs_0_wdata,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_customCSRs_csrs_0_value,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_customCSRs_csrs_1_ren,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_customCSRs_csrs_1_wen,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [63:0] io_ptw_customCSRs_csrs_1_wdata,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_customCSRs_csrs_2_ren,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_customCSRs_csrs_2_wen,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [63:0] io_ptw_customCSRs_csrs_2_wdata,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_customCSRs_csrs_3_ren,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_customCSRs_csrs_3_wen,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [63:0] io_ptw_customCSRs_csrs_3_wdata	// src/main/scala/rocket/HellaCache.scala:234:14
);

  wire [1:0]       newCoh_state;	// src/main/scala/rocket/DCache.scala:789:27
  wire [63:0]      s1_all_data_ways_3;	// src/main/scala/rocket/DCache.scala:302:33
  wire [63:0]      s1_all_data_ways_2;	// src/main/scala/rocket/DCache.scala:302:33
  wire [63:0]      s1_all_data_ways_1;	// src/main/scala/rocket/DCache.scala:302:33
  wire [63:0]      s1_all_data_ways_0;	// src/main/scala/rocket/DCache.scala:302:33
  wire [1:0]       s2_meta_corrected_3_coh_state;	// src/main/scala/rocket/DCache.scala:338:99
  wire [19:0]      s2_meta_corrected_3_tag;	// src/main/scala/rocket/DCache.scala:338:99
  wire             tag_array_s1_meta_en;	// src/main/scala/rocket/DCache.scala:291:59
  wire             tag_array_MPORT_en;	// src/main/scala/rocket/DCache.scala:287:27
  wire             s0_req_phys;	// src/main/scala/rocket/DCache.scala:169:24
  wire [42:0]      s0_req_addr;	// src/main/scala/rocket/DCache.scala:169:24
  wire [63:0]      tl_out_a_bits_data;	// src/main/scala/rocket/DCache.scala:136:22
  wire [7:0]       tl_out_a_bits_mask;	// src/main/scala/rocket/DCache.scala:136:22
  wire [31:0]      tl_out_a_bits_address;	// src/main/scala/rocket/DCache.scala:136:22
  wire             tl_out_a_bits_source;	// src/main/scala/rocket/DCache.scala:136:22
  wire [3:0]       tl_out_a_bits_size;	// src/main/scala/rocket/DCache.scala:136:22
  wire [2:0]       tl_out_a_bits_param;	// src/main/scala/rocket/DCache.scala:136:22
  wire [2:0]       tl_out_a_bits_opcode;	// src/main/scala/rocket/DCache.scala:136:22
  wire             tl_out_a_valid;	// src/main/scala/rocket/DCache.scala:136:22
  wire             pma_checker_io_req_bits_v;
  wire             tlb_io_sfence_bits_hg;
  wire             tlb_io_sfence_bits_hv;
  wire             tlb_io_req_bits_v;
  wire [87:0]      _tag_array_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire             _lfsr_prng_io_out_0;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire             _lfsr_prng_io_out_1;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire             _lfsr_prng_io_out_2;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire             _lfsr_prng_io_out_3;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire             _lfsr_prng_io_out_4;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire             _lfsr_prng_io_out_5;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire             _lfsr_prng_io_out_6;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire             _lfsr_prng_io_out_7;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire             _lfsr_prng_io_out_8;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire             _lfsr_prng_io_out_9;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire             _lfsr_prng_io_out_10;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire             _lfsr_prng_io_out_11;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire             _lfsr_prng_io_out_12;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire             _lfsr_prng_io_out_13;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire             _lfsr_prng_io_out_14;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire             _lfsr_prng_io_out_15;	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  wire [19:0]      _pma_checker_entries_barrier_11_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_11_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _pma_checker_entries_barrier_10_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_10_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _pma_checker_entries_barrier_9_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_9_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _pma_checker_entries_barrier_8_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_8_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_7_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_6_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_5_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_4_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_3_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_2_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_1_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_entries_barrier_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire             _pma_checker_pmp_io_r;	// src/main/scala/rocket/TLB.scala:405:19
  wire             _pma_checker_pmp_io_w;	// src/main/scala/rocket/TLB.scala:405:19
  wire             _pma_checker_pmp_io_x;	// src/main/scala/rocket/TLB.scala:405:19
  wire [19:0]      _tlb_entries_barrier_11_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_11_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _tlb_entries_barrier_10_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_10_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _tlb_entries_barrier_9_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_9_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _tlb_entries_barrier_8_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_8_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _tlb_entries_barrier_7_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_7_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _tlb_entries_barrier_6_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_6_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _tlb_entries_barrier_5_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_5_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _tlb_entries_barrier_4_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_4_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _tlb_entries_barrier_3_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_3_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _tlb_entries_barrier_2_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_2_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _tlb_entries_barrier_1_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_1_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire [19:0]      _tlb_entries_barrier_io_y_ppn;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_u;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_ae_ptw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_ae_final;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_ae_stage2;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_pf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_gf;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_sw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_sx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_sr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_hw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_hx;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_hr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_pw;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_px;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_pr;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_ppp;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_pal;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_paa;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_eff;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_entries_barrier_io_y_c;	// src/main/scala/util/package.scala:259:25
  wire             _tlb_pmp_io_r;	// src/main/scala/rocket/TLB.scala:405:19
  wire             _tlb_pmp_io_w;	// src/main/scala/rocket/TLB.scala:405:19
  wire             _tlb_pmp_io_x;	// src/main/scala/rocket/TLB.scala:405:19
  wire             auto_out_a_ready_0 = auto_out_a_ready;
  wire             auto_out_b_valid_0 = auto_out_b_valid;
  wire [2:0]       auto_out_b_bits_opcode_0 = auto_out_b_bits_opcode;
  wire [1:0]       auto_out_b_bits_param_0 = auto_out_b_bits_param;
  wire [3:0]       auto_out_b_bits_size_0 = auto_out_b_bits_size;
  wire             auto_out_b_bits_source_0 = auto_out_b_bits_source;
  wire [31:0]      auto_out_b_bits_address_0 = auto_out_b_bits_address;
  wire [7:0]       auto_out_b_bits_mask_0 = auto_out_b_bits_mask;
  wire [63:0]      auto_out_b_bits_data_0 = auto_out_b_bits_data;
  wire             auto_out_b_bits_corrupt_0 = auto_out_b_bits_corrupt;
  wire             auto_out_c_ready_0 = auto_out_c_ready;
  wire             auto_out_d_valid_0 = auto_out_d_valid;
  wire [2:0]       auto_out_d_bits_opcode_0 = auto_out_d_bits_opcode;
  wire [1:0]       auto_out_d_bits_param_0 = auto_out_d_bits_param;
  wire [3:0]       auto_out_d_bits_size_0 = auto_out_d_bits_size;
  wire             auto_out_d_bits_source_0 = auto_out_d_bits_source;
  wire [2:0]       auto_out_d_bits_sink_0 = auto_out_d_bits_sink;
  wire             auto_out_d_bits_denied_0 = auto_out_d_bits_denied;
  wire [63:0]      auto_out_d_bits_data_0 = auto_out_d_bits_data;
  wire             auto_out_d_bits_corrupt_0 = auto_out_d_bits_corrupt;
  wire             auto_out_e_ready_0 = auto_out_e_ready;
  wire             io_cpu_req_valid_0 = io_cpu_req_valid;
  wire [42:0]      io_cpu_req_bits_addr_0 = io_cpu_req_bits_addr;
  wire [6:0]       io_cpu_req_bits_tag_0 = io_cpu_req_bits_tag;
  wire [4:0]       io_cpu_req_bits_cmd_0 = io_cpu_req_bits_cmd;
  wire [1:0]       io_cpu_req_bits_size_0 = io_cpu_req_bits_size;
  wire             io_cpu_req_bits_signed_0 = io_cpu_req_bits_signed;
  wire [1:0]       io_cpu_req_bits_dprv_0 = io_cpu_req_bits_dprv;
  wire             io_cpu_req_bits_dv_0 = io_cpu_req_bits_dv;
  wire             io_cpu_req_bits_phys_0 = io_cpu_req_bits_phys;
  wire             io_cpu_s1_kill_0 = io_cpu_s1_kill;
  wire [63:0]      io_cpu_s1_data_data_0 = io_cpu_s1_data_data;
  wire [7:0]       io_cpu_s1_data_mask_0 = io_cpu_s1_data_mask;
  wire             io_cpu_keep_clock_enabled_0 = io_cpu_keep_clock_enabled;
  wire             io_ptw_req_ready_0 = io_ptw_req_ready;
  wire             io_ptw_resp_valid_0 = io_ptw_resp_valid;
  wire             io_ptw_resp_bits_ae_ptw_0 = io_ptw_resp_bits_ae_ptw;
  wire             io_ptw_resp_bits_ae_final_0 = io_ptw_resp_bits_ae_final;
  wire             io_ptw_resp_bits_pf_0 = io_ptw_resp_bits_pf;
  wire             io_ptw_resp_bits_gf_0 = io_ptw_resp_bits_gf;
  wire             io_ptw_resp_bits_hr_0 = io_ptw_resp_bits_hr;
  wire             io_ptw_resp_bits_hw_0 = io_ptw_resp_bits_hw;
  wire             io_ptw_resp_bits_hx_0 = io_ptw_resp_bits_hx;
  wire [9:0]       io_ptw_resp_bits_pte_reserved_for_future_0 =
    io_ptw_resp_bits_pte_reserved_for_future;
  wire [43:0]      io_ptw_resp_bits_pte_ppn_0 = io_ptw_resp_bits_pte_ppn;
  wire [1:0]       io_ptw_resp_bits_pte_reserved_for_software_0 =
    io_ptw_resp_bits_pte_reserved_for_software;
  wire             io_ptw_resp_bits_pte_d_0 = io_ptw_resp_bits_pte_d;
  wire             io_ptw_resp_bits_pte_a_0 = io_ptw_resp_bits_pte_a;
  wire             io_ptw_resp_bits_pte_g_0 = io_ptw_resp_bits_pte_g;
  wire             io_ptw_resp_bits_pte_u_0 = io_ptw_resp_bits_pte_u;
  wire             io_ptw_resp_bits_pte_x_0 = io_ptw_resp_bits_pte_x;
  wire             io_ptw_resp_bits_pte_w_0 = io_ptw_resp_bits_pte_w;
  wire             io_ptw_resp_bits_pte_r_0 = io_ptw_resp_bits_pte_r;
  wire             io_ptw_resp_bits_pte_v_0 = io_ptw_resp_bits_pte_v;
  wire [1:0]       io_ptw_resp_bits_level_0 = io_ptw_resp_bits_level;
  wire             io_ptw_resp_bits_fragmented_superpage_0 =
    io_ptw_resp_bits_fragmented_superpage;
  wire             io_ptw_resp_bits_gpa_valid_0 = io_ptw_resp_bits_gpa_valid;
  wire [40:0]      io_ptw_resp_bits_gpa_bits_0 = io_ptw_resp_bits_gpa_bits;
  wire             io_ptw_resp_bits_gpa_is_pte_0 = io_ptw_resp_bits_gpa_is_pte;
  wire [3:0]       io_ptw_ptbr_mode_0 = io_ptw_ptbr_mode;
  wire [43:0]      io_ptw_ptbr_ppn_0 = io_ptw_ptbr_ppn;
  wire [3:0]       io_ptw_hgatp_mode_0 = io_ptw_hgatp_mode;
  wire [43:0]      io_ptw_hgatp_ppn_0 = io_ptw_hgatp_ppn;
  wire [3:0]       io_ptw_vsatp_mode_0 = io_ptw_vsatp_mode;
  wire [43:0]      io_ptw_vsatp_ppn_0 = io_ptw_vsatp_ppn;
  wire             io_ptw_status_debug_0 = io_ptw_status_debug;
  wire             io_ptw_status_cease_0 = io_ptw_status_cease;
  wire             io_ptw_status_wfi_0 = io_ptw_status_wfi;
  wire [31:0]      io_ptw_status_isa_0 = io_ptw_status_isa;
  wire [1:0]       io_ptw_status_dprv_0 = io_ptw_status_dprv;
  wire             io_ptw_status_dv_0 = io_ptw_status_dv;
  wire [1:0]       io_ptw_status_prv_0 = io_ptw_status_prv;
  wire             io_ptw_status_v_0 = io_ptw_status_v;
  wire             io_ptw_status_sd_0 = io_ptw_status_sd;
  wire             io_ptw_status_mpv_0 = io_ptw_status_mpv;
  wire             io_ptw_status_gva_0 = io_ptw_status_gva;
  wire             io_ptw_status_tsr_0 = io_ptw_status_tsr;
  wire             io_ptw_status_tw_0 = io_ptw_status_tw;
  wire             io_ptw_status_tvm_0 = io_ptw_status_tvm;
  wire             io_ptw_status_mxr_0 = io_ptw_status_mxr;
  wire             io_ptw_status_sum_0 = io_ptw_status_sum;
  wire             io_ptw_status_mprv_0 = io_ptw_status_mprv;
  wire [1:0]       io_ptw_status_fs_0 = io_ptw_status_fs;
  wire [1:0]       io_ptw_status_mpp_0 = io_ptw_status_mpp;
  wire             io_ptw_status_spp_0 = io_ptw_status_spp;
  wire             io_ptw_status_mpie_0 = io_ptw_status_mpie;
  wire             io_ptw_status_spie_0 = io_ptw_status_spie;
  wire             io_ptw_status_mie_0 = io_ptw_status_mie;
  wire             io_ptw_status_sie_0 = io_ptw_status_sie;
  wire             io_ptw_hstatus_vtsr_0 = io_ptw_hstatus_vtsr;
  wire             io_ptw_hstatus_vtw_0 = io_ptw_hstatus_vtw;
  wire             io_ptw_hstatus_vtvm_0 = io_ptw_hstatus_vtvm;
  wire             io_ptw_hstatus_hu_0 = io_ptw_hstatus_hu;
  wire             io_ptw_hstatus_spvp_0 = io_ptw_hstatus_spvp;
  wire             io_ptw_hstatus_spv_0 = io_ptw_hstatus_spv;
  wire             io_ptw_hstatus_gva_0 = io_ptw_hstatus_gva;
  wire             io_ptw_gstatus_debug_0 = io_ptw_gstatus_debug;
  wire             io_ptw_gstatus_cease_0 = io_ptw_gstatus_cease;
  wire             io_ptw_gstatus_wfi_0 = io_ptw_gstatus_wfi;
  wire [31:0]      io_ptw_gstatus_isa_0 = io_ptw_gstatus_isa;
  wire [1:0]       io_ptw_gstatus_dprv_0 = io_ptw_gstatus_dprv;
  wire             io_ptw_gstatus_dv_0 = io_ptw_gstatus_dv;
  wire [1:0]       io_ptw_gstatus_prv_0 = io_ptw_gstatus_prv;
  wire             io_ptw_gstatus_v_0 = io_ptw_gstatus_v;
  wire             io_ptw_gstatus_sd_0 = io_ptw_gstatus_sd;
  wire [22:0]      io_ptw_gstatus_zero2_0 = io_ptw_gstatus_zero2;
  wire             io_ptw_gstatus_mpv_0 = io_ptw_gstatus_mpv;
  wire             io_ptw_gstatus_gva_0 = io_ptw_gstatus_gva;
  wire             io_ptw_gstatus_mbe_0 = io_ptw_gstatus_mbe;
  wire             io_ptw_gstatus_sbe_0 = io_ptw_gstatus_sbe;
  wire [1:0]       io_ptw_gstatus_sxl_0 = io_ptw_gstatus_sxl;
  wire [7:0]       io_ptw_gstatus_zero1_0 = io_ptw_gstatus_zero1;
  wire             io_ptw_gstatus_tsr_0 = io_ptw_gstatus_tsr;
  wire             io_ptw_gstatus_tw_0 = io_ptw_gstatus_tw;
  wire             io_ptw_gstatus_tvm_0 = io_ptw_gstatus_tvm;
  wire             io_ptw_gstatus_mxr_0 = io_ptw_gstatus_mxr;
  wire             io_ptw_gstatus_sum_0 = io_ptw_gstatus_sum;
  wire             io_ptw_gstatus_mprv_0 = io_ptw_gstatus_mprv;
  wire [1:0]       io_ptw_gstatus_fs_0 = io_ptw_gstatus_fs;
  wire [1:0]       io_ptw_gstatus_mpp_0 = io_ptw_gstatus_mpp;
  wire             io_ptw_gstatus_spp_0 = io_ptw_gstatus_spp;
  wire             io_ptw_gstatus_mpie_0 = io_ptw_gstatus_mpie;
  wire             io_ptw_gstatus_ube_0 = io_ptw_gstatus_ube;
  wire             io_ptw_gstatus_spie_0 = io_ptw_gstatus_spie;
  wire             io_ptw_gstatus_upie_0 = io_ptw_gstatus_upie;
  wire             io_ptw_gstatus_mie_0 = io_ptw_gstatus_mie;
  wire             io_ptw_gstatus_hie_0 = io_ptw_gstatus_hie;
  wire             io_ptw_gstatus_sie_0 = io_ptw_gstatus_sie;
  wire             io_ptw_gstatus_uie_0 = io_ptw_gstatus_uie;
  wire             io_ptw_pmp_0_cfg_l_0 = io_ptw_pmp_0_cfg_l;
  wire [1:0]       io_ptw_pmp_0_cfg_a_0 = io_ptw_pmp_0_cfg_a;
  wire             io_ptw_pmp_0_cfg_x_0 = io_ptw_pmp_0_cfg_x;
  wire             io_ptw_pmp_0_cfg_w_0 = io_ptw_pmp_0_cfg_w;
  wire             io_ptw_pmp_0_cfg_r_0 = io_ptw_pmp_0_cfg_r;
  wire [29:0]      io_ptw_pmp_0_addr_0 = io_ptw_pmp_0_addr;
  wire [31:0]      io_ptw_pmp_0_mask_0 = io_ptw_pmp_0_mask;
  wire             io_ptw_pmp_1_cfg_l_0 = io_ptw_pmp_1_cfg_l;
  wire [1:0]       io_ptw_pmp_1_cfg_a_0 = io_ptw_pmp_1_cfg_a;
  wire             io_ptw_pmp_1_cfg_x_0 = io_ptw_pmp_1_cfg_x;
  wire             io_ptw_pmp_1_cfg_w_0 = io_ptw_pmp_1_cfg_w;
  wire             io_ptw_pmp_1_cfg_r_0 = io_ptw_pmp_1_cfg_r;
  wire [29:0]      io_ptw_pmp_1_addr_0 = io_ptw_pmp_1_addr;
  wire [31:0]      io_ptw_pmp_1_mask_0 = io_ptw_pmp_1_mask;
  wire             io_ptw_pmp_2_cfg_l_0 = io_ptw_pmp_2_cfg_l;
  wire [1:0]       io_ptw_pmp_2_cfg_a_0 = io_ptw_pmp_2_cfg_a;
  wire             io_ptw_pmp_2_cfg_x_0 = io_ptw_pmp_2_cfg_x;
  wire             io_ptw_pmp_2_cfg_w_0 = io_ptw_pmp_2_cfg_w;
  wire             io_ptw_pmp_2_cfg_r_0 = io_ptw_pmp_2_cfg_r;
  wire [29:0]      io_ptw_pmp_2_addr_0 = io_ptw_pmp_2_addr;
  wire [31:0]      io_ptw_pmp_2_mask_0 = io_ptw_pmp_2_mask;
  wire             io_ptw_pmp_3_cfg_l_0 = io_ptw_pmp_3_cfg_l;
  wire [1:0]       io_ptw_pmp_3_cfg_a_0 = io_ptw_pmp_3_cfg_a;
  wire             io_ptw_pmp_3_cfg_x_0 = io_ptw_pmp_3_cfg_x;
  wire             io_ptw_pmp_3_cfg_w_0 = io_ptw_pmp_3_cfg_w;
  wire             io_ptw_pmp_3_cfg_r_0 = io_ptw_pmp_3_cfg_r;
  wire [29:0]      io_ptw_pmp_3_addr_0 = io_ptw_pmp_3_addr;
  wire [31:0]      io_ptw_pmp_3_mask_0 = io_ptw_pmp_3_mask;
  wire             io_ptw_pmp_4_cfg_l_0 = io_ptw_pmp_4_cfg_l;
  wire [1:0]       io_ptw_pmp_4_cfg_a_0 = io_ptw_pmp_4_cfg_a;
  wire             io_ptw_pmp_4_cfg_x_0 = io_ptw_pmp_4_cfg_x;
  wire             io_ptw_pmp_4_cfg_w_0 = io_ptw_pmp_4_cfg_w;
  wire             io_ptw_pmp_4_cfg_r_0 = io_ptw_pmp_4_cfg_r;
  wire [29:0]      io_ptw_pmp_4_addr_0 = io_ptw_pmp_4_addr;
  wire [31:0]      io_ptw_pmp_4_mask_0 = io_ptw_pmp_4_mask;
  wire             io_ptw_pmp_5_cfg_l_0 = io_ptw_pmp_5_cfg_l;
  wire [1:0]       io_ptw_pmp_5_cfg_a_0 = io_ptw_pmp_5_cfg_a;
  wire             io_ptw_pmp_5_cfg_x_0 = io_ptw_pmp_5_cfg_x;
  wire             io_ptw_pmp_5_cfg_w_0 = io_ptw_pmp_5_cfg_w;
  wire             io_ptw_pmp_5_cfg_r_0 = io_ptw_pmp_5_cfg_r;
  wire [29:0]      io_ptw_pmp_5_addr_0 = io_ptw_pmp_5_addr;
  wire [31:0]      io_ptw_pmp_5_mask_0 = io_ptw_pmp_5_mask;
  wire             io_ptw_pmp_6_cfg_l_0 = io_ptw_pmp_6_cfg_l;
  wire [1:0]       io_ptw_pmp_6_cfg_a_0 = io_ptw_pmp_6_cfg_a;
  wire             io_ptw_pmp_6_cfg_x_0 = io_ptw_pmp_6_cfg_x;
  wire             io_ptw_pmp_6_cfg_w_0 = io_ptw_pmp_6_cfg_w;
  wire             io_ptw_pmp_6_cfg_r_0 = io_ptw_pmp_6_cfg_r;
  wire [29:0]      io_ptw_pmp_6_addr_0 = io_ptw_pmp_6_addr;
  wire [31:0]      io_ptw_pmp_6_mask_0 = io_ptw_pmp_6_mask;
  wire             io_ptw_pmp_7_cfg_l_0 = io_ptw_pmp_7_cfg_l;
  wire [1:0]       io_ptw_pmp_7_cfg_a_0 = io_ptw_pmp_7_cfg_a;
  wire             io_ptw_pmp_7_cfg_x_0 = io_ptw_pmp_7_cfg_x;
  wire             io_ptw_pmp_7_cfg_w_0 = io_ptw_pmp_7_cfg_w;
  wire             io_ptw_pmp_7_cfg_r_0 = io_ptw_pmp_7_cfg_r;
  wire [29:0]      io_ptw_pmp_7_addr_0 = io_ptw_pmp_7_addr;
  wire [31:0]      io_ptw_pmp_7_mask_0 = io_ptw_pmp_7_mask;
  wire             io_ptw_customCSRs_csrs_0_ren_0 = io_ptw_customCSRs_csrs_0_ren;
  wire             io_ptw_customCSRs_csrs_0_wen_0 = io_ptw_customCSRs_csrs_0_wen;
  wire [63:0]      io_ptw_customCSRs_csrs_0_wdata_0 = io_ptw_customCSRs_csrs_0_wdata;
  wire [63:0]      io_ptw_customCSRs_csrs_0_value_0 = io_ptw_customCSRs_csrs_0_value;
  wire             io_ptw_customCSRs_csrs_1_ren_0 = io_ptw_customCSRs_csrs_1_ren;
  wire             io_ptw_customCSRs_csrs_1_wen_0 = io_ptw_customCSRs_csrs_1_wen;
  wire [63:0]      io_ptw_customCSRs_csrs_1_wdata_0 = io_ptw_customCSRs_csrs_1_wdata;
  wire             io_ptw_customCSRs_csrs_2_ren_0 = io_ptw_customCSRs_csrs_2_ren;
  wire             io_ptw_customCSRs_csrs_2_wen_0 = io_ptw_customCSRs_csrs_2_wen;
  wire [63:0]      io_ptw_customCSRs_csrs_2_wdata_0 = io_ptw_customCSRs_csrs_2_wdata;
  wire             io_ptw_customCSRs_csrs_3_ren_0 = io_ptw_customCSRs_csrs_3_ren;
  wire             io_ptw_customCSRs_csrs_3_wen_0 = io_ptw_customCSRs_csrs_3_wen;
  wire [63:0]      io_ptw_customCSRs_csrs_3_wdata_0 = io_ptw_customCSRs_csrs_3_wdata;
  wire [7:0]       io_cpu_req_bits_mask = 8'h0;
  wire [7:0]       io_ptw_status_zero1 = 8'h0;
  wire [7:0]       tlb_io_ptw_status_zero1 = 8'h0;
  wire [7:0]       pma_checker_io_ptw_status_zero1 = 8'h0;
  wire [7:0]       pma_checker_io_ptw_gstatus_zero1 = 8'h0;
  wire [7:0]       pma_checker_r_sectored_repl_addr_valids = 8'h0;	// src/main/scala/util/package.scala:37:27
  wire [7:0]       s0_req_mask = 8'h0;	// src/main/scala/rocket/DCache.scala:169:24
  wire [7:0]       probe_bits_res_mask = 8'h0;	// src/main/scala/rocket/DCache.scala:1178:19
  wire             io_cpu_clock_enabled = 1'h1;
  wire             io_ptw_req_bits_valid = 1'h1;
  wire             io_ptw_resp_bits_homogeneous = 1'h1;
  wire             tlb_port_req_ready = 1'h1;
  wire             tlb_io_ptw_req_bits_valid = 1'h1;
  wire             tlb_io_ptw_resp_bits_homogeneous = 1'h1;
  wire             tlb_superpage_hits_ignore_2 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_superpage_hits_ignore_5 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_superpage_hits_ignore_8 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_superpage_hits_ignore_11 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_hitsVec_ignore_2 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_hitsVec_ignore_5 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_hitsVec_ignore_8 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_hitsVec_ignore_11 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_ppn_ignore_1 = 1'h1;	// src/main/scala/rocket/TLB.scala:187:34
  wire             tlb_ppn_ignore_3 = 1'h1;	// src/main/scala/rocket/TLB.scala:187:34
  wire             tlb_ppn_ignore_5 = 1'h1;	// src/main/scala/rocket/TLB.scala:187:34
  wire             tlb_ppn_ignore_7 = 1'h1;	// src/main/scala/rocket/TLB.scala:187:34
  wire             tlb_ignore_2 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_ignore_5 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_ignore_8 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_ignore_11 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_io_req_ready = 1'h1;
  wire             pma_checker_io_req_bits_passthrough = 1'h1;
  wire             pma_checker_io_ptw_req_bits_valid = 1'h1;
  wire             pma_checker_superpage_hits_ignore_1 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_superpage_hits_ignore_2 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_superpage_hits_ignore_4 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_superpage_hits_ignore_5 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_superpage_hits_ignore_7 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_superpage_hits_ignore_8 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_superpage_hits_ignore_10 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_superpage_hits_ignore_11 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_hitsVec_ignore_1 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_hitsVec_ignore_2 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_hitsVec_ignore_4 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_hitsVec_ignore_5 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_hitsVec_ignore_7 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_hitsVec_ignore_8 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_hitsVec_ignore_10 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_hitsVec_ignore_11 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_ppn_ignore = 1'h1;	// src/main/scala/rocket/TLB.scala:187:34
  wire             pma_checker_ppn_ignore_1 = 1'h1;	// src/main/scala/rocket/TLB.scala:187:34
  wire             pma_checker_ppn_ignore_2 = 1'h1;	// src/main/scala/rocket/TLB.scala:187:34
  wire             pma_checker_ppn_ignore_3 = 1'h1;	// src/main/scala/rocket/TLB.scala:187:34
  wire             pma_checker_ppn_ignore_4 = 1'h1;	// src/main/scala/rocket/TLB.scala:187:34
  wire             pma_checker_ppn_ignore_5 = 1'h1;	// src/main/scala/rocket/TLB.scala:187:34
  wire             pma_checker_ppn_ignore_6 = 1'h1;	// src/main/scala/rocket/TLB.scala:187:34
  wire             pma_checker_ppn_ignore_7 = 1'h1;	// src/main/scala/rocket/TLB.scala:187:34
  wire             pma_checker_state_vec_0_set_left_older = 1'h1;	// src/main/scala/util/Replacement.scala:196:33
  wire             pma_checker_state_vec_0_set_left_older_1 = 1'h1;	// src/main/scala/util/Replacement.scala:196:33
  wire             pma_checker_state_vec_0_set_left_older_2 = 1'h1;	// src/main/scala/util/Replacement.scala:196:33
  wire             pma_checker_state_reg_set_left_older = 1'h1;	// src/main/scala/util/Replacement.scala:196:33
  wire             pma_checker_ignore_1 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_ignore_2 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_ignore_4 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_ignore_5 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_ignore_7 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_ignore_8 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_ignore_10 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_ignore_11 = 1'h1;	// src/main/scala/rocket/TLB.scala:172:34
  wire             metaArb_io_in_0_ready = 1'h1;
  wire             metaArb_io_in_0_bits_write = 1'h1;
  wire             metaArb_io_in_1_bits_write = 1'h1;
  wire             metaArb_io_in_2_bits_write = 1'h1;
  wire             metaArb_io_in_3_bits_write = 1'h1;
  wire             metaArb_io_in_4_bits_write = 1'h1;
  wire             metaArb_io_out_ready = 1'h1;
  wire             dataArb_io_in_0_ready = 1'h1;
  wire             dataArb_io_in_1_bits_wordMask = 1'h1;
  wire             dataArb_io_in_2_bits_wordMask = 1'h1;
  wire             dataArb_io_in_3_bits_wordMask = 1'h1;
  wire             dataArb_io_out_ready = 1'h1;
  wire             a_source = 1'h1;	// src/main/scala/chisel3/util/Mux.scala:50:70
  wire             tl_out_a_bits_a_mask_size = 1'h1;	// src/main/scala/util/Misc.scala:209:26
  wire             tl_out_a_bits_a_mask_acc = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire             tl_out_a_bits_a_mask_acc_1 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire             tl_out_a_bits_a_mask_acc_2 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire             tl_out_a_bits_a_mask_acc_3 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire             tl_out_a_bits_a_mask_acc_4 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire             tl_out_a_bits_a_mask_acc_5 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire             tl_out_a_bits_a_mask_size_2 = 1'h1;	// src/main/scala/util/Misc.scala:209:26
  wire             tl_out_a_bits_a_mask_acc_6 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire             tl_out_a_bits_a_mask_acc_7 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire             tl_out_a_bits_a_mask_acc_8 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire             tl_out_a_bits_a_mask_acc_9 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire             tl_out_a_bits_a_mask_acc_10 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire             tl_out_a_bits_a_mask_acc_11 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire             tl_out_a_bits_a_mask_acc_12 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire             tl_out_a_bits_a_mask_acc_13 = 1'h1;	// src/main/scala/util/Misc.scala:215:29
  wire [15:0]      io_ptw_ptbr_asid = 16'h0;
  wire [15:0]      io_ptw_hgatp_asid = 16'h0;
  wire [15:0]      io_ptw_vsatp_asid = 16'h0;
  wire [15:0]      tlb_io_ptw_ptbr_asid = 16'h0;
  wire [15:0]      tlb_io_ptw_hgatp_asid = 16'h0;
  wire [15:0]      tlb_io_ptw_vsatp_asid = 16'h0;
  wire [15:0]      tlb_satp_asid = 16'h0;	// src/main/scala/rocket/TLB.scala:362:17
  wire [15:0]      pma_checker_io_ptw_ptbr_asid = 16'h0;
  wire [15:0]      pma_checker_io_ptw_hgatp_asid = 16'h0;
  wire [15:0]      pma_checker_io_ptw_vsatp_asid = 16'h0;
  wire [15:0]      pma_checker_satp_asid = 16'h0;	// src/main/scala/rocket/TLB.scala:362:17
  wire [22:0]      io_ptw_status_zero2 = 23'h0;
  wire [22:0]      tlb_io_ptw_status_zero2 = 23'h0;
  wire [22:0]      pma_checker_io_ptw_status_zero2 = 23'h0;
  wire [22:0]      pma_checker_io_ptw_gstatus_zero2 = 23'h0;
  wire             auto_out_a_bits_corrupt = 1'h0;
  wire             auto_out_c_bits_corrupt = 1'h0;
  wire             io_cpu_req_bits_no_alloc = 1'h0;
  wire             io_cpu_req_bits_no_xcpt = 1'h0;
  wire             io_cpu_s2_kill = 1'h0;
  wire             io_ptw_status_mbe = 1'h0;
  wire             io_ptw_status_sbe = 1'h0;
  wire             io_ptw_status_sd_rv32 = 1'h0;
  wire             io_ptw_status_ube = 1'h0;
  wire             io_ptw_status_upie = 1'h0;
  wire             io_ptw_status_hie = 1'h0;
  wire             io_ptw_status_uie = 1'h0;
  wire             io_ptw_hstatus_vsbe = 1'h0;
  wire             io_ptw_gstatus_sd_rv32 = 1'h0;
  wire             io_ptw_customCSRs_csrs_0_stall = 1'h0;
  wire             io_ptw_customCSRs_csrs_0_set = 1'h0;
  wire             io_ptw_customCSRs_csrs_1_stall = 1'h0;
  wire             io_ptw_customCSRs_csrs_1_set = 1'h0;
  wire             io_ptw_customCSRs_csrs_2_stall = 1'h0;
  wire             io_ptw_customCSRs_csrs_2_set = 1'h0;
  wire             io_ptw_customCSRs_csrs_3_stall = 1'h0;
  wire             io_ptw_customCSRs_csrs_3_set = 1'h0;
  wire             tlb_port_req_valid = 1'h0;
  wire             tlb_port_req_bits_passthrough = 1'h0;
  wire             tlb_port_req_bits_v = 1'h0;
  wire             tlb_port_s1_resp_ma_inst = 1'h0;
  wire             tlb_port_s2_kill = 1'h0;
  wire             nodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_c_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             tlb_io_resp_ma_inst = 1'h0;
  wire             tlb_io_ptw_status_mbe = 1'h0;
  wire             tlb_io_ptw_status_sbe = 1'h0;
  wire             tlb_io_ptw_status_sd_rv32 = 1'h0;
  wire             tlb_io_ptw_status_ube = 1'h0;
  wire             tlb_io_ptw_status_upie = 1'h0;
  wire             tlb_io_ptw_status_hie = 1'h0;
  wire             tlb_io_ptw_status_uie = 1'h0;
  wire             tlb_io_ptw_hstatus_vsbe = 1'h0;
  wire             tlb_io_ptw_gstatus_sd_rv32 = 1'h0;
  wire             tlb_io_ptw_customCSRs_csrs_0_stall = 1'h0;
  wire             tlb_io_ptw_customCSRs_csrs_0_set = 1'h0;
  wire             tlb_io_ptw_customCSRs_csrs_1_stall = 1'h0;
  wire             tlb_io_ptw_customCSRs_csrs_1_set = 1'h0;
  wire             tlb_io_ptw_customCSRs_csrs_2_stall = 1'h0;
  wire             tlb_io_ptw_customCSRs_csrs_2_set = 1'h0;
  wire             tlb_io_ptw_customCSRs_csrs_3_stall = 1'h0;
  wire             tlb_io_ptw_customCSRs_csrs_3_set = 1'h0;
  wire             tlb_io_kill = 1'h0;
  wire             tlb_superpage_hits_ignore = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_superpage_hits_ignore_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_superpage_hits_ignore_6 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_superpage_hits_ignore_9 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_hitsVec_ignore = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_hitsVec_ignore_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_hitsVec_ignore_6 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_hitsVec_ignore_9 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_ignore = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_ignore_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_ignore_6 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             tlb_ignore_9 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_io_req_valid = 1'h0;
  wire             pma_checker_io_resp_miss = 1'h0;
  wire             pma_checker_io_resp_gpa_is_pte = 1'h0;
  wire             pma_checker_io_resp_gf_ld = 1'h0;
  wire             pma_checker_io_resp_gf_st = 1'h0;
  wire             pma_checker_io_resp_gf_inst = 1'h0;
  wire             pma_checker_io_resp_ma_inst = 1'h0;
  wire             pma_checker_io_sfence_valid = 1'h0;
  wire             pma_checker_io_sfence_bits_rs1 = 1'h0;
  wire             pma_checker_io_sfence_bits_rs2 = 1'h0;
  wire             pma_checker_io_sfence_bits_asid = 1'h0;
  wire             pma_checker_io_sfence_bits_hv = 1'h0;
  wire             pma_checker_io_sfence_bits_hg = 1'h0;
  wire             pma_checker_io_ptw_req_ready = 1'h0;
  wire             pma_checker_io_ptw_req_valid = 1'h0;
  wire             pma_checker_io_ptw_req_bits_bits_need_gpa = 1'h0;
  wire             pma_checker_io_ptw_req_bits_bits_vstage1 = 1'h0;
  wire             pma_checker_io_ptw_req_bits_bits_stage2 = 1'h0;
  wire             pma_checker_io_ptw_resp_valid = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_ae_ptw = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_ae_final = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_pf = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_gf = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_hr = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_hw = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_hx = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_pte_d = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_pte_a = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_pte_g = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_pte_u = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_pte_x = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_pte_w = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_pte_r = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_pte_v = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_fragmented_superpage = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_homogeneous = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_gpa_valid = 1'h0;
  wire             pma_checker_io_ptw_resp_bits_gpa_is_pte = 1'h0;
  wire             pma_checker_io_ptw_status_debug = 1'h0;
  wire             pma_checker_io_ptw_status_cease = 1'h0;
  wire             pma_checker_io_ptw_status_wfi = 1'h0;
  wire             pma_checker_io_ptw_status_dv = 1'h0;
  wire             pma_checker_io_ptw_status_v = 1'h0;
  wire             pma_checker_io_ptw_status_sd = 1'h0;
  wire             pma_checker_io_ptw_status_mpv = 1'h0;
  wire             pma_checker_io_ptw_status_gva = 1'h0;
  wire             pma_checker_io_ptw_status_mbe = 1'h0;
  wire             pma_checker_io_ptw_status_sbe = 1'h0;
  wire             pma_checker_io_ptw_status_sd_rv32 = 1'h0;
  wire             pma_checker_io_ptw_status_tsr = 1'h0;
  wire             pma_checker_io_ptw_status_tw = 1'h0;
  wire             pma_checker_io_ptw_status_tvm = 1'h0;
  wire             pma_checker_io_ptw_status_mxr = 1'h0;
  wire             pma_checker_io_ptw_status_sum = 1'h0;
  wire             pma_checker_io_ptw_status_mprv = 1'h0;
  wire             pma_checker_io_ptw_status_spp = 1'h0;
  wire             pma_checker_io_ptw_status_mpie = 1'h0;
  wire             pma_checker_io_ptw_status_ube = 1'h0;
  wire             pma_checker_io_ptw_status_spie = 1'h0;
  wire             pma_checker_io_ptw_status_upie = 1'h0;
  wire             pma_checker_io_ptw_status_mie = 1'h0;
  wire             pma_checker_io_ptw_status_hie = 1'h0;
  wire             pma_checker_io_ptw_status_sie = 1'h0;
  wire             pma_checker_io_ptw_status_uie = 1'h0;
  wire             pma_checker_io_ptw_hstatus_vtsr = 1'h0;
  wire             pma_checker_io_ptw_hstatus_vtw = 1'h0;
  wire             pma_checker_io_ptw_hstatus_vtvm = 1'h0;
  wire             pma_checker_io_ptw_hstatus_hu = 1'h0;
  wire             pma_checker_io_ptw_hstatus_spvp = 1'h0;
  wire             pma_checker_io_ptw_hstatus_spv = 1'h0;
  wire             pma_checker_io_ptw_hstatus_gva = 1'h0;
  wire             pma_checker_io_ptw_hstatus_vsbe = 1'h0;
  wire             pma_checker_io_ptw_gstatus_debug = 1'h0;
  wire             pma_checker_io_ptw_gstatus_cease = 1'h0;
  wire             pma_checker_io_ptw_gstatus_wfi = 1'h0;
  wire             pma_checker_io_ptw_gstatus_dv = 1'h0;
  wire             pma_checker_io_ptw_gstatus_v = 1'h0;
  wire             pma_checker_io_ptw_gstatus_sd = 1'h0;
  wire             pma_checker_io_ptw_gstatus_mpv = 1'h0;
  wire             pma_checker_io_ptw_gstatus_gva = 1'h0;
  wire             pma_checker_io_ptw_gstatus_mbe = 1'h0;
  wire             pma_checker_io_ptw_gstatus_sbe = 1'h0;
  wire             pma_checker_io_ptw_gstatus_sd_rv32 = 1'h0;
  wire             pma_checker_io_ptw_gstatus_tsr = 1'h0;
  wire             pma_checker_io_ptw_gstatus_tw = 1'h0;
  wire             pma_checker_io_ptw_gstatus_tvm = 1'h0;
  wire             pma_checker_io_ptw_gstatus_mxr = 1'h0;
  wire             pma_checker_io_ptw_gstatus_sum = 1'h0;
  wire             pma_checker_io_ptw_gstatus_mprv = 1'h0;
  wire             pma_checker_io_ptw_gstatus_spp = 1'h0;
  wire             pma_checker_io_ptw_gstatus_mpie = 1'h0;
  wire             pma_checker_io_ptw_gstatus_ube = 1'h0;
  wire             pma_checker_io_ptw_gstatus_spie = 1'h0;
  wire             pma_checker_io_ptw_gstatus_upie = 1'h0;
  wire             pma_checker_io_ptw_gstatus_mie = 1'h0;
  wire             pma_checker_io_ptw_gstatus_hie = 1'h0;
  wire             pma_checker_io_ptw_gstatus_sie = 1'h0;
  wire             pma_checker_io_ptw_gstatus_uie = 1'h0;
  wire             pma_checker_io_ptw_pmp_0_cfg_l = 1'h0;
  wire             pma_checker_io_ptw_pmp_0_cfg_x = 1'h0;
  wire             pma_checker_io_ptw_pmp_0_cfg_w = 1'h0;
  wire             pma_checker_io_ptw_pmp_0_cfg_r = 1'h0;
  wire             pma_checker_io_ptw_pmp_1_cfg_l = 1'h0;
  wire             pma_checker_io_ptw_pmp_1_cfg_x = 1'h0;
  wire             pma_checker_io_ptw_pmp_1_cfg_w = 1'h0;
  wire             pma_checker_io_ptw_pmp_1_cfg_r = 1'h0;
  wire             pma_checker_io_ptw_pmp_2_cfg_l = 1'h0;
  wire             pma_checker_io_ptw_pmp_2_cfg_x = 1'h0;
  wire             pma_checker_io_ptw_pmp_2_cfg_w = 1'h0;
  wire             pma_checker_io_ptw_pmp_2_cfg_r = 1'h0;
  wire             pma_checker_io_ptw_pmp_3_cfg_l = 1'h0;
  wire             pma_checker_io_ptw_pmp_3_cfg_x = 1'h0;
  wire             pma_checker_io_ptw_pmp_3_cfg_w = 1'h0;
  wire             pma_checker_io_ptw_pmp_3_cfg_r = 1'h0;
  wire             pma_checker_io_ptw_pmp_4_cfg_l = 1'h0;
  wire             pma_checker_io_ptw_pmp_4_cfg_x = 1'h0;
  wire             pma_checker_io_ptw_pmp_4_cfg_w = 1'h0;
  wire             pma_checker_io_ptw_pmp_4_cfg_r = 1'h0;
  wire             pma_checker_io_ptw_pmp_5_cfg_l = 1'h0;
  wire             pma_checker_io_ptw_pmp_5_cfg_x = 1'h0;
  wire             pma_checker_io_ptw_pmp_5_cfg_w = 1'h0;
  wire             pma_checker_io_ptw_pmp_5_cfg_r = 1'h0;
  wire             pma_checker_io_ptw_pmp_6_cfg_l = 1'h0;
  wire             pma_checker_io_ptw_pmp_6_cfg_x = 1'h0;
  wire             pma_checker_io_ptw_pmp_6_cfg_w = 1'h0;
  wire             pma_checker_io_ptw_pmp_6_cfg_r = 1'h0;
  wire             pma_checker_io_ptw_pmp_7_cfg_l = 1'h0;
  wire             pma_checker_io_ptw_pmp_7_cfg_x = 1'h0;
  wire             pma_checker_io_ptw_pmp_7_cfg_w = 1'h0;
  wire             pma_checker_io_ptw_pmp_7_cfg_r = 1'h0;
  wire             pma_checker_io_ptw_customCSRs_csrs_0_ren = 1'h0;
  wire             pma_checker_io_ptw_customCSRs_csrs_0_wen = 1'h0;
  wire             pma_checker_io_ptw_customCSRs_csrs_0_stall = 1'h0;
  wire             pma_checker_io_ptw_customCSRs_csrs_0_set = 1'h0;
  wire             pma_checker_io_ptw_customCSRs_csrs_1_ren = 1'h0;
  wire             pma_checker_io_ptw_customCSRs_csrs_1_wen = 1'h0;
  wire             pma_checker_io_ptw_customCSRs_csrs_1_stall = 1'h0;
  wire             pma_checker_io_ptw_customCSRs_csrs_1_set = 1'h0;
  wire             pma_checker_io_ptw_customCSRs_csrs_2_ren = 1'h0;
  wire             pma_checker_io_ptw_customCSRs_csrs_2_wen = 1'h0;
  wire             pma_checker_io_ptw_customCSRs_csrs_2_stall = 1'h0;
  wire             pma_checker_io_ptw_customCSRs_csrs_2_set = 1'h0;
  wire             pma_checker_io_ptw_customCSRs_csrs_3_ren = 1'h0;
  wire             pma_checker_io_ptw_customCSRs_csrs_3_wen = 1'h0;
  wire             pma_checker_io_ptw_customCSRs_csrs_3_stall = 1'h0;
  wire             pma_checker_io_ptw_customCSRs_csrs_3_set = 1'h0;
  wire             pma_checker_io_kill = 1'h0;
  wire             pma_checker_stage1_en = 1'h0;	// src/main/scala/rocket/TLB.scala:363:29
  wire             pma_checker_vstage1_en = 1'h0;	// src/main/scala/rocket/TLB.scala:365:48
  wire             pma_checker_stage2_en = 1'h0;	// src/main/scala/rocket/TLB.scala:367:48
  wire             pma_checker_vm_enabled = 1'h0;	// src/main/scala/rocket/TLB.scala:388:61
  wire             pma_checker_vsatp_mode_mismatch = 1'h0;	// src/main/scala/rocket/TLB.scala:392:78
  wire             pma_checker_do_refill = 1'h0;	// src/main/scala/rocket/TLB.scala:397:29
  wire             pma_checker_invalidate_refill = 1'h0;	// src/main/scala/rocket/TLB.scala:399:88
  wire             pma_checker_sector_hits_0 = 1'h0;	// src/main/scala/rocket/TLB.scala:162:55
  wire             pma_checker_sector_hits_1 = 1'h0;	// src/main/scala/rocket/TLB.scala:162:55
  wire             pma_checker_sector_hits_2 = 1'h0;	// src/main/scala/rocket/TLB.scala:162:55
  wire             pma_checker_sector_hits_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:162:55
  wire             pma_checker_sector_hits_4 = 1'h0;	// src/main/scala/rocket/TLB.scala:162:55
  wire             pma_checker_sector_hits_5 = 1'h0;	// src/main/scala/rocket/TLB.scala:162:55
  wire             pma_checker_sector_hits_6 = 1'h0;	// src/main/scala/rocket/TLB.scala:162:55
  wire             pma_checker_sector_hits_7 = 1'h0;	// src/main/scala/rocket/TLB.scala:162:55
  wire             pma_checker_superpage_hits_tagMatch = 1'h0;	// src/main/scala/rocket/TLB.scala:168:33
  wire             pma_checker_superpage_hits_ignore = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_superpage_hits_0 = 1'h0;	// src/main/scala/rocket/TLB.scala:173:29
  wire             pma_checker_superpage_hits_tagMatch_1 = 1'h0;	// src/main/scala/rocket/TLB.scala:168:33
  wire             pma_checker_superpage_hits_ignore_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_superpage_hits_1 = 1'h0;	// src/main/scala/rocket/TLB.scala:173:29
  wire             pma_checker_superpage_hits_tagMatch_2 = 1'h0;	// src/main/scala/rocket/TLB.scala:168:33
  wire             pma_checker_superpage_hits_ignore_6 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_superpage_hits_2 = 1'h0;	// src/main/scala/rocket/TLB.scala:173:29
  wire             pma_checker_superpage_hits_tagMatch_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:168:33
  wire             pma_checker_superpage_hits_ignore_9 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_superpage_hits_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:173:29
  wire             pma_checker_hitsVec_0 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire             pma_checker_hitsVec_1 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire             pma_checker_hitsVec_2 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire             pma_checker_hitsVec_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire             pma_checker_hitsVec_4 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire             pma_checker_hitsVec_5 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire             pma_checker_hitsVec_6 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire             pma_checker_hitsVec_7 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire             pma_checker_hitsVec_tagMatch = 1'h0;	// src/main/scala/rocket/TLB.scala:168:33
  wire             pma_checker_hitsVec_ignore = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_hitsVec_8 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire             pma_checker_hitsVec_tagMatch_1 = 1'h0;	// src/main/scala/rocket/TLB.scala:168:33
  wire             pma_checker_hitsVec_ignore_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_hitsVec_9 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire             pma_checker_hitsVec_tagMatch_2 = 1'h0;	// src/main/scala/rocket/TLB.scala:168:33
  wire             pma_checker_hitsVec_ignore_6 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_hitsVec_10 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire             pma_checker_hitsVec_tagMatch_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:168:33
  wire             pma_checker_hitsVec_ignore_9 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_hitsVec_11 = 1'h0;	// src/main/scala/rocket/TLB.scala:432:44
  wire             pma_checker_refill_v = 1'h0;	// src/main/scala/rocket/TLB.scala:440:33
  wire             pma_checker_newEntry_u = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             pma_checker_newEntry_g = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             pma_checker_newEntry_ae_ptw = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             pma_checker_newEntry_ae_final = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             pma_checker_newEntry_ae_stage2 = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             pma_checker_newEntry_pf = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             pma_checker_newEntry_gf = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             pma_checker_newEntry_sw = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             pma_checker_newEntry_sx = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             pma_checker_newEntry_sr = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             pma_checker_newEntry_hw = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             pma_checker_newEntry_hx = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             pma_checker_newEntry_hr = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             pma_checker_newEntry_fragmented_superpage = 1'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire             pma_checker_sum = 1'h0;	// src/main/scala/rocket/TLB.scala:502:16
  wire             pma_checker_mxr = 1'h0;	// src/main/scala/rocket/TLB.scala:510:31
  wire             pma_checker_bad_gpa = 1'h0;	// src/main/scala/rocket/TLB.scala:557:35
  wire             pma_checker_bad_va = 1'h0;	// src/main/scala/rocket/TLB.scala:560:34
  wire             pma_checker_tlb_hit_if_not_gpa_miss = 1'h0;	// src/main/scala/rocket/TLB.scala:602:43
  wire             pma_checker_tlb_hit = 1'h0;	// src/main/scala/rocket/TLB.scala:603:40
  wire             pma_checker_tlb_miss = 1'h0;	// src/main/scala/rocket/TLB.scala:605:64
  wire             pma_checker_state_vec_0_left_subtree_state_1 = 1'h0;	// src/main/scala/util/package.scala:155:13
  wire             pma_checker_state_vec_0_right_subtree_state_1 = 1'h0;	// src/main/scala/util/Replacement.scala:198:38
  wire             pma_checker_state_vec_0_left_subtree_state_2 = 1'h0;	// src/main/scala/util/package.scala:155:13
  wire             pma_checker_state_vec_0_right_subtree_state_2 = 1'h0;	// src/main/scala/util/Replacement.scala:198:38
  wire             pma_checker_state_reg_left_subtree_state = 1'h0;	// src/main/scala/util/package.scala:155:13
  wire             pma_checker_state_reg_right_subtree_state = 1'h0;	// src/main/scala/util/Replacement.scala:198:38
  wire             pma_checker_multipleHits_leftOne = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire             pma_checker_multipleHits_leftOne_1 = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire             pma_checker_multipleHits_rightOne = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire             pma_checker_multipleHits_rightOne_1 = 1'h0;	// src/main/scala/util/Misc.scala:183:16
  wire             pma_checker_multipleHits_rightTwo = 1'h0;	// src/main/scala/util/Misc.scala:183:49
  wire             pma_checker_multipleHits_leftOne_2 = 1'h0;	// src/main/scala/util/Misc.scala:183:16
  wire             pma_checker_multipleHits_leftTwo = 1'h0;	// src/main/scala/util/Misc.scala:183:49
  wire             pma_checker_multipleHits_leftOne_3 = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire             pma_checker_multipleHits_leftOne_4 = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire             pma_checker_multipleHits_rightOne_2 = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire             pma_checker_multipleHits_rightOne_3 = 1'h0;	// src/main/scala/util/Misc.scala:183:16
  wire             pma_checker_multipleHits_rightTwo_1 = 1'h0;	// src/main/scala/util/Misc.scala:183:49
  wire             pma_checker_multipleHits_rightOne_4 = 1'h0;	// src/main/scala/util/Misc.scala:183:16
  wire             pma_checker_multipleHits_rightTwo_2 = 1'h0;	// src/main/scala/util/Misc.scala:183:49
  wire             pma_checker_multipleHits_leftOne_5 = 1'h0;	// src/main/scala/util/Misc.scala:183:16
  wire             pma_checker_multipleHits_leftTwo_1 = 1'h0;	// src/main/scala/util/Misc.scala:183:49
  wire             pma_checker_multipleHits_leftOne_6 = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire             pma_checker_multipleHits_leftOne_7 = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire             pma_checker_multipleHits_rightOne_5 = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire             pma_checker_multipleHits_rightOne_6 = 1'h0;	// src/main/scala/util/Misc.scala:183:16
  wire             pma_checker_multipleHits_rightTwo_3 = 1'h0;	// src/main/scala/util/Misc.scala:183:49
  wire             pma_checker_multipleHits_leftOne_8 = 1'h0;	// src/main/scala/util/Misc.scala:183:16
  wire             pma_checker_multipleHits_leftTwo_2 = 1'h0;	// src/main/scala/util/Misc.scala:183:49
  wire             pma_checker_multipleHits_leftOne_9 = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire             pma_checker_multipleHits_leftOne_10 = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire             pma_checker_multipleHits_rightOne_7 = 1'h0;	// src/main/scala/util/Misc.scala:178:18
  wire             pma_checker_multipleHits_rightOne_8 = 1'h0;	// src/main/scala/util/Misc.scala:183:16
  wire             pma_checker_multipleHits_rightTwo_4 = 1'h0;	// src/main/scala/util/Misc.scala:183:49
  wire             pma_checker_multipleHits_rightOne_9 = 1'h0;	// src/main/scala/util/Misc.scala:183:16
  wire             pma_checker_multipleHits_rightTwo_5 = 1'h0;	// src/main/scala/util/Misc.scala:183:49
  wire             pma_checker_multipleHits_rightOne_10 = 1'h0;	// src/main/scala/util/Misc.scala:183:16
  wire             pma_checker_multipleHits_rightTwo_6 = 1'h0;	// src/main/scala/util/Misc.scala:183:49
  wire             pma_checker_multipleHits = 1'h0;	// src/main/scala/util/Misc.scala:183:49
  wire             pma_checker_r_superpage_repl_addr_left_subtree_older = 1'h0;	// src/main/scala/util/Replacement.scala:243:38
  wire             pma_checker__r_superpage_repl_addr_T = 1'h0;	// src/main/scala/util/package.scala:155:13
  wire             pma_checker__r_superpage_repl_addr_T_1 = 1'h0;	// src/main/scala/util/Replacement.scala:245:38
  wire             pma_checker_r_sectored_repl_addr_left_subtree_older = 1'h0;	// src/main/scala/util/Replacement.scala:243:38
  wire             pma_checker_r_sectored_repl_addr_left_subtree_older_1 = 1'h0;	// src/main/scala/util/Replacement.scala:243:38
  wire             pma_checker__r_sectored_repl_addr_T = 1'h0;	// src/main/scala/util/package.scala:155:13
  wire             pma_checker__r_sectored_repl_addr_T_1 = 1'h0;	// src/main/scala/util/Replacement.scala:245:38
  wire             pma_checker_r_sectored_repl_addr_left_subtree_older_2 = 1'h0;	// src/main/scala/util/Replacement.scala:243:38
  wire             pma_checker__r_sectored_repl_addr_T_4 = 1'h0;	// src/main/scala/util/package.scala:155:13
  wire             pma_checker__r_sectored_repl_addr_T_5 = 1'h0;	// src/main/scala/util/Replacement.scala:245:38
  wire             pma_checker_hv = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             pma_checker_hg = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             pma_checker_hv_1 = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             pma_checker_hg_1 = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             pma_checker_hv_2 = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             pma_checker_hg_2 = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             pma_checker_hv_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             pma_checker_hg_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             pma_checker_hv_4 = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             pma_checker_hg_4 = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             pma_checker_hv_5 = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             pma_checker_hg_5 = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             pma_checker_hv_6 = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             pma_checker_hg_6 = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             pma_checker_hv_7 = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             pma_checker_hg_7 = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             pma_checker_hv_8 = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             pma_checker_hg_8 = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             pma_checker_tagMatch = 1'h0;	// src/main/scala/rocket/TLB.scala:168:33
  wire             pma_checker_ignore = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_hv_9 = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             pma_checker_hg_9 = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             pma_checker_tagMatch_1 = 1'h0;	// src/main/scala/rocket/TLB.scala:168:33
  wire             pma_checker_ignore_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_hv_10 = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             pma_checker_hg_10 = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             pma_checker_tagMatch_2 = 1'h0;	// src/main/scala/rocket/TLB.scala:168:33
  wire             pma_checker_ignore_6 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             pma_checker_hv_11 = 1'h0;	// src/main/scala/rocket/TLB.scala:711:36
  wire             pma_checker_hg_11 = 1'h0;	// src/main/scala/rocket/TLB.scala:712:36
  wire             pma_checker_tagMatch_3 = 1'h0;	// src/main/scala/rocket/TLB.scala:168:33
  wire             pma_checker_ignore_9 = 1'h0;	// src/main/scala/rocket/TLB.scala:172:34
  wire             metaArb_io_in_1_valid = 1'h0;
  wire             metaArb_io_in_5_valid = 1'h0;
  wire             metaArb_io_in_5_bits_write = 1'h0;
  wire             metaArb_io_in_6_bits_write = 1'h0;
  wire             metaArb_io_in_7_bits_write = 1'h0;
  wire             dataArb_io_in_2_bits_write = 1'h0;
  wire             dataArb_io_in_3_bits_write = 1'h0;
  wire             tl_out_a_bits_corrupt = 1'h0;	// src/main/scala/rocket/DCache.scala:136:22
  wire             nodeOut_a_deq_bits_corrupt = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire             s0_req_no_alloc = 1'h0;	// src/main/scala/rocket/DCache.scala:169:24
  wire             s0_req_no_xcpt = 1'h0;	// src/main/scala/rocket/DCache.scala:169:24
  wire             s1_waw_hazard = 1'h0;	// src/main/scala/rocket/DCache.scala:193:27
  wire             s2_meta_error_uncorrectable = 1'h0;	// src/main/scala/rocket/DCache.scala:337:66
  wire             s2_meta_error = 1'h0;	// src/main/scala/rocket/DCache.scala:339:83
  wire             s2_store_merge = 1'h0;	// src/main/scala/rocket/DCache.scala:365:28
  wire             s2_data_error = 1'h0;	// src/main/scala/util/package.scala:73:59
  wire             s2_data_error_uncorrectable = 1'h0;	// src/main/scala/util/package.scala:73:59
  wire             s2_valid_data_error = 1'h0;	// src/main/scala/rocket/DCache.scala:398:63
  wire             s2_cannot_victimize = 1'h0;	// src/main/scala/rocket/DCache.scala:405:45
  wire             s2_correct = 1'h0;	// src/main/scala/rocket/DCache.scala:464:97
  wire             s2_valid_correct = 1'h0;	// src/main/scala/rocket/DCache.scala:466:74
  wire             pstore1_merge_likely = 1'h0;	// src/main/scala/rocket/DCache.scala:476:68
  wire             pstore1_merge = 1'h0;	// src/main/scala/rocket/DCache.scala:477:38
  wire             pstore_drain_s2_kill = 1'h0;	// src/main/scala/rocket/DCache.scala:492:25
  wire             dataArb_io_in_0_valid_s2_kill = 1'h0;	// src/main/scala/rocket/DCache.scala:492:25
  wire             get_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:454:17
  wire             put_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire             putpartial_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:492:17
  wire             atomics_a_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:524:17
  wire             atomics_a_1_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:524:17
  wire             atomics_a_2_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:524:17
  wire             atomics_a_3_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:524:17
  wire             atomics_a_4_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:508:17
  wire             atomics_a_5_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:508:17
  wire             atomics_a_6_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:508:17
  wire             atomics_a_7_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:508:17
  wire             atomics_a_8_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:508:17
  wire             atomics_corrupt = 1'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13
  wire             tl_out_a_bits_a_source = 1'h0;	// src/main/scala/tilelink/Edges.scala:347:17
  wire             tl_out_a_bits_a_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:347:17
  wire             tl_out_a_bits_a_mask_bit = 1'h0;	// src/main/scala/util/Misc.scala:210:26
  wire             tl_out_a_bits_a_mask_size_1 = 1'h0;	// src/main/scala/util/Misc.scala:209:26
  wire             tl_out_a_bits_a_mask_bit_1 = 1'h0;	// src/main/scala/util/Misc.scala:210:26
  wire             tl_out_a_bits_a_mask_bit_2 = 1'h0;	// src/main/scala/util/Misc.scala:210:26
  wire             nackResponseMessage_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:412:17
  wire             cleanReleaseMessage_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:412:17
  wire             dirtyReleaseMessage_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:428:17
  wire             probe_bits_res_source = 1'h0;	// src/main/scala/rocket/DCache.scala:1178:19
  wire             probe_bits_res_corrupt = 1'h0;	// src/main/scala/rocket/DCache.scala:1178:19
  wire             nodeOut_c_bits_legal = 1'h0;	// src/main/scala/tilelink/Parameters.scala:673:26
  wire             nodeOut_c_bits_c_source = 1'h0;	// src/main/scala/tilelink/Edges.scala:378:17
  wire             nodeOut_c_bits_c_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:378:17
  wire             nodeOut_c_bits_legal_1 = 1'h0;	// src/main/scala/tilelink/Parameters.scala:673:26
  wire             nodeOut_c_bits_c_1_source = 1'h0;	// src/main/scala/tilelink/Edges.scala:393:17
  wire             nodeOut_c_bits_c_1_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:393:17
  wire             io_cpu_resp_bits_data_doZero = 1'h0;	// src/main/scala/rocket/AMOALU.scala:42:31
  wire             io_cpu_resp_bits_data_doZero_1 = 1'h0;	// src/main/scala/rocket/AMOALU.scala:42:31
  wire             io_cpu_resp_bits_data_word_bypass_doZero = 1'h0;	// src/main/scala/rocket/AMOALU.scala:42:31
  wire [1:0]       io_ptw_status_xs = 2'h0;
  wire [1:0]       io_ptw_status_vs = 2'h0;
  wire [1:0]       io_ptw_hstatus_zero3 = 2'h0;
  wire [1:0]       io_ptw_hstatus_zero2 = 2'h0;
  wire [1:0]       io_ptw_gstatus_xs = 2'h0;
  wire [1:0]       io_ptw_gstatus_vs = 2'h0;
  wire [1:0]       io_ptw_pmp_0_cfg_res = 2'h0;
  wire [1:0]       io_ptw_pmp_1_cfg_res = 2'h0;
  wire [1:0]       io_ptw_pmp_2_cfg_res = 2'h0;
  wire [1:0]       io_ptw_pmp_3_cfg_res = 2'h0;
  wire [1:0]       io_ptw_pmp_4_cfg_res = 2'h0;
  wire [1:0]       io_ptw_pmp_5_cfg_res = 2'h0;
  wire [1:0]       io_ptw_pmp_6_cfg_res = 2'h0;
  wire [1:0]       io_ptw_pmp_7_cfg_res = 2'h0;
  wire [1:0]       tlb_port_req_bits_size = 2'h0;
  wire [1:0]       tlb_port_req_bits_prv = 2'h0;
  wire [1:0]       tlb_io_ptw_status_xs = 2'h0;
  wire [1:0]       tlb_io_ptw_status_vs = 2'h0;
  wire [1:0]       tlb_io_ptw_hstatus_zero3 = 2'h0;
  wire [1:0]       tlb_io_ptw_hstatus_zero2 = 2'h0;
  wire [1:0]       tlb_io_ptw_gstatus_xs = 2'h0;
  wire [1:0]       tlb_io_ptw_gstatus_vs = 2'h0;
  wire [1:0]       tlb_io_ptw_pmp_0_cfg_res = 2'h0;
  wire [1:0]       tlb_io_ptw_pmp_1_cfg_res = 2'h0;
  wire [1:0]       tlb_io_ptw_pmp_2_cfg_res = 2'h0;
  wire [1:0]       tlb_io_ptw_pmp_3_cfg_res = 2'h0;
  wire [1:0]       tlb_io_ptw_pmp_4_cfg_res = 2'h0;
  wire [1:0]       tlb_io_ptw_pmp_5_cfg_res = 2'h0;
  wire [1:0]       tlb_io_ptw_pmp_6_cfg_res = 2'h0;
  wire [1:0]       tlb_io_ptw_pmp_7_cfg_res = 2'h0;
  wire [1:0]       pma_checker_io_ptw_resp_bits_pte_reserved_for_software = 2'h0;
  wire [1:0]       pma_checker_io_ptw_resp_bits_level = 2'h0;
  wire [1:0]       pma_checker_io_ptw_status_dprv = 2'h0;
  wire [1:0]       pma_checker_io_ptw_status_prv = 2'h0;
  wire [1:0]       pma_checker_io_ptw_status_sxl = 2'h0;
  wire [1:0]       pma_checker_io_ptw_status_uxl = 2'h0;
  wire [1:0]       pma_checker_io_ptw_status_xs = 2'h0;
  wire [1:0]       pma_checker_io_ptw_status_fs = 2'h0;
  wire [1:0]       pma_checker_io_ptw_status_mpp = 2'h0;
  wire [1:0]       pma_checker_io_ptw_status_vs = 2'h0;
  wire [1:0]       pma_checker_io_ptw_hstatus_vsxl = 2'h0;
  wire [1:0]       pma_checker_io_ptw_hstatus_zero3 = 2'h0;
  wire [1:0]       pma_checker_io_ptw_hstatus_zero2 = 2'h0;
  wire [1:0]       pma_checker_io_ptw_gstatus_dprv = 2'h0;
  wire [1:0]       pma_checker_io_ptw_gstatus_prv = 2'h0;
  wire [1:0]       pma_checker_io_ptw_gstatus_sxl = 2'h0;
  wire [1:0]       pma_checker_io_ptw_gstatus_uxl = 2'h0;
  wire [1:0]       pma_checker_io_ptw_gstatus_xs = 2'h0;
  wire [1:0]       pma_checker_io_ptw_gstatus_fs = 2'h0;
  wire [1:0]       pma_checker_io_ptw_gstatus_mpp = 2'h0;
  wire [1:0]       pma_checker_io_ptw_gstatus_vs = 2'h0;
  wire [1:0]       pma_checker_io_ptw_pmp_0_cfg_res = 2'h0;
  wire [1:0]       pma_checker_io_ptw_pmp_0_cfg_a = 2'h0;
  wire [1:0]       pma_checker_io_ptw_pmp_1_cfg_res = 2'h0;
  wire [1:0]       pma_checker_io_ptw_pmp_1_cfg_a = 2'h0;
  wire [1:0]       pma_checker_io_ptw_pmp_2_cfg_res = 2'h0;
  wire [1:0]       pma_checker_io_ptw_pmp_2_cfg_a = 2'h0;
  wire [1:0]       pma_checker_io_ptw_pmp_3_cfg_res = 2'h0;
  wire [1:0]       pma_checker_io_ptw_pmp_3_cfg_a = 2'h0;
  wire [1:0]       pma_checker_io_ptw_pmp_4_cfg_res = 2'h0;
  wire [1:0]       pma_checker_io_ptw_pmp_4_cfg_a = 2'h0;
  wire [1:0]       pma_checker_io_ptw_pmp_5_cfg_res = 2'h0;
  wire [1:0]       pma_checker_io_ptw_pmp_5_cfg_a = 2'h0;
  wire [1:0]       pma_checker_io_ptw_pmp_6_cfg_res = 2'h0;
  wire [1:0]       pma_checker_io_ptw_pmp_6_cfg_a = 2'h0;
  wire [1:0]       pma_checker_io_ptw_pmp_7_cfg_res = 2'h0;
  wire [1:0]       pma_checker_io_ptw_pmp_7_cfg_a = 2'h0;
  wire [1:0]       pma_checker_real_hits_lo_lo_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_real_hits_lo_hi_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_real_hits_hi_lo_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_real_hits_hi_hi_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_waddr = 2'h0;	// src/main/scala/rocket/TLB.scala:469:22
  wire [1:0]       pma_checker_superpage_entries_0_data_0_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_0_data_0_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_0_data_0_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_0_data_0_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_1_data_0_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_1_data_0_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_1_data_0_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_1_data_0_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_2_data_0_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_2_data_0_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_2_data_0_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_2_data_0_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_3_data_0_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_3_data_0_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_3_data_0_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_3_data_0_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_idx = 2'h0;	// src/main/scala/util/package.scala:155:13
  wire [1:0]       pma_checker_sectored_entries_0_0_data_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_0_data_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_0_data_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_0_data_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_idx_1 = 2'h0;	// src/main/scala/util/package.scala:155:13
  wire [1:0]       pma_checker_sectored_entries_0_1_data_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_1_data_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_1_data_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_1_data_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_idx_2 = 2'h0;	// src/main/scala/util/package.scala:155:13
  wire [1:0]       pma_checker_sectored_entries_0_2_data_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_2_data_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_2_data_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_2_data_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_idx_3 = 2'h0;	// src/main/scala/util/package.scala:155:13
  wire [1:0]       pma_checker_sectored_entries_0_3_data_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_3_data_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_3_data_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_3_data_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_idx_4 = 2'h0;	// src/main/scala/util/package.scala:155:13
  wire [1:0]       pma_checker_sectored_entries_0_4_data_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_4_data_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_4_data_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_4_data_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_idx_5 = 2'h0;	// src/main/scala/util/package.scala:155:13
  wire [1:0]       pma_checker_sectored_entries_0_5_data_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_5_data_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_5_data_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_5_data_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_idx_6 = 2'h0;	// src/main/scala/util/package.scala:155:13
  wire [1:0]       pma_checker_sectored_entries_0_6_data_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_6_data_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_6_data_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_6_data_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_idx_7 = 2'h0;	// src/main/scala/util/package.scala:155:13
  wire [1:0]       pma_checker_sectored_entries_0_7_data_lo_hi_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_7_data_hi_lo_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_7_data_hi_lo_hi_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_7_data_hi_hi_lo_hi = 2'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_lo_lo = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       pma_checker_lo_hi = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       pma_checker_hi_lo = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       pma_checker_hi_hi = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       pma_checker_hi_2 = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:30:18
  wire [1:0]       pma_checker_lo_2 = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:31:18
  wire [1:0]       pma_checker_lo_3 = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       pma_checker_hi_3 = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       pma_checker_hi_4 = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:30:18
  wire [1:0]       pma_checker_lo_4 = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:31:18
  wire [1:0]       pma_checker_state_reg_touch_way_sized = 2'h0;	// src/main/scala/util/package.scala:155:13
  wire [1:0]       pma_checker_r_superpage_repl_addr_valids_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_r_superpage_repl_addr_valids_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_r_sectored_repl_addr_valids_lo_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_r_sectored_repl_addr_valids_lo_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_r_sectored_repl_addr_valids_hi_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_r_sectored_repl_addr_valids_hi_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_r_sectored_hit_bits_lo_lo = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       pma_checker_r_sectored_hit_bits_lo_hi = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       pma_checker_r_sectored_hit_bits_hi_lo = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       pma_checker_r_sectored_hit_bits_hi_hi = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       pma_checker_r_sectored_hit_bits_hi_2 = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:30:18
  wire [1:0]       pma_checker_r_sectored_hit_bits_lo_2 = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:31:18
  wire [1:0]       pma_checker_r_superpage_hit_bits_lo = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       pma_checker_r_superpage_hit_bits_hi = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       pma_checker_r_superpage_hit_bits_hi_1 = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:30:18
  wire [1:0]       pma_checker_r_superpage_hit_bits_lo_1 = 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:31:18
  wire [1:0]       s1_meta_hit_state_meta_state = 2'h0;	// src/main/scala/tilelink/Metadata.scala:160:20
  wire [1:0]       s2_meta_correctable_errors_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       s2_meta_correctable_errors_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       s2_meta_uncorrectable_errors_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       s2_meta_uncorrectable_errors_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       voluntaryNewCoh_state = 2'h0;	// src/main/scala/tilelink/Metadata.scala:160:20
  wire [1:0]       metaArb_io_in_1_bits_data_new_meta_coh_meta_state = 2'h0;	// src/main/scala/tilelink/Metadata.scala:160:20
  wire [1:0]       probe_bits_res_param = 2'h0;	// src/main/scala/rocket/DCache.scala:1178:19
  wire [1:0]       metaArb_io_in_0_bits_data_meta_state = 2'h0;	// src/main/scala/tilelink/Metadata.scala:160:20
  wire [1:0]       metaArb_io_in_0_bits_data_meta_1_coh_state = 2'h0;	// src/main/scala/rocket/HellaCache.scala:299:20
  wire [29:0]      io_ptw_hstatus_zero6 = 30'h0;
  wire [29:0]      tlb_io_ptw_hstatus_zero6 = 30'h0;
  wire [29:0]      pma_checker_io_ptw_hstatus_zero6 = 30'h0;
  wire [29:0]      pma_checker_io_ptw_pmp_0_addr = 30'h0;
  wire [29:0]      pma_checker_io_ptw_pmp_1_addr = 30'h0;
  wire [29:0]      pma_checker_io_ptw_pmp_2_addr = 30'h0;
  wire [29:0]      pma_checker_io_ptw_pmp_3_addr = 30'h0;
  wire [29:0]      pma_checker_io_ptw_pmp_4_addr = 30'h0;
  wire [29:0]      pma_checker_io_ptw_pmp_5_addr = 30'h0;
  wire [29:0]      pma_checker_io_ptw_pmp_6_addr = 30'h0;
  wire [29:0]      pma_checker_io_ptw_pmp_7_addr = 30'h0;
  wire [8:0]       io_ptw_hstatus_zero5 = 9'h0;
  wire [8:0]       tlb_io_ptw_hstatus_zero5 = 9'h0;
  wire [8:0]       pma_checker_io_ptw_hstatus_zero5 = 9'h0;
  wire [5:0]       io_ptw_hstatus_vgein = 6'h0;
  wire [5:0]       tlb_io_ptw_hstatus_vgein = 6'h0;
  wire [5:0]       pma_checker_io_ptw_hstatus_vgein = 6'h0;
  wire [5:0]       pma_checker_real_hits_lo = 6'h0;	// src/main/scala/util/package.scala:37:27
  wire [5:0]       pma_checker_real_hits_hi = 6'h0;	// src/main/scala/util/package.scala:37:27
  wire [5:0]       pma_checker_superpage_entries_0_data_0_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [5:0]       pma_checker_superpage_entries_1_data_0_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [5:0]       pma_checker_superpage_entries_2_data_0_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [5:0]       pma_checker_superpage_entries_3_data_0_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [5:0]       pma_checker_sectored_entries_0_0_data_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [5:0]       pma_checker_sectored_entries_0_1_data_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [5:0]       pma_checker_sectored_entries_0_2_data_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [5:0]       pma_checker_sectored_entries_0_3_data_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [5:0]       pma_checker_sectored_entries_0_4_data_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [5:0]       pma_checker_sectored_entries_0_5_data_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [5:0]       pma_checker_sectored_entries_0_6_data_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [5:0]       pma_checker_sectored_entries_0_7_data_hi_lo = 6'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [4:0]       io_ptw_hstatus_zero1 = 5'h0;
  wire [4:0]       tlb_port_req_bits_cmd = 5'h0;
  wire [4:0]       tlb_io_ptw_hstatus_zero1 = 5'h0;
  wire [4:0]       pma_checker_io_ptw_hstatus_zero1 = 5'h0;
  wire [63:0]      io_ptw_customCSRs_csrs_1_value = 64'h1;
  wire [63:0]      tlb_io_ptw_customCSRs_csrs_1_value = 64'h1;
  wire [63:0]      io_cpu_req_bits_data = 64'h0;
  wire [63:0]      io_ptw_customCSRs_csrs_0_sdata = 64'h0;
  wire [63:0]      io_ptw_customCSRs_csrs_1_sdata = 64'h0;
  wire [63:0]      io_ptw_customCSRs_csrs_2_value = 64'h0;
  wire [63:0]      io_ptw_customCSRs_csrs_2_sdata = 64'h0;
  wire [63:0]      io_ptw_customCSRs_csrs_3_sdata = 64'h0;
  wire [63:0]      tlb_io_ptw_customCSRs_csrs_0_sdata = 64'h0;
  wire [63:0]      tlb_io_ptw_customCSRs_csrs_1_sdata = 64'h0;
  wire [63:0]      tlb_io_ptw_customCSRs_csrs_2_value = 64'h0;
  wire [63:0]      tlb_io_ptw_customCSRs_csrs_2_sdata = 64'h0;
  wire [63:0]      tlb_io_ptw_customCSRs_csrs_3_sdata = 64'h0;
  wire [63:0]      pma_checker_io_ptw_customCSRs_csrs_0_wdata = 64'h0;
  wire [63:0]      pma_checker_io_ptw_customCSRs_csrs_0_value = 64'h0;
  wire [63:0]      pma_checker_io_ptw_customCSRs_csrs_0_sdata = 64'h0;
  wire [63:0]      pma_checker_io_ptw_customCSRs_csrs_1_wdata = 64'h0;
  wire [63:0]      pma_checker_io_ptw_customCSRs_csrs_1_value = 64'h0;
  wire [63:0]      pma_checker_io_ptw_customCSRs_csrs_1_sdata = 64'h0;
  wire [63:0]      pma_checker_io_ptw_customCSRs_csrs_2_wdata = 64'h0;
  wire [63:0]      pma_checker_io_ptw_customCSRs_csrs_2_value = 64'h0;
  wire [63:0]      pma_checker_io_ptw_customCSRs_csrs_2_sdata = 64'h0;
  wire [63:0]      pma_checker_io_ptw_customCSRs_csrs_3_wdata = 64'h0;
  wire [63:0]      pma_checker_io_ptw_customCSRs_csrs_3_value = 64'h0;
  wire [63:0]      pma_checker_io_ptw_customCSRs_csrs_3_sdata = 64'h0;
  wire [63:0]      s0_req_data = 64'h0;	// src/main/scala/rocket/DCache.scala:169:24
  wire [63:0]      get_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:454:17
  wire [63:0]      tl_out_a_bits_a_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:347:17
  wire [63:0]      nackResponseMessage_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:412:17
  wire [63:0]      cleanReleaseMessage_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:412:17
  wire [63:0]      dirtyReleaseMessage_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:428:17
  wire [63:0]      probe_bits_res_data = 64'h0;	// src/main/scala/rocket/DCache.scala:1178:19
  wire [63:0]      nodeOut_c_bits_c_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:378:17
  wire [63:0]      nodeOut_c_bits_c_1_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:393:17
  wire [63:0]      io_ptw_customCSRs_csrs_3_value = 64'h20181004;
  wire [63:0]      tlb_io_ptw_customCSRs_csrs_3_value = 64'h20181004;
  wire [3:0]       pma_checker_io_ptw_ptbr_mode = 4'h0;
  wire [3:0]       pma_checker_io_ptw_hgatp_mode = 4'h0;
  wire [3:0]       pma_checker_io_ptw_vsatp_mode = 4'h0;
  wire [3:0]       pma_checker_satp_mode = 4'h0;	// src/main/scala/rocket/TLB.scala:362:17
  wire [3:0]       pma_checker_lo = 4'h0;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [3:0]       pma_checker_hi = 4'h0;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [3:0]       pma_checker_hi_1 = 4'h0;	// src/main/scala/chisel3/util/OneHot.scala:30:18
  wire [3:0]       pma_checker_lo_1 = 4'h0;	// src/main/scala/chisel3/util/OneHot.scala:31:18
  wire [3:0]       pma_checker_r_superpage_repl_addr_valids = 4'h0;	// src/main/scala/util/package.scala:37:27
  wire [3:0]       pma_checker_r_sectored_repl_addr_valids_lo = 4'h0;	// src/main/scala/util/package.scala:37:27
  wire [3:0]       pma_checker_r_sectored_repl_addr_valids_hi = 4'h0;	// src/main/scala/util/package.scala:37:27
  wire [3:0]       pma_checker_r_sectored_hit_bits_lo = 4'h0;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [3:0]       pma_checker_r_sectored_hit_bits_hi = 4'h0;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [3:0]       pma_checker_r_sectored_hit_bits_hi_1 = 4'h0;	// src/main/scala/chisel3/util/OneHot.scala:30:18
  wire [3:0]       pma_checker_r_sectored_hit_bits_lo_1 = 4'h0;	// src/main/scala/chisel3/util/OneHot.scala:31:18
  wire [3:0]       metaArb_io_in_1_bits_way_en = 4'h0;
  wire [3:0]       s2_meta_correctable_errors = 4'h0;	// src/main/scala/util/package.scala:37:27
  wire [3:0]       s2_meta_uncorrectable_errors = 4'h0;	// src/main/scala/util/package.scala:37:27
  wire [3:0]       probe_bits_res_size = 4'h0;	// src/main/scala/rocket/DCache.scala:1178:19
  wire [2:0]       pma_checker_real_hits_lo_lo = 3'h0;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_real_hits_lo_hi = 3'h0;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_real_hits_hi_lo = 3'h0;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_real_hits_hi_hi = 3'h0;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_superpage_entries_0_data_0_hi_lo_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_0_data_0_hi_lo_hi = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_0_data_0_hi_hi_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_1_data_0_hi_lo_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_1_data_0_hi_lo_hi = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_1_data_0_hi_hi_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_2_data_0_hi_lo_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_2_data_0_hi_lo_hi = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_2_data_0_hi_hi_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_3_data_0_hi_lo_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_3_data_0_hi_lo_hi = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_3_data_0_hi_hi_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_waddr_1 = 3'h0;	// src/main/scala/rocket/TLB.scala:477:22
  wire [2:0]       pma_checker_sectored_entries_0_0_data_hi_lo_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_0_data_hi_lo_hi = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_0_data_hi_hi_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_1_data_hi_lo_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_1_data_hi_lo_hi = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_1_data_hi_hi_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_2_data_hi_lo_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_2_data_hi_lo_hi = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_2_data_hi_hi_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_3_data_hi_lo_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_3_data_hi_lo_hi = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_3_data_hi_hi_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_4_data_hi_lo_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_4_data_hi_lo_hi = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_4_data_hi_hi_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_5_data_hi_lo_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_5_data_hi_lo_hi = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_5_data_hi_hi_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_6_data_hi_lo_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_6_data_hi_lo_hi = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_6_data_hi_hi_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_7_data_hi_lo_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_7_data_hi_lo_hi = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_7_data_hi_hi_lo = 3'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_state_vec_0_touch_way_sized = 3'h0;	// src/main/scala/util/package.scala:155:13
  wire [2:0]       pma_checker_state_vec_0_left_subtree_state = 3'h0;	// src/main/scala/util/package.scala:155:13
  wire [2:0]       pma_checker_state_vec_0_right_subtree_state = 3'h0;	// src/main/scala/util/Replacement.scala:198:38
  wire [2:0]       pma_checker_r_sectored_repl_addr_left_subtree_state = 3'h0;	// src/main/scala/util/package.scala:155:13
  wire [2:0]       pma_checker_r_sectored_repl_addr_right_subtree_state = 3'h0;	// src/main/scala/util/Replacement.scala:245:38
  wire [2:0]       get_param = 3'h0;	// src/main/scala/tilelink/Edges.scala:454:17
  wire [2:0]       put_opcode = 3'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [2:0]       put_param = 3'h0;	// src/main/scala/tilelink/Edges.scala:473:17
  wire [2:0]       putpartial_param = 3'h0;	// src/main/scala/tilelink/Edges.scala:492:17
  wire [2:0]       atomics_a_1_param = 3'h0;	// src/main/scala/tilelink/Edges.scala:524:17
  wire [2:0]       atomics_a_5_param = 3'h0;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]       probe_bits_res_opcode = 3'h0;	// src/main/scala/rocket/DCache.scala:1178:19
  wire [1:0]       io_ptw_status_sxl = 2'h2;
  wire [1:0]       io_ptw_status_uxl = 2'h2;
  wire [1:0]       io_ptw_hstatus_vsxl = 2'h2;
  wire [1:0]       io_ptw_gstatus_uxl = 2'h2;
  wire [1:0]       tlb_io_ptw_status_sxl = 2'h2;
  wire [1:0]       tlb_io_ptw_status_uxl = 2'h2;
  wire [1:0]       tlb_io_ptw_hstatus_vsxl = 2'h2;
  wire [1:0]       tlb_io_ptw_gstatus_uxl = 2'h2;
  wire [1:0]       pma_checker_state_vec_0_hi = 2'h2;	// src/main/scala/util/Replacement.scala:202:12
  wire [1:0]       pma_checker_state_vec_0_hi_1 = 2'h2;	// src/main/scala/util/Replacement.scala:202:12
  wire [1:0]       pma_checker_state_reg_hi = 2'h2;	// src/main/scala/util/Replacement.scala:202:12
  wire [1:0]       tl_out_a_bits_a_mask_sizeOH_shiftAmount = 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [3:0]       pma_checker_state_vec_0_hi_2 = 4'h8;	// src/main/scala/util/Replacement.scala:202:12
  wire [40:0]      pma_checker_io_sfence_bits_addr = 41'h0;
  wire [40:0]      pma_checker_io_ptw_resp_bits_gpa_bits = 41'h0;
  wire [42:0]      tlb_port_req_bits_vaddr = 43'h0;
  wire [19:0]      pma_checker_refill_ppn = 20'h0;	// src/main/scala/rocket/TLB.scala:395:44
  wire [19:0]      pma_checker_newEntry_ppn = 20'h0;	// src/main/scala/rocket/TLB.scala:441:24
  wire [19:0]      metaArb_io_in_0_bits_data_meta_1_tag = 20'h0;	// src/main/scala/rocket/HellaCache.scala:299:20
  wire [3:0]       tl_out_a_bits_a_size = 4'h6;	// src/main/scala/tilelink/Edges.scala:347:17
  wire [3:0]       nodeOut_c_bits_c_size = 4'h6;	// src/main/scala/tilelink/Edges.scala:378:17
  wire [3:0]       nodeOut_c_bits_c_1_size = 4'h6;	// src/main/scala/tilelink/Edges.scala:393:17
  wire [31:0]      pma_checker_io_ptw_status_isa = 32'h0;
  wire [31:0]      pma_checker_io_ptw_gstatus_isa = 32'h0;
  wire [31:0]      pma_checker_io_ptw_pmp_0_mask = 32'h0;
  wire [31:0]      pma_checker_io_ptw_pmp_1_mask = 32'h0;
  wire [31:0]      pma_checker_io_ptw_pmp_2_mask = 32'h0;
  wire [31:0]      pma_checker_io_ptw_pmp_3_mask = 32'h0;
  wire [31:0]      pma_checker_io_ptw_pmp_4_mask = 32'h0;
  wire [31:0]      pma_checker_io_ptw_pmp_5_mask = 32'h0;
  wire [31:0]      pma_checker_io_ptw_pmp_6_mask = 32'h0;
  wire [31:0]      pma_checker_io_ptw_pmp_7_mask = 32'h0;
  wire [31:0]      nodeOut_c_bits_c_address = 32'h0;	// src/main/scala/tilelink/Edges.scala:378:17
  wire [31:0]      nodeOut_c_bits_c_1_address = 32'h0;	// src/main/scala/tilelink/Edges.scala:393:17
  wire [2:0]       nodeOut_c_bits_c_1_opcode = 3'h7;	// src/main/scala/tilelink/Edges.scala:393:17
  wire [2:0]       tl_out_a_bits_a_opcode = 3'h6;	// src/main/scala/tilelink/Edges.scala:347:17
  wire [2:0]       nodeOut_c_bits_c_opcode = 3'h6;	// src/main/scala/tilelink/Edges.scala:378:17
  wire [2:0]       get_opcode = 3'h4;	// src/main/scala/tilelink/Edges.scala:454:17
  wire [2:0]       atomics_a_4_param = 3'h4;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]       nackResponseMessage_opcode = 3'h4;	// src/main/scala/tilelink/Edges.scala:412:17
  wire [2:0]       cleanReleaseMessage_opcode = 3'h4;	// src/main/scala/tilelink/Edges.scala:412:17
  wire [2:0]       tl_out_a_bits_a_mask_sizeOH = 3'h5;	// src/main/scala/util/Misc.scala:202:81
  wire [2:0]       nackResponseMessage_param = 3'h5;	// src/main/scala/tilelink/Edges.scala:412:17
  wire [2:0]       dirtyReleaseMessage_opcode = 3'h5;	// src/main/scala/tilelink/Edges.scala:428:17
  wire [7:0]       dataArb_io_in_1_bits_eccMask = 8'hFF;
  wire [7:0]       dataArb_io_in_2_bits_eccMask = 8'hFF;
  wire [7:0]       dataArb_io_in_3_bits_eccMask = 8'hFF;
  wire [7:0]       tl_out_a_bits_a_mask = 8'hFF;	// src/main/scala/tilelink/Edges.scala:347:17
  wire [3:0]       metaArb_io_in_0_bits_way_en = 4'hF;
  wire [3:0]       dataArb_io_in_2_bits_way_en = 4'hF;
  wire [3:0]       dataArb_io_in_3_bits_way_en = 4'hF;
  wire [3:0]       tl_out_a_bits_a_mask_lo = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [3:0]       tl_out_a_bits_a_mask_hi = 4'hF;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       tl_out_a_bits_a_mask_lo_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       tl_out_a_bits_a_mask_lo_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       tl_out_a_bits_a_mask_hi_lo = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       tl_out_a_bits_a_mask_hi_hi = 2'h3;	// src/main/scala/util/Misc.scala:222:10
  wire [2:0]       atomics_a_opcode = 3'h3;	// src/main/scala/tilelink/Edges.scala:524:17
  wire [2:0]       atomics_a_param = 3'h3;	// src/main/scala/tilelink/Edges.scala:524:17
  wire [2:0]       atomics_a_1_opcode = 3'h3;	// src/main/scala/tilelink/Edges.scala:524:17
  wire [2:0]       atomics_a_2_opcode = 3'h3;	// src/main/scala/tilelink/Edges.scala:524:17
  wire [2:0]       atomics_a_3_opcode = 3'h3;	// src/main/scala/tilelink/Edges.scala:524:17
  wire [2:0]       atomics_a_8_param = 3'h3;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]       atomics_a_3_param = 3'h2;	// src/main/scala/tilelink/Edges.scala:524:17
  wire [2:0]       atomics_a_4_opcode = 3'h2;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]       atomics_a_5_opcode = 3'h2;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]       atomics_a_6_opcode = 3'h2;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]       atomics_a_7_opcode = 3'h2;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]       atomics_a_7_param = 3'h2;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]       atomics_a_8_opcode = 3'h2;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [2:0]       pma_checker_mpu_priv = 3'h1;	// src/main/scala/rocket/TLB.scala:404:27
  wire [2:0]       putpartial_opcode = 3'h1;	// src/main/scala/tilelink/Edges.scala:492:17
  wire [2:0]       atomics_a_2_param = 3'h1;	// src/main/scala/tilelink/Edges.scala:524:17
  wire [2:0]       atomics_a_6_param = 3'h1;	// src/main/scala/tilelink/Edges.scala:508:17
  wire [1:0]       dataArb_io_in_0_bits_wordMask_wordMask = 2'h1;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [21:0]      pma_checker_superpage_entries_0_data_0_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      pma_checker_superpage_entries_1_data_0_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      pma_checker_superpage_entries_2_data_0_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      pma_checker_superpage_entries_3_data_0_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      pma_checker_sectored_entries_0_0_data_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      pma_checker_sectored_entries_0_1_data_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      pma_checker_sectored_entries_0_2_data_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      pma_checker_sectored_entries_0_3_data_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      pma_checker_sectored_entries_0_4_data_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      pma_checker_sectored_entries_0_5_data_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      pma_checker_sectored_entries_0_6_data_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      pma_checker_sectored_entries_0_7_data_hi_hi_hi = 22'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      metaArb_io_in_0_bits_data = 22'h0;
  wire [11:0]      pma_checker_stage1_bypass = 12'hFFF;	// src/main/scala/rocket/TLB.scala:509:61
  wire [11:0]      pma_checker_stage2_bypass = 12'hFFF;	// src/main/scala/rocket/TLB.scala:515:27
  wire [11:0]      pma_checker_gpa_hits_hit_mask = 12'hFFF;	// src/main/scala/rocket/TLB.scala:598:82
  wire [11:0]      pma_checker_gpa_hits = 12'hFFF;	// src/main/scala/rocket/TLB.scala:599:14
  wire [12:0]      pma_checker_gf_ld_array = 13'h0;	// src/main/scala/rocket/TLB.scala:592:24
  wire [12:0]      pma_checker_gf_st_array = 13'h0;	// src/main/scala/rocket/TLB.scala:593:24
  wire [12:0]      pma_checker_gf_inst_array = 13'h0;	// src/main/scala/rocket/TLB.scala:594:26
  wire [12:0]      pma_checker_gpa_hits_need_gpa_mask = 13'h0;	// src/main/scala/rocket/TLB.scala:597:73
  wire [12:0]      pma_checker_r_array = 13'h1FFF;	// src/main/scala/rocket/TLB.scala:512:20
  wire [12:0]      pma_checker_w_array = 13'h1FFF;	// src/main/scala/rocket/TLB.scala:513:20
  wire [12:0]      pma_checker_x_array = 13'h1FFF;	// src/main/scala/rocket/TLB.scala:514:20
  wire [12:0]      pma_checker_hr_array = 13'h1FFF;	// src/main/scala/rocket/TLB.scala:516:21
  wire [12:0]      pma_checker_hw_array = 13'h1FFF;	// src/main/scala/rocket/TLB.scala:517:21
  wire [12:0]      pma_checker_hx_array = 13'h1FFF;	// src/main/scala/rocket/TLB.scala:518:21
  wire [30:0]      pma_checker_superpage_entries_0_data_0_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      pma_checker_superpage_entries_1_data_0_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      pma_checker_superpage_entries_2_data_0_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      pma_checker_superpage_entries_3_data_0_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      pma_checker_sectored_entries_0_0_data_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      pma_checker_sectored_entries_0_1_data_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      pma_checker_sectored_entries_0_2_data_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      pma_checker_sectored_entries_0_3_data_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      pma_checker_sectored_entries_0_4_data_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      pma_checker_sectored_entries_0_5_data_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      pma_checker_sectored_entries_0_6_data_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      pma_checker_sectored_entries_0_7_data_hi = 31'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]      pma_checker_superpage_entries_0_data_0_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]      pma_checker_superpage_entries_1_data_0_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]      pma_checker_superpage_entries_2_data_0_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]      pma_checker_superpage_entries_3_data_0_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]      pma_checker_sectored_entries_0_0_data_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]      pma_checker_sectored_entries_0_1_data_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]      pma_checker_sectored_entries_0_2_data_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]      pma_checker_sectored_entries_0_3_data_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]      pma_checker_sectored_entries_0_4_data_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]      pma_checker_sectored_entries_0_5_data_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]      pma_checker_sectored_entries_0_6_data_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [24:0]      pma_checker_sectored_entries_0_7_data_hi_hi = 25'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      pma_checker_superpage_entries_0_data_0_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      pma_checker_superpage_entries_1_data_0_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      pma_checker_superpage_entries_2_data_0_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      pma_checker_superpage_entries_3_data_0_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      pma_checker_sectored_entries_0_0_data_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      pma_checker_sectored_entries_0_1_data_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      pma_checker_sectored_entries_0_2_data_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      pma_checker_sectored_entries_0_3_data_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      pma_checker_sectored_entries_0_4_data_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      pma_checker_sectored_entries_0_5_data_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      pma_checker_sectored_entries_0_6_data_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      pma_checker_sectored_entries_0_7_data_hi_hi_hi_hi = 21'h0;	// src/main/scala/rocket/TLB.scala:207:24
  wire [12:0]      pma_checker_hits = 13'h1000;	// src/main/scala/rocket/TLB.scala:434:17
  wire [11:0]      pma_checker_real_hits = 12'h0;	// src/main/scala/util/package.scala:37:27
  wire [43:0]      pma_checker_io_ptw_resp_bits_pte_ppn = 44'h0;
  wire [43:0]      pma_checker_io_ptw_ptbr_ppn = 44'h0;
  wire [43:0]      pma_checker_io_ptw_hgatp_ppn = 44'h0;
  wire [43:0]      pma_checker_io_ptw_vsatp_ppn = 44'h0;
  wire [43:0]      pma_checker_satp_ppn = 44'h0;	// src/main/scala/rocket/TLB.scala:362:17
  wire [28:0]      pma_checker_io_ptw_req_bits_bits_addr = 29'h0;
  wire [9:0]       pma_checker_io_ptw_resp_bits_pte_reserved_for_future = 10'h0;
  wire             nodeOut_a_ready = auto_out_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]      nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]       nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]      nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_b_valid = auto_out_b_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_b_bits_opcode = auto_out_b_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       nodeOut_b_bits_param = auto_out_b_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_b_bits_size = auto_out_b_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_b_bits_source = auto_out_b_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]      nodeOut_b_bits_address = auto_out_b_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]       nodeOut_b_bits_mask = auto_out_b_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]      nodeOut_b_bits_data = auto_out_b_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_b_bits_corrupt = auto_out_b_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_c_ready = auto_out_c_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]      nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]      nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_d_valid = auto_out_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_d_bits_opcode = auto_out_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       nodeOut_d_bits_param = auto_out_d_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_d_bits_size = auto_out_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_d_bits_source = auto_out_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_d_bits_sink = auto_out_d_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_d_bits_denied = auto_out_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]      nodeOut_d_bits_data = auto_out_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_d_bits_corrupt = auto_out_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_e_ready = auto_out_e_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             metaArb_io_in_7_valid = io_cpu_req_valid_0;
  wire [42:0]      metaArb_io_in_7_bits_addr = io_cpu_req_bits_addr_0;
  wire [6:0]       s0_req_tag = io_cpu_req_bits_tag_0;	// src/main/scala/rocket/DCache.scala:169:24
  wire [4:0]       s0_req_cmd = io_cpu_req_bits_cmd_0;	// src/main/scala/rocket/DCache.scala:169:24
  wire [1:0]       s0_req_size = io_cpu_req_bits_size_0;	// src/main/scala/rocket/DCache.scala:169:24
  wire             s0_req_signed = io_cpu_req_bits_signed_0;	// src/main/scala/rocket/DCache.scala:169:24
  wire [1:0]       s0_req_dprv = io_cpu_req_bits_dprv_0;	// src/main/scala/rocket/DCache.scala:169:24
  wire             s0_req_dv = io_cpu_req_bits_dv_0;	// src/main/scala/rocket/DCache.scala:169:24
  wire             s2_read;	// src/main/scala/rocket/Consts.scala:85:68
  wire [63:0]      s2_data_word;	// src/main/scala/rocket/DCache.scala:946:80
  wire             io_cpu_perf_acquire_done;	// src/main/scala/tilelink/Edges.scala:234:22
  wire             io_cpu_perf_release_done;	// src/main/scala/tilelink/Edges.scala:234:22
  wire             tlb_io_ptw_req_ready = io_ptw_req_ready_0;
  wire             tlb_io_ptw_req_valid;
  wire [28:0]      tlb_io_ptw_req_bits_bits_addr;
  wire             tlb_io_ptw_req_bits_bits_need_gpa;
  wire             tlb_io_ptw_req_bits_bits_vstage1;
  wire             tlb_io_ptw_req_bits_bits_stage2;
  wire             tlb_io_ptw_resp_valid = io_ptw_resp_valid_0;
  wire             tlb_io_ptw_resp_bits_ae_ptw = io_ptw_resp_bits_ae_ptw_0;
  wire             tlb_io_ptw_resp_bits_ae_final = io_ptw_resp_bits_ae_final_0;
  wire             tlb_io_ptw_resp_bits_pf = io_ptw_resp_bits_pf_0;
  wire             tlb_io_ptw_resp_bits_gf = io_ptw_resp_bits_gf_0;
  wire             tlb_io_ptw_resp_bits_hr = io_ptw_resp_bits_hr_0;
  wire             tlb_io_ptw_resp_bits_hw = io_ptw_resp_bits_hw_0;
  wire             tlb_io_ptw_resp_bits_hx = io_ptw_resp_bits_hx_0;
  wire [9:0]       tlb_io_ptw_resp_bits_pte_reserved_for_future =
    io_ptw_resp_bits_pte_reserved_for_future_0;
  wire [43:0]      tlb_io_ptw_resp_bits_pte_ppn = io_ptw_resp_bits_pte_ppn_0;
  wire [1:0]       tlb_io_ptw_resp_bits_pte_reserved_for_software =
    io_ptw_resp_bits_pte_reserved_for_software_0;
  wire             tlb_io_ptw_resp_bits_pte_d = io_ptw_resp_bits_pte_d_0;
  wire             tlb_io_ptw_resp_bits_pte_a = io_ptw_resp_bits_pte_a_0;
  wire             tlb_io_ptw_resp_bits_pte_g = io_ptw_resp_bits_pte_g_0;
  wire             tlb_io_ptw_resp_bits_pte_u = io_ptw_resp_bits_pte_u_0;
  wire             tlb_io_ptw_resp_bits_pte_x = io_ptw_resp_bits_pte_x_0;
  wire             tlb_io_ptw_resp_bits_pte_w = io_ptw_resp_bits_pte_w_0;
  wire             tlb_io_ptw_resp_bits_pte_r = io_ptw_resp_bits_pte_r_0;
  wire             tlb_io_ptw_resp_bits_pte_v = io_ptw_resp_bits_pte_v_0;
  wire [1:0]       tlb_io_ptw_resp_bits_level = io_ptw_resp_bits_level_0;
  wire             tlb_io_ptw_resp_bits_fragmented_superpage =
    io_ptw_resp_bits_fragmented_superpage_0;
  wire             tlb_io_ptw_resp_bits_gpa_valid = io_ptw_resp_bits_gpa_valid_0;
  wire [40:0]      tlb_io_ptw_resp_bits_gpa_bits = io_ptw_resp_bits_gpa_bits_0;
  wire             tlb_io_ptw_resp_bits_gpa_is_pte = io_ptw_resp_bits_gpa_is_pte_0;
  wire [3:0]       tlb_io_ptw_ptbr_mode = io_ptw_ptbr_mode_0;
  wire [43:0]      tlb_io_ptw_ptbr_ppn = io_ptw_ptbr_ppn_0;
  wire [3:0]       tlb_io_ptw_hgatp_mode = io_ptw_hgatp_mode_0;
  wire [43:0]      tlb_io_ptw_hgatp_ppn = io_ptw_hgatp_ppn_0;
  wire [3:0]       tlb_io_ptw_vsatp_mode = io_ptw_vsatp_mode_0;
  wire [43:0]      tlb_io_ptw_vsatp_ppn = io_ptw_vsatp_ppn_0;
  wire             tlb_io_ptw_status_debug = io_ptw_status_debug_0;
  wire             tlb_io_ptw_status_cease = io_ptw_status_cease_0;
  wire             tlb_io_ptw_status_wfi = io_ptw_status_wfi_0;
  wire [31:0]      tlb_io_ptw_status_isa = io_ptw_status_isa_0;
  wire [1:0]       tlb_io_ptw_status_dprv = io_ptw_status_dprv_0;
  wire             tlb_io_ptw_status_dv = io_ptw_status_dv_0;
  wire [1:0]       tlb_io_ptw_status_prv = io_ptw_status_prv_0;
  wire             tlb_io_ptw_status_v = io_ptw_status_v_0;
  wire             tlb_io_ptw_status_sd = io_ptw_status_sd_0;
  wire             tlb_io_ptw_status_mpv = io_ptw_status_mpv_0;
  wire             tlb_io_ptw_status_gva = io_ptw_status_gva_0;
  wire             tlb_io_ptw_status_tsr = io_ptw_status_tsr_0;
  wire             tlb_io_ptw_status_tw = io_ptw_status_tw_0;
  wire             tlb_io_ptw_status_tvm = io_ptw_status_tvm_0;
  wire             tlb_io_ptw_status_mxr = io_ptw_status_mxr_0;
  wire             tlb_io_ptw_status_sum = io_ptw_status_sum_0;
  wire             tlb_io_ptw_status_mprv = io_ptw_status_mprv_0;
  wire [1:0]       tlb_io_ptw_status_fs = io_ptw_status_fs_0;
  wire [1:0]       tlb_io_ptw_status_mpp = io_ptw_status_mpp_0;
  wire             tlb_io_ptw_status_spp = io_ptw_status_spp_0;
  wire             tlb_io_ptw_status_mpie = io_ptw_status_mpie_0;
  wire             tlb_io_ptw_status_spie = io_ptw_status_spie_0;
  wire             tlb_io_ptw_status_mie = io_ptw_status_mie_0;
  wire             tlb_io_ptw_status_sie = io_ptw_status_sie_0;
  wire             tlb_io_ptw_hstatus_vtsr = io_ptw_hstatus_vtsr_0;
  wire             tlb_io_ptw_hstatus_vtw = io_ptw_hstatus_vtw_0;
  wire             tlb_io_ptw_hstatus_vtvm = io_ptw_hstatus_vtvm_0;
  wire             tlb_io_ptw_hstatus_hu = io_ptw_hstatus_hu_0;
  wire             tlb_io_ptw_hstatus_spvp = io_ptw_hstatus_spvp_0;
  wire             tlb_io_ptw_hstatus_spv = io_ptw_hstatus_spv_0;
  wire             tlb_io_ptw_hstatus_gva = io_ptw_hstatus_gva_0;
  wire             tlb_io_ptw_gstatus_debug = io_ptw_gstatus_debug_0;
  wire             tlb_io_ptw_gstatus_cease = io_ptw_gstatus_cease_0;
  wire             tlb_io_ptw_gstatus_wfi = io_ptw_gstatus_wfi_0;
  wire [31:0]      tlb_io_ptw_gstatus_isa = io_ptw_gstatus_isa_0;
  wire [1:0]       tlb_io_ptw_gstatus_dprv = io_ptw_gstatus_dprv_0;
  wire             tlb_io_ptw_gstatus_dv = io_ptw_gstatus_dv_0;
  wire [1:0]       tlb_io_ptw_gstatus_prv = io_ptw_gstatus_prv_0;
  wire             tlb_io_ptw_gstatus_v = io_ptw_gstatus_v_0;
  wire             tlb_io_ptw_gstatus_sd = io_ptw_gstatus_sd_0;
  wire [22:0]      tlb_io_ptw_gstatus_zero2 = io_ptw_gstatus_zero2_0;
  wire             tlb_io_ptw_gstatus_mpv = io_ptw_gstatus_mpv_0;
  wire             tlb_io_ptw_gstatus_gva = io_ptw_gstatus_gva_0;
  wire             tlb_io_ptw_gstatus_mbe = io_ptw_gstatus_mbe_0;
  wire             tlb_io_ptw_gstatus_sbe = io_ptw_gstatus_sbe_0;
  wire [1:0]       tlb_io_ptw_gstatus_sxl = io_ptw_gstatus_sxl_0;
  wire [7:0]       tlb_io_ptw_gstatus_zero1 = io_ptw_gstatus_zero1_0;
  wire             tlb_io_ptw_gstatus_tsr = io_ptw_gstatus_tsr_0;
  wire             tlb_io_ptw_gstatus_tw = io_ptw_gstatus_tw_0;
  wire             tlb_io_ptw_gstatus_tvm = io_ptw_gstatus_tvm_0;
  wire             tlb_io_ptw_gstatus_mxr = io_ptw_gstatus_mxr_0;
  wire             tlb_io_ptw_gstatus_sum = io_ptw_gstatus_sum_0;
  wire             tlb_io_ptw_gstatus_mprv = io_ptw_gstatus_mprv_0;
  wire [1:0]       tlb_io_ptw_gstatus_fs = io_ptw_gstatus_fs_0;
  wire [1:0]       tlb_io_ptw_gstatus_mpp = io_ptw_gstatus_mpp_0;
  wire             tlb_io_ptw_gstatus_spp = io_ptw_gstatus_spp_0;
  wire             tlb_io_ptw_gstatus_mpie = io_ptw_gstatus_mpie_0;
  wire             tlb_io_ptw_gstatus_ube = io_ptw_gstatus_ube_0;
  wire             tlb_io_ptw_gstatus_spie = io_ptw_gstatus_spie_0;
  wire             tlb_io_ptw_gstatus_upie = io_ptw_gstatus_upie_0;
  wire             tlb_io_ptw_gstatus_mie = io_ptw_gstatus_mie_0;
  wire             tlb_io_ptw_gstatus_hie = io_ptw_gstatus_hie_0;
  wire             tlb_io_ptw_gstatus_sie = io_ptw_gstatus_sie_0;
  wire             tlb_io_ptw_gstatus_uie = io_ptw_gstatus_uie_0;
  wire             tlb_io_ptw_pmp_0_cfg_l = io_ptw_pmp_0_cfg_l_0;
  wire [1:0]       tlb_io_ptw_pmp_0_cfg_a = io_ptw_pmp_0_cfg_a_0;
  wire             tlb_io_ptw_pmp_0_cfg_x = io_ptw_pmp_0_cfg_x_0;
  wire             tlb_io_ptw_pmp_0_cfg_w = io_ptw_pmp_0_cfg_w_0;
  wire             tlb_io_ptw_pmp_0_cfg_r = io_ptw_pmp_0_cfg_r_0;
  wire [29:0]      tlb_io_ptw_pmp_0_addr = io_ptw_pmp_0_addr_0;
  wire [31:0]      tlb_io_ptw_pmp_0_mask = io_ptw_pmp_0_mask_0;
  wire             tlb_io_ptw_pmp_1_cfg_l = io_ptw_pmp_1_cfg_l_0;
  wire [1:0]       tlb_io_ptw_pmp_1_cfg_a = io_ptw_pmp_1_cfg_a_0;
  wire             tlb_io_ptw_pmp_1_cfg_x = io_ptw_pmp_1_cfg_x_0;
  wire             tlb_io_ptw_pmp_1_cfg_w = io_ptw_pmp_1_cfg_w_0;
  wire             tlb_io_ptw_pmp_1_cfg_r = io_ptw_pmp_1_cfg_r_0;
  wire [29:0]      tlb_io_ptw_pmp_1_addr = io_ptw_pmp_1_addr_0;
  wire [31:0]      tlb_io_ptw_pmp_1_mask = io_ptw_pmp_1_mask_0;
  wire             tlb_io_ptw_pmp_2_cfg_l = io_ptw_pmp_2_cfg_l_0;
  wire [1:0]       tlb_io_ptw_pmp_2_cfg_a = io_ptw_pmp_2_cfg_a_0;
  wire             tlb_io_ptw_pmp_2_cfg_x = io_ptw_pmp_2_cfg_x_0;
  wire             tlb_io_ptw_pmp_2_cfg_w = io_ptw_pmp_2_cfg_w_0;
  wire             tlb_io_ptw_pmp_2_cfg_r = io_ptw_pmp_2_cfg_r_0;
  wire [29:0]      tlb_io_ptw_pmp_2_addr = io_ptw_pmp_2_addr_0;
  wire [31:0]      tlb_io_ptw_pmp_2_mask = io_ptw_pmp_2_mask_0;
  wire             tlb_io_ptw_pmp_3_cfg_l = io_ptw_pmp_3_cfg_l_0;
  wire [1:0]       tlb_io_ptw_pmp_3_cfg_a = io_ptw_pmp_3_cfg_a_0;
  wire             tlb_io_ptw_pmp_3_cfg_x = io_ptw_pmp_3_cfg_x_0;
  wire             tlb_io_ptw_pmp_3_cfg_w = io_ptw_pmp_3_cfg_w_0;
  wire             tlb_io_ptw_pmp_3_cfg_r = io_ptw_pmp_3_cfg_r_0;
  wire [29:0]      tlb_io_ptw_pmp_3_addr = io_ptw_pmp_3_addr_0;
  wire [31:0]      tlb_io_ptw_pmp_3_mask = io_ptw_pmp_3_mask_0;
  wire             tlb_io_ptw_pmp_4_cfg_l = io_ptw_pmp_4_cfg_l_0;
  wire [1:0]       tlb_io_ptw_pmp_4_cfg_a = io_ptw_pmp_4_cfg_a_0;
  wire             tlb_io_ptw_pmp_4_cfg_x = io_ptw_pmp_4_cfg_x_0;
  wire             tlb_io_ptw_pmp_4_cfg_w = io_ptw_pmp_4_cfg_w_0;
  wire             tlb_io_ptw_pmp_4_cfg_r = io_ptw_pmp_4_cfg_r_0;
  wire [29:0]      tlb_io_ptw_pmp_4_addr = io_ptw_pmp_4_addr_0;
  wire [31:0]      tlb_io_ptw_pmp_4_mask = io_ptw_pmp_4_mask_0;
  wire             tlb_io_ptw_pmp_5_cfg_l = io_ptw_pmp_5_cfg_l_0;
  wire [1:0]       tlb_io_ptw_pmp_5_cfg_a = io_ptw_pmp_5_cfg_a_0;
  wire             tlb_io_ptw_pmp_5_cfg_x = io_ptw_pmp_5_cfg_x_0;
  wire             tlb_io_ptw_pmp_5_cfg_w = io_ptw_pmp_5_cfg_w_0;
  wire             tlb_io_ptw_pmp_5_cfg_r = io_ptw_pmp_5_cfg_r_0;
  wire [29:0]      tlb_io_ptw_pmp_5_addr = io_ptw_pmp_5_addr_0;
  wire [31:0]      tlb_io_ptw_pmp_5_mask = io_ptw_pmp_5_mask_0;
  wire             tlb_io_ptw_pmp_6_cfg_l = io_ptw_pmp_6_cfg_l_0;
  wire [1:0]       tlb_io_ptw_pmp_6_cfg_a = io_ptw_pmp_6_cfg_a_0;
  wire             tlb_io_ptw_pmp_6_cfg_x = io_ptw_pmp_6_cfg_x_0;
  wire             tlb_io_ptw_pmp_6_cfg_w = io_ptw_pmp_6_cfg_w_0;
  wire             tlb_io_ptw_pmp_6_cfg_r = io_ptw_pmp_6_cfg_r_0;
  wire [29:0]      tlb_io_ptw_pmp_6_addr = io_ptw_pmp_6_addr_0;
  wire [31:0]      tlb_io_ptw_pmp_6_mask = io_ptw_pmp_6_mask_0;
  wire             tlb_io_ptw_pmp_7_cfg_l = io_ptw_pmp_7_cfg_l_0;
  wire [1:0]       tlb_io_ptw_pmp_7_cfg_a = io_ptw_pmp_7_cfg_a_0;
  wire             tlb_io_ptw_pmp_7_cfg_x = io_ptw_pmp_7_cfg_x_0;
  wire             tlb_io_ptw_pmp_7_cfg_w = io_ptw_pmp_7_cfg_w_0;
  wire             tlb_io_ptw_pmp_7_cfg_r = io_ptw_pmp_7_cfg_r_0;
  wire [29:0]      tlb_io_ptw_pmp_7_addr = io_ptw_pmp_7_addr_0;
  wire [31:0]      tlb_io_ptw_pmp_7_mask = io_ptw_pmp_7_mask_0;
  wire             tlb_io_ptw_customCSRs_csrs_0_ren = io_ptw_customCSRs_csrs_0_ren_0;
  wire             tlb_io_ptw_customCSRs_csrs_0_wen = io_ptw_customCSRs_csrs_0_wen_0;
  wire [63:0]      tlb_io_ptw_customCSRs_csrs_0_wdata = io_ptw_customCSRs_csrs_0_wdata_0;
  wire [63:0]      tlb_io_ptw_customCSRs_csrs_0_value = io_ptw_customCSRs_csrs_0_value_0;
  wire             tlb_io_ptw_customCSRs_csrs_1_ren = io_ptw_customCSRs_csrs_1_ren_0;
  wire             tlb_io_ptw_customCSRs_csrs_1_wen = io_ptw_customCSRs_csrs_1_wen_0;
  wire [63:0]      tlb_io_ptw_customCSRs_csrs_1_wdata = io_ptw_customCSRs_csrs_1_wdata_0;
  wire             tlb_io_ptw_customCSRs_csrs_2_ren = io_ptw_customCSRs_csrs_2_ren_0;
  wire             tlb_io_ptw_customCSRs_csrs_2_wen = io_ptw_customCSRs_csrs_2_wen_0;
  wire [63:0]      tlb_io_ptw_customCSRs_csrs_2_wdata = io_ptw_customCSRs_csrs_2_wdata_0;
  wire             tlb_io_ptw_customCSRs_csrs_3_ren = io_ptw_customCSRs_csrs_3_ren_0;
  wire             tlb_io_ptw_customCSRs_csrs_3_wen = io_ptw_customCSRs_csrs_3_wen_0;
  wire [63:0]      tlb_io_ptw_customCSRs_csrs_3_wdata = io_ptw_customCSRs_csrs_3_wdata_0;
  wire             tlb_io_resp_miss;
  wire [31:0]      tlb_io_resp_paddr;
  wire [42:0]      tlb_io_resp_gpa;
  wire             tlb_io_resp_gpa_is_pte;
  wire             tlb_io_resp_pf_ld;
  wire             tlb_io_resp_pf_st;
  wire             tlb_io_resp_pf_inst;
  wire             tlb_io_resp_gf_ld;
  wire             tlb_io_resp_gf_st;
  wire             tlb_io_resp_gf_inst;
  wire             tlb_io_resp_ae_ld;
  wire             tlb_io_resp_ae_st;
  wire             tlb_io_resp_ae_inst;
  wire             tlb_io_resp_ma_ld;
  wire             tlb_io_resp_ma_st;
  wire             tlb_io_resp_cacheable;
  wire             tlb_io_resp_must_alloc;
  wire             tlb_io_resp_prefetchable;
  wire             nodeOut_a_deq_ready = nodeOut_a_ready;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_a_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire             auto_out_a_valid_0 = nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_a_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire [2:0]       auto_out_a_bits_opcode_0 = nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_a_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire [2:0]       auto_out_a_bits_param_0 = nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       nodeOut_a_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire [3:0]       auto_out_a_bits_size_0 = nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_a_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire             auto_out_a_bits_source_0 = nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]      nodeOut_a_deq_bits_address;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire [31:0]      auto_out_a_bits_address_0 = nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]       nodeOut_a_deq_bits_mask;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire [7:0]       auto_out_a_bits_mask_0 = nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]      nodeOut_a_deq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:370:21
  wire [63:0]      auto_out_a_bits_data_0 = nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_out_b_ready_0 = nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_out_c_valid_0 = nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       auto_out_c_bits_opcode_0 = nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       auto_out_c_bits_param_0 = nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]       auto_out_c_bits_size_0 = nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_out_c_bits_source_0 = nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]      auto_out_c_bits_address_0 = nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0]      s2_data_corrected;	// src/main/scala/util/package.scala:37:27
  wire [63:0]      auto_out_c_bits_data_0 = nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_out_d_ready_0 = nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             uncachedRespIdxOH_shiftAmount = nodeOut_d_bits_source;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_e_bits_e_sink = nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:445:17
  wire [63:0]      s1_uncached_data_word = nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:203:50
  wire             auto_out_e_valid_0 = nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       auto_out_e_bits_sink_0 = nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             tlb_priv_v = tlb_io_req_bits_v;	// src/main/scala/rocket/TLB.scala:358:34
  wire             tlb_port_s1_resp_miss = tlb_io_resp_miss;
  wire [31:0]      tlb_port_s1_resp_paddr = tlb_io_resp_paddr;
  wire [42:0]      tlb_port_s1_resp_gpa = tlb_io_resp_gpa;
  wire             tlb_port_s1_resp_gpa_is_pte = tlb_io_resp_gpa_is_pte;
  wire             tlb_port_s1_resp_pf_ld = tlb_io_resp_pf_ld;
  wire             tlb_port_s1_resp_pf_st = tlb_io_resp_pf_st;
  wire             tlb_port_s1_resp_pf_inst = tlb_io_resp_pf_inst;
  wire             tlb_port_s1_resp_gf_ld = tlb_io_resp_gf_ld;
  wire             tlb_port_s1_resp_gf_st = tlb_io_resp_gf_st;
  wire             tlb_port_s1_resp_gf_inst = tlb_io_resp_gf_inst;
  wire             tlb_port_s1_resp_ae_ld = tlb_io_resp_ae_ld;
  wire             tlb_port_s1_resp_ae_st = tlb_io_resp_ae_st;
  wire             tlb_port_s1_resp_ae_inst = tlb_io_resp_ae_inst;
  wire             tlb_port_s1_resp_ma_ld = tlb_io_resp_ma_ld;
  wire             tlb_port_s1_resp_ma_st = tlb_io_resp_ma_st;
  wire             tlb_port_s1_resp_cacheable = tlb_io_resp_cacheable;
  wire             tlb_port_s1_resp_must_alloc = tlb_io_resp_must_alloc;
  wire             tlb_port_s1_resp_prefetchable = tlb_io_resp_prefetchable;
  wire             tlb_hv = tlb_io_sfence_bits_hv;	// src/main/scala/rocket/TLB.scala:711:36
  wire             tlb_hv_1 = tlb_io_sfence_bits_hv;	// src/main/scala/rocket/TLB.scala:711:36
  wire             tlb_hv_2 = tlb_io_sfence_bits_hv;	// src/main/scala/rocket/TLB.scala:711:36
  wire             tlb_hv_3 = tlb_io_sfence_bits_hv;	// src/main/scala/rocket/TLB.scala:711:36
  wire             tlb_hv_4 = tlb_io_sfence_bits_hv;	// src/main/scala/rocket/TLB.scala:711:36
  wire             tlb_hv_5 = tlb_io_sfence_bits_hv;	// src/main/scala/rocket/TLB.scala:711:36
  wire             tlb_hv_6 = tlb_io_sfence_bits_hv;	// src/main/scala/rocket/TLB.scala:711:36
  wire             tlb_hv_7 = tlb_io_sfence_bits_hv;	// src/main/scala/rocket/TLB.scala:711:36
  wire             tlb_hv_8 = tlb_io_sfence_bits_hv;	// src/main/scala/rocket/TLB.scala:711:36
  wire             tlb_hv_9 = tlb_io_sfence_bits_hv;	// src/main/scala/rocket/TLB.scala:711:36
  wire             tlb_hv_10 = tlb_io_sfence_bits_hv;	// src/main/scala/rocket/TLB.scala:711:36
  wire             tlb_hv_11 = tlb_io_sfence_bits_hv;	// src/main/scala/rocket/TLB.scala:711:36
  wire             tlb_hg = tlb_io_sfence_bits_hg;	// src/main/scala/rocket/TLB.scala:712:36
  wire             tlb_hg_1 = tlb_io_sfence_bits_hg;	// src/main/scala/rocket/TLB.scala:712:36
  wire             tlb_hg_2 = tlb_io_sfence_bits_hg;	// src/main/scala/rocket/TLB.scala:712:36
  wire             tlb_hg_3 = tlb_io_sfence_bits_hg;	// src/main/scala/rocket/TLB.scala:712:36
  wire             tlb_hg_4 = tlb_io_sfence_bits_hg;	// src/main/scala/rocket/TLB.scala:712:36
  wire             tlb_hg_5 = tlb_io_sfence_bits_hg;	// src/main/scala/rocket/TLB.scala:712:36
  wire             tlb_hg_6 = tlb_io_sfence_bits_hg;	// src/main/scala/rocket/TLB.scala:712:36
  wire             tlb_hg_7 = tlb_io_sfence_bits_hg;	// src/main/scala/rocket/TLB.scala:712:36
  wire             tlb_hg_8 = tlb_io_sfence_bits_hg;	// src/main/scala/rocket/TLB.scala:712:36
  wire             tlb_hg_9 = tlb_io_sfence_bits_hg;	// src/main/scala/rocket/TLB.scala:712:36
  wire             tlb_hg_10 = tlb_io_sfence_bits_hg;	// src/main/scala/rocket/TLB.scala:712:36
  wire             tlb_hg_11 = tlb_io_sfence_bits_hg;	// src/main/scala/rocket/TLB.scala:712:36
  wire             io_ptw_req_valid_0 = tlb_io_ptw_req_valid;
  wire [28:0]      io_ptw_req_bits_bits_addr_0 = tlb_io_ptw_req_bits_bits_addr;
  wire             io_ptw_req_bits_bits_need_gpa_0 = tlb_io_ptw_req_bits_bits_need_gpa;
  wire             io_ptw_req_bits_bits_vstage1_0 = tlb_io_ptw_req_bits_bits_vstage1;
  wire             io_ptw_req_bits_bits_stage2_0 = tlb_io_ptw_req_bits_bits_stage2;
  wire             tlb_do_refill = tlb_io_ptw_resp_valid;	// src/main/scala/rocket/TLB.scala:397:29
  wire             tlb_newEntry_ae_ptw = tlb_io_ptw_resp_bits_ae_ptw;	// src/main/scala/rocket/TLB.scala:441:24
  wire             tlb_newEntry_ae_final = tlb_io_ptw_resp_bits_ae_final;	// src/main/scala/rocket/TLB.scala:441:24
  wire             tlb_newEntry_pf = tlb_io_ptw_resp_bits_pf;	// src/main/scala/rocket/TLB.scala:441:24
  wire             tlb_newEntry_gf = tlb_io_ptw_resp_bits_gf;	// src/main/scala/rocket/TLB.scala:441:24
  wire             tlb_newEntry_hr = tlb_io_ptw_resp_bits_hr;	// src/main/scala/rocket/TLB.scala:441:24
  wire             tlb_newEntry_hw = tlb_io_ptw_resp_bits_hw;	// src/main/scala/rocket/TLB.scala:441:24
  wire             tlb_newEntry_hx = tlb_io_ptw_resp_bits_hx;	// src/main/scala/rocket/TLB.scala:441:24
  wire             tlb_newEntry_u = tlb_io_ptw_resp_bits_pte_u;	// src/main/scala/rocket/TLB.scala:441:24
  wire             tlb_newEntry_fragmented_superpage =
    tlb_io_ptw_resp_bits_fragmented_superpage;	// src/main/scala/rocket/TLB.scala:441:24
  wire [42:0]      tlb_io_req_bits_vaddr;
  wire [28:0]      tlb_vpn = tlb_io_req_bits_vaddr[40:12];	// src/main/scala/rocket/TLB.scala:324:30
  reg  [1:0]       tlb_sectored_entries_0_0_level;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [28:0]      tlb_sectored_entries_0_0_tag_vpn;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_0_data_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_0_data_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_0_data_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_0_data_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_0_valid_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_0_valid_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_0_valid_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_0_valid_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [1:0]       tlb_sectored_entries_0_1_level;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [28:0]      tlb_sectored_entries_0_1_tag_vpn;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb__0;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_1_data_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_1_data_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_1_data_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_1_data_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_1_valid_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_1_valid_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_1_valid_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_1_valid_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [1:0]       tlb_sectored_entries_0_2_level;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [28:0]      tlb_sectored_entries_0_2_tag_vpn;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb__1;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_2_data_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_2_data_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_2_data_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_2_data_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_2_valid_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_2_valid_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_2_valid_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_2_valid_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [1:0]       tlb_sectored_entries_0_3_level;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [28:0]      tlb_sectored_entries_0_3_tag_vpn;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb__2;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_3_data_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_3_data_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_3_data_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_3_data_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_3_valid_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_3_valid_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_3_valid_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_3_valid_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [1:0]       tlb_sectored_entries_0_4_level;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [28:0]      tlb_sectored_entries_0_4_tag_vpn;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb__3;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_4_data_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_4_data_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_4_data_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_4_data_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_4_valid_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_4_valid_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_4_valid_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_4_valid_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [1:0]       tlb_sectored_entries_0_5_level;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [28:0]      tlb_sectored_entries_0_5_tag_vpn;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb__4;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_5_data_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_5_data_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_5_data_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_5_data_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_5_valid_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_5_valid_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_5_valid_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_5_valid_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [1:0]       tlb_sectored_entries_0_6_level;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [28:0]      tlb_sectored_entries_0_6_tag_vpn;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb__5;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_6_data_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_6_data_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_6_data_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_6_data_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_6_valid_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_6_valid_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_6_valid_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_6_valid_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [1:0]       tlb_sectored_entries_0_7_level;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [28:0]      tlb_sectored_entries_0_7_tag_vpn;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb__6;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_7_data_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_7_data_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_7_data_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [41:0]      tlb_sectored_entries_0_7_data_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_7_valid_0;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_7_valid_1;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_7_valid_2;	// src/main/scala/rocket/TLB.scala:328:29
  reg              tlb_sectored_entries_0_7_valid_3;	// src/main/scala/rocket/TLB.scala:328:29
  reg  [1:0]       tlb_superpage_entries_0_level;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [28:0]      tlb_superpage_entries_0_tag_vpn;	// src/main/scala/rocket/TLB.scala:330:30
  reg              tlb__7;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [41:0]      tlb_superpage_entries_0_data_0;	// src/main/scala/rocket/TLB.scala:330:30
  reg              tlb_superpage_entries_0_valid_0;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [1:0]       tlb_superpage_entries_1_level;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [28:0]      tlb_superpage_entries_1_tag_vpn;	// src/main/scala/rocket/TLB.scala:330:30
  reg              tlb__8;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [41:0]      tlb_superpage_entries_1_data_0;	// src/main/scala/rocket/TLB.scala:330:30
  reg              tlb_superpage_entries_1_valid_0;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [1:0]       tlb_superpage_entries_2_level;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [28:0]      tlb_superpage_entries_2_tag_vpn;	// src/main/scala/rocket/TLB.scala:330:30
  reg              tlb__9;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [41:0]      tlb_superpage_entries_2_data_0;	// src/main/scala/rocket/TLB.scala:330:30
  reg              tlb_superpage_entries_2_valid_0;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [1:0]       tlb_superpage_entries_3_level;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [28:0]      tlb_superpage_entries_3_tag_vpn;	// src/main/scala/rocket/TLB.scala:330:30
  reg              tlb__10;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [41:0]      tlb_superpage_entries_3_data_0;	// src/main/scala/rocket/TLB.scala:330:30
  reg              tlb_superpage_entries_3_valid_0;	// src/main/scala/rocket/TLB.scala:330:30
  reg  [1:0]       tlb_state;	// src/main/scala/rocket/TLB.scala:341:22
  reg  [28:0]      tlb_r_refill_tag;	// src/main/scala/rocket/TLB.scala:343:25
  assign tlb_io_ptw_req_bits_bits_addr = tlb_r_refill_tag;	// src/main/scala/rocket/TLB.scala:343:25
  reg  [1:0]       tlb_r_superpage_repl_addr;	// src/main/scala/rocket/TLB.scala:344:34
  reg  [2:0]       tlb_r_sectored_repl_addr;	// src/main/scala/rocket/TLB.scala:345:33
  reg              tlb_r_sectored_hit_valid;	// src/main/scala/rocket/TLB.scala:346:27
  reg  [2:0]       tlb_r_sectored_hit_bits;	// src/main/scala/rocket/TLB.scala:346:27
  reg              tlb__waddr_T;	// src/main/scala/rocket/TLB.scala:347:28
  reg  [1:0]       tlb_r_superpage_hit_bits;	// src/main/scala/rocket/TLB.scala:347:28
  reg              tlb_r_vstage1_en;	// src/main/scala/rocket/TLB.scala:348:25
  assign tlb_io_ptw_req_bits_bits_vstage1 = tlb_r_vstage1_en;	// src/main/scala/rocket/TLB.scala:348:25
  reg              tlb_r_stage2_en;	// src/main/scala/rocket/TLB.scala:349:24
  assign tlb_io_ptw_req_bits_bits_stage2 = tlb_r_stage2_en;	// src/main/scala/rocket/TLB.scala:349:24
  reg              tlb_r_need_gpa;	// src/main/scala/rocket/TLB.scala:350:23
  assign tlb_io_ptw_req_bits_bits_need_gpa = tlb_r_need_gpa;	// src/main/scala/rocket/TLB.scala:350:23
  reg              tlb_r_gpa_valid;	// src/main/scala/rocket/TLB.scala:351:24
  reg  [40:0]      tlb_r_gpa;	// src/main/scala/rocket/TLB.scala:352:18
  reg  [28:0]      tlb_r_gpa_vpn;	// src/main/scala/rocket/TLB.scala:353:22
  reg              tlb_r_gpa_is_pte;	// src/main/scala/rocket/TLB.scala:354:25
  wire [1:0]       tlb_io_req_bits_prv;
  wire             tlb_priv_s = tlb_io_req_bits_prv[0];	// src/main/scala/rocket/TLB.scala:359:20
  wire             tlb_priv_uses_vm = ~(tlb_io_req_bits_prv[1]);	// src/main/scala/rocket/TLB.scala:361:27
  wire [3:0]       tlb_satp_mode =
    tlb_priv_v ? tlb_io_ptw_vsatp_mode : tlb_io_ptw_ptbr_mode;	// src/main/scala/rocket/TLB.scala:358:34, :362:17
  wire [43:0]      tlb_satp_ppn = tlb_priv_v ? tlb_io_ptw_vsatp_ppn : tlb_io_ptw_ptbr_ppn;	// src/main/scala/rocket/TLB.scala:358:34, :362:17
  wire             tlb_stage1_en = tlb_satp_mode[3];	// src/main/scala/rocket/TLB.scala:362:17, :363:{29,41}
  wire             tlb_vstage1_en = tlb_priv_v & tlb_io_ptw_vsatp_mode[3];	// src/main/scala/rocket/TLB.scala:358:34, :365:{48,68}
  wire             tlb_stage2_en = tlb_priv_v & tlb_io_ptw_hgatp_mode[3];	// src/main/scala/rocket/TLB.scala:358:34, :367:{48,68}
  wire             tlb_io_req_bits_passthrough;
  wire             tlb_vm_enabled =
    (tlb_stage1_en | tlb_stage2_en) & tlb_priv_uses_vm & ~tlb_io_req_bits_passthrough;	// src/main/scala/rocket/TLB.scala:361:27, :363:29, :367:48, :388:{31,45,61,64}
  reg              tlb_v_entries_use_stage1;	// src/main/scala/rocket/TLB.scala:391:37
  wire             tlb_vsatp_mode_mismatch =
    tlb_priv_v & tlb_vstage1_en != tlb_v_entries_use_stage1
    & ~tlb_io_req_bits_passthrough;	// src/main/scala/rocket/TLB.scala:358:34, :365:48, :388:64, :391:37, :392:{37,52,78}
  wire [19:0]      tlb_refill_ppn = tlb_io_ptw_resp_bits_pte_ppn[19:0];	// src/main/scala/rocket/TLB.scala:395:44
  wire [19:0]      tlb_newEntry_ppn = tlb_io_ptw_resp_bits_pte_ppn[19:0];	// src/main/scala/rocket/TLB.scala:395:44, :441:24
  assign tlb_io_ptw_req_valid = tlb_state == 2'h1;	// src/main/scala/rocket/TLB.scala:341:22, src/main/scala/util/package.scala:16:47
  wire             tlb_io_sfence_valid;
  wire             tlb_invalidate_refill =
    tlb_io_ptw_req_valid | (&tlb_state) | tlb_io_sfence_valid;	// src/main/scala/rocket/TLB.scala:341:22, :399:88, src/main/scala/util/package.scala:16:47, :73:59
  wire [30:0]      tlb_mpu_ppn =
    tlb_do_refill ? {11'h0, tlb_refill_ppn} : tlb_io_req_bits_vaddr[42:12];	// src/main/scala/rocket/TLB.scala:395:44, :397:29, :401:20, :402:146
  wire [42:0]      tlb_mpu_physaddr = {tlb_mpu_ppn, tlb_io_req_bits_vaddr[11:0]};	// src/main/scala/rocket/TLB.scala:401:20, :403:{25,52}
  wire [2:0]       tlb_mpu_priv =
    tlb_do_refill | tlb_io_req_bits_passthrough
      ? 3'h1
      : {tlb_io_ptw_status_debug, tlb_io_req_bits_prv};	// src/main/scala/rocket/TLB.scala:397:29, :404:{27,52,103}
  wire [30:0]      _GEN = {tlb_mpu_physaddr[42:14], ~(tlb_mpu_physaddr[13:12])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [13:0]      _GEN_0 = tlb_mpu_physaddr[25:12] ^ 14'h2010;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/TLB.scala:403:25
  wire [30:0]      _GEN_1 = {tlb_mpu_physaddr[42:26], _GEN_0};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [16:0]      _GEN_2 = {tlb_mpu_physaddr[42:28], ~(tlb_mpu_physaddr[27:26])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [9:0]       _GEN_3 = tlb_mpu_physaddr[25:16] ^ 10'h200;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/TLB.scala:403:25
  wire [26:0]      _GEN_4 = {tlb_mpu_physaddr[42:26], _GEN_3};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [26:0]      _GEN_5 = {tlb_mpu_physaddr[42:17], ~(tlb_mpu_physaddr[16])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [11:0]      _GEN_6 = {tlb_mpu_physaddr[42:32], ~(tlb_mpu_physaddr[31])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25, :406:15
  wire [14:0]      _GEN_7 = {tlb_mpu_physaddr[42:29], ~(tlb_mpu_physaddr[28])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [13:0]      _GEN_8 = {tlb_mpu_physaddr[42:30], ~(tlb_mpu_physaddr[29])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [12:0]      _GEN_9 = {tlb_mpu_physaddr[42:31], ~(tlb_mpu_physaddr[30])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire             tlb_legal_address =
    ~(|_GEN) | ~(|_GEN_1) | ~(|_GEN_2) | ~(|_GEN_4) | ~(|(tlb_mpu_physaddr[42:12]))
    | ~(|_GEN_5) | ~(|_GEN_6) | ~(|_GEN_7) | ~(|_GEN_8) | ~(|_GEN_9);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :412:67, src/main/scala/tilelink/Parameters.scala:599:96
  wire             tlb_cacheable = tlb_legal_address & tlb_mpu_physaddr[31];	// src/main/scala/rocket/TLB.scala:403:25, :406:15, :412:67, :415:19, :417:49
  wire             tlb_newEntry_c = tlb_cacheable;	// src/main/scala/rocket/TLB.scala:417:49, :441:24
  wire             tlb_homogeneous =
    ~(|(tlb_mpu_physaddr[42:12])) | ~(|_GEN) | ~(|_GEN_5) | ~(|_GEN_4) | ~(|_GEN_1)
    | ~(|_GEN_2) | ~(|_GEN_7) | ~(|_GEN_8) | ~(|_GEN_9) | ~(|_GEN_6);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, src/main/scala/rocket/TLBPermissions.scala:101:65
  wire             tlb_deny_access_to_debug =
    ~(tlb_mpu_priv[2]) & ~(|(tlb_mpu_physaddr[42:12]));	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :404:27, :420:{39,50}
  wire             tlb_prot_r =
    tlb_legal_address & ~tlb_deny_access_to_debug & _tlb_pmp_io_r;	// src/main/scala/rocket/TLB.scala:405:19, :412:67, :420:50, :421:{41,44,66}
  wire             tlb_newEntry_pr = tlb_prot_r;	// src/main/scala/rocket/TLB.scala:421:66, :441:24
  wire [6:0]       _GEN_10 =
    {tlb_mpu_physaddr[31:27], tlb_mpu_physaddr[25], tlb_mpu_physaddr[16]};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [5:0]       _GEN_11 = {tlb_mpu_physaddr[31:27], _GEN_3[9]};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [4:0]       _GEN_12 = {tlb_mpu_physaddr[31:28], ~(tlb_mpu_physaddr[27])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [3:0]       _GEN_13 = {tlb_mpu_physaddr[31:29], ~(tlb_mpu_physaddr[28])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [2:0]       _GEN_14 = {tlb_mpu_physaddr[31:30], ~(tlb_mpu_physaddr[29])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [1:0]       _GEN_15 = {tlb_mpu_physaddr[31], ~(tlb_mpu_physaddr[30])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25, :406:15
  wire             tlb_prot_w =
    tlb_legal_address
    & (~(|_GEN_10) | ~(|_GEN_11) | ~(|_GEN_12) | ~(|_GEN_13) | ~(|_GEN_14) | ~(|_GEN_15)
       | tlb_mpu_physaddr[31]) & ~tlb_deny_access_to_debug & _tlb_pmp_io_w;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :405:19, :406:15, :412:67, :415:19, :420:50, :421:44, :422:{45,70}, src/main/scala/tilelink/Parameters.scala:616:89
  wire             tlb_newEntry_pw = tlb_prot_w;	// src/main/scala/rocket/TLB.scala:422:70, :441:24
  wire             tlb_prot_pp =
    tlb_legal_address
    & (~(|_GEN_10) | ~(|_GEN_11) | ~(|_GEN_12) | ~(|_GEN_13) | ~(|_GEN_14) | ~(|_GEN_15)
       | tlb_mpu_physaddr[31]);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :406:15, :412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire             tlb_newEntry_ppp = tlb_prot_pp;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire             tlb_prot_al =
    tlb_legal_address & (~(|_GEN_10) | ~(|_GEN_11) | ~(|_GEN_12) | tlb_mpu_physaddr[31]);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :406:15, :412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire             tlb_newEntry_pal = tlb_prot_al;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire             tlb_prot_aa =
    tlb_legal_address & (~(|_GEN_10) | ~(|_GEN_11) | ~(|_GEN_12) | tlb_mpu_physaddr[31]);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :406:15, :412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire             tlb_newEntry_paa = tlb_prot_aa;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire             tlb_prot_x =
    tlb_legal_address
    & ({tlb_mpu_physaddr[31:27], tlb_mpu_physaddr[25]} == 6'h0 | ~(|_GEN_13) | ~(|_GEN_14)
       | ~(|_GEN_15) | tlb_mpu_physaddr[31]) & ~tlb_deny_access_to_debug & _tlb_pmp_io_x;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :405:19, :406:15, :412:67, :415:19, :420:50, :421:44, :426:{40,65}, src/main/scala/tilelink/Parameters.scala:616:89
  wire             tlb_newEntry_px = tlb_prot_x;	// src/main/scala/rocket/TLB.scala:426:65, :441:24
  wire             tlb_prot_eff =
    tlb_legal_address
    & ({tlb_mpu_physaddr[31:27],
        tlb_mpu_physaddr[25],
        tlb_mpu_physaddr[16],
        tlb_mpu_physaddr[13]} == 8'h0
       | {tlb_mpu_physaddr[31:27], _GEN_3[9], tlb_mpu_physaddr[16]} == 7'h0
       | {tlb_mpu_physaddr[31:27], _GEN_0[13], _GEN_0[4], tlb_mpu_physaddr[13]} == 8'h0
       | ~(|_GEN_12) | ~(|_GEN_13) | ~(|_GEN_14) | ~(|_GEN_15));	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire             tlb_newEntry_eff = tlb_prot_eff;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire             tlb__sector_hits_T =
    tlb_sectored_entries_0_0_valid_0 | tlb_sectored_entries_0_0_valid_1;	// src/main/scala/rocket/TLB.scala:328:29, src/main/scala/util/package.scala:73:59
  wire [26:0]      tlb__hitsVec_T =
    tlb_sectored_entries_0_0_tag_vpn[28:2] ^ tlb_vpn[28:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
  wire             tlb__hitsVec_T_3 = tlb_ == tlb_priv_v;	// src/main/scala/rocket/TLB.scala:164:105, :328:29, :358:34
  wire             tlb_sector_hits_0 =
    (tlb__sector_hits_T | tlb_sectored_entries_0_0_valid_2
     | tlb_sectored_entries_0_0_valid_3) & tlb__hitsVec_T == 27'h0 & tlb__hitsVec_T_3;	// src/main/scala/rocket/TLB.scala:162:55, :164:{61,86,95,105}, :328:29, src/main/scala/util/package.scala:73:59
  wire             tlb__sector_hits_T_8 =
    tlb_sectored_entries_0_1_valid_0 | tlb_sectored_entries_0_1_valid_1;	// src/main/scala/rocket/TLB.scala:328:29, src/main/scala/util/package.scala:73:59
  wire [26:0]      tlb__hitsVec_T_6 =
    tlb_sectored_entries_0_1_tag_vpn[28:2] ^ tlb_vpn[28:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
  wire             tlb__hitsVec_T_9 = tlb__0 == tlb_priv_v;	// src/main/scala/rocket/TLB.scala:164:105, :328:29, :358:34
  wire             tlb_sector_hits_1 =
    (tlb__sector_hits_T_8 | tlb_sectored_entries_0_1_valid_2
     | tlb_sectored_entries_0_1_valid_3) & tlb__hitsVec_T_6 == 27'h0 & tlb__hitsVec_T_9;	// src/main/scala/rocket/TLB.scala:162:55, :164:{61,86,95,105}, :328:29, src/main/scala/util/package.scala:73:59
  wire             tlb__sector_hits_T_16 =
    tlb_sectored_entries_0_2_valid_0 | tlb_sectored_entries_0_2_valid_1;	// src/main/scala/rocket/TLB.scala:328:29, src/main/scala/util/package.scala:73:59
  wire [26:0]      tlb__hitsVec_T_12 =
    tlb_sectored_entries_0_2_tag_vpn[28:2] ^ tlb_vpn[28:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
  wire             tlb__hitsVec_T_15 = tlb__1 == tlb_priv_v;	// src/main/scala/rocket/TLB.scala:164:105, :328:29, :358:34
  wire             tlb_sector_hits_2 =
    (tlb__sector_hits_T_16 | tlb_sectored_entries_0_2_valid_2
     | tlb_sectored_entries_0_2_valid_3) & tlb__hitsVec_T_12 == 27'h0 & tlb__hitsVec_T_15;	// src/main/scala/rocket/TLB.scala:162:55, :164:{61,86,95,105}, :328:29, src/main/scala/util/package.scala:73:59
  wire             tlb__sector_hits_T_24 =
    tlb_sectored_entries_0_3_valid_0 | tlb_sectored_entries_0_3_valid_1;	// src/main/scala/rocket/TLB.scala:328:29, src/main/scala/util/package.scala:73:59
  wire [26:0]      tlb__hitsVec_T_18 =
    tlb_sectored_entries_0_3_tag_vpn[28:2] ^ tlb_vpn[28:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
  wire             tlb__hitsVec_T_21 = tlb__2 == tlb_priv_v;	// src/main/scala/rocket/TLB.scala:164:105, :328:29, :358:34
  wire             tlb_sector_hits_3 =
    (tlb__sector_hits_T_24 | tlb_sectored_entries_0_3_valid_2
     | tlb_sectored_entries_0_3_valid_3) & tlb__hitsVec_T_18 == 27'h0 & tlb__hitsVec_T_21;	// src/main/scala/rocket/TLB.scala:162:55, :164:{61,86,95,105}, :328:29, src/main/scala/util/package.scala:73:59
  wire             tlb__sector_hits_T_32 =
    tlb_sectored_entries_0_4_valid_0 | tlb_sectored_entries_0_4_valid_1;	// src/main/scala/rocket/TLB.scala:328:29, src/main/scala/util/package.scala:73:59
  wire [26:0]      tlb__hitsVec_T_24 =
    tlb_sectored_entries_0_4_tag_vpn[28:2] ^ tlb_vpn[28:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
  wire             tlb__hitsVec_T_27 = tlb__3 == tlb_priv_v;	// src/main/scala/rocket/TLB.scala:164:105, :328:29, :358:34
  wire             tlb_sector_hits_4 =
    (tlb__sector_hits_T_32 | tlb_sectored_entries_0_4_valid_2
     | tlb_sectored_entries_0_4_valid_3) & tlb__hitsVec_T_24 == 27'h0 & tlb__hitsVec_T_27;	// src/main/scala/rocket/TLB.scala:162:55, :164:{61,86,95,105}, :328:29, src/main/scala/util/package.scala:73:59
  wire             tlb__sector_hits_T_40 =
    tlb_sectored_entries_0_5_valid_0 | tlb_sectored_entries_0_5_valid_1;	// src/main/scala/rocket/TLB.scala:328:29, src/main/scala/util/package.scala:73:59
  wire [26:0]      tlb__hitsVec_T_30 =
    tlb_sectored_entries_0_5_tag_vpn[28:2] ^ tlb_vpn[28:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
  wire             tlb__hitsVec_T_33 = tlb__4 == tlb_priv_v;	// src/main/scala/rocket/TLB.scala:164:105, :328:29, :358:34
  wire             tlb_sector_hits_5 =
    (tlb__sector_hits_T_40 | tlb_sectored_entries_0_5_valid_2
     | tlb_sectored_entries_0_5_valid_3) & tlb__hitsVec_T_30 == 27'h0 & tlb__hitsVec_T_33;	// src/main/scala/rocket/TLB.scala:162:55, :164:{61,86,95,105}, :328:29, src/main/scala/util/package.scala:73:59
  wire             tlb__sector_hits_T_48 =
    tlb_sectored_entries_0_6_valid_0 | tlb_sectored_entries_0_6_valid_1;	// src/main/scala/rocket/TLB.scala:328:29, src/main/scala/util/package.scala:73:59
  wire [26:0]      tlb__hitsVec_T_36 =
    tlb_sectored_entries_0_6_tag_vpn[28:2] ^ tlb_vpn[28:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
  wire             tlb__hitsVec_T_39 = tlb__5 == tlb_priv_v;	// src/main/scala/rocket/TLB.scala:164:105, :328:29, :358:34
  wire             tlb_sector_hits_6 =
    (tlb__sector_hits_T_48 | tlb_sectored_entries_0_6_valid_2
     | tlb_sectored_entries_0_6_valid_3) & tlb__hitsVec_T_36 == 27'h0 & tlb__hitsVec_T_39;	// src/main/scala/rocket/TLB.scala:162:55, :164:{61,86,95,105}, :328:29, src/main/scala/util/package.scala:73:59
  wire             tlb__sector_hits_T_56 =
    tlb_sectored_entries_0_7_valid_0 | tlb_sectored_entries_0_7_valid_1;	// src/main/scala/rocket/TLB.scala:328:29, src/main/scala/util/package.scala:73:59
  wire [26:0]      tlb__hitsVec_T_42 =
    tlb_sectored_entries_0_7_tag_vpn[28:2] ^ tlb_vpn[28:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
  wire             tlb__hitsVec_T_45 = tlb__6 == tlb_priv_v;	// src/main/scala/rocket/TLB.scala:164:105, :328:29, :358:34
  wire             tlb_sector_hits_7 =
    (tlb__sector_hits_T_56 | tlb_sectored_entries_0_7_valid_2
     | tlb_sectored_entries_0_7_valid_3) & tlb__hitsVec_T_42 == 27'h0 & tlb__hitsVec_T_45;	// src/main/scala/rocket/TLB.scala:162:55, :164:{61,86,95,105}, :328:29, src/main/scala/util/package.scala:73:59
  wire             _GEN_16 = tlb_superpage_entries_0_valid_0 & tlb__7 == tlb_priv_v;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :330:30, :358:34
  wire             tlb_superpage_hits_tagMatch;	// src/main/scala/rocket/TLB.scala:168:33
  assign tlb_superpage_hits_tagMatch = _GEN_16;	// src/main/scala/rocket/TLB.scala:168:33
  wire             tlb_hitsVec_tagMatch;	// src/main/scala/rocket/TLB.scala:168:33
  assign tlb_hitsVec_tagMatch = _GEN_16;	// src/main/scala/rocket/TLB.scala:168:33
  wire [19:0]      tlb__11 = tlb_superpage_entries_0_tag_vpn[28:9] ^ tlb_vpn[28:9];	// src/main/scala/rocket/TLB.scala:173:52, :324:30, :330:30
  wire             tlb__ignore_T_1 = tlb_superpage_entries_0_level == 2'h0;	// src/main/scala/rocket/TLB.scala:172:28, :330:30
  wire             tlb_superpage_hits_ignore_1;	// src/main/scala/rocket/TLB.scala:172:34
  assign tlb_superpage_hits_ignore_1 = tlb__ignore_T_1;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             tlb_hitsVec_ignore_1;	// src/main/scala/rocket/TLB.scala:172:34
  assign tlb_hitsVec_ignore_1 = tlb__ignore_T_1;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             tlb_ppn_ignore;	// src/main/scala/rocket/TLB.scala:187:34
  assign tlb_ppn_ignore = tlb__ignore_T_1;	// src/main/scala/rocket/TLB.scala:172:28, :187:34
  wire             tlb_ignore_1;	// src/main/scala/rocket/TLB.scala:172:34
  assign tlb_ignore_1 = tlb__ignore_T_1;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             tlb_superpage_hits_0 =
    tlb_superpage_hits_tagMatch & tlb__11[19:9] == 11'h0
    & (tlb_superpage_hits_ignore_1 | tlb__11[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
  wire             _GEN_17 = tlb_superpage_entries_1_valid_0 & tlb__8 == tlb_priv_v;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :330:30, :358:34
  wire             tlb_superpage_hits_tagMatch_1;	// src/main/scala/rocket/TLB.scala:168:33
  assign tlb_superpage_hits_tagMatch_1 = _GEN_17;	// src/main/scala/rocket/TLB.scala:168:33
  wire             tlb_hitsVec_tagMatch_1;	// src/main/scala/rocket/TLB.scala:168:33
  assign tlb_hitsVec_tagMatch_1 = _GEN_17;	// src/main/scala/rocket/TLB.scala:168:33
  wire [19:0]      tlb__12 = tlb_superpage_entries_1_tag_vpn[28:9] ^ tlb_vpn[28:9];	// src/main/scala/rocket/TLB.scala:173:52, :324:30, :330:30
  wire             tlb__ignore_T_4 = tlb_superpage_entries_1_level == 2'h0;	// src/main/scala/rocket/TLB.scala:172:28, :330:30
  wire             tlb_superpage_hits_ignore_4;	// src/main/scala/rocket/TLB.scala:172:34
  assign tlb_superpage_hits_ignore_4 = tlb__ignore_T_4;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             tlb_hitsVec_ignore_4;	// src/main/scala/rocket/TLB.scala:172:34
  assign tlb_hitsVec_ignore_4 = tlb__ignore_T_4;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             tlb_ppn_ignore_2;	// src/main/scala/rocket/TLB.scala:187:34
  assign tlb_ppn_ignore_2 = tlb__ignore_T_4;	// src/main/scala/rocket/TLB.scala:172:28, :187:34
  wire             tlb_ignore_4;	// src/main/scala/rocket/TLB.scala:172:34
  assign tlb_ignore_4 = tlb__ignore_T_4;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             tlb_superpage_hits_1 =
    tlb_superpage_hits_tagMatch_1 & tlb__12[19:9] == 11'h0
    & (tlb_superpage_hits_ignore_4 | tlb__12[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
  wire             _GEN_18 = tlb_superpage_entries_2_valid_0 & tlb__9 == tlb_priv_v;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :330:30, :358:34
  wire             tlb_superpage_hits_tagMatch_2;	// src/main/scala/rocket/TLB.scala:168:33
  assign tlb_superpage_hits_tagMatch_2 = _GEN_18;	// src/main/scala/rocket/TLB.scala:168:33
  wire             tlb_hitsVec_tagMatch_2;	// src/main/scala/rocket/TLB.scala:168:33
  assign tlb_hitsVec_tagMatch_2 = _GEN_18;	// src/main/scala/rocket/TLB.scala:168:33
  wire [19:0]      tlb__13 = tlb_superpage_entries_2_tag_vpn[28:9] ^ tlb_vpn[28:9];	// src/main/scala/rocket/TLB.scala:173:52, :324:30, :330:30
  wire             tlb__ignore_T_7 = tlb_superpage_entries_2_level == 2'h0;	// src/main/scala/rocket/TLB.scala:172:28, :330:30
  wire             tlb_superpage_hits_ignore_7;	// src/main/scala/rocket/TLB.scala:172:34
  assign tlb_superpage_hits_ignore_7 = tlb__ignore_T_7;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             tlb_hitsVec_ignore_7;	// src/main/scala/rocket/TLB.scala:172:34
  assign tlb_hitsVec_ignore_7 = tlb__ignore_T_7;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             tlb_ppn_ignore_4;	// src/main/scala/rocket/TLB.scala:187:34
  assign tlb_ppn_ignore_4 = tlb__ignore_T_7;	// src/main/scala/rocket/TLB.scala:172:28, :187:34
  wire             tlb_ignore_7;	// src/main/scala/rocket/TLB.scala:172:34
  assign tlb_ignore_7 = tlb__ignore_T_7;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             tlb_superpage_hits_2 =
    tlb_superpage_hits_tagMatch_2 & tlb__13[19:9] == 11'h0
    & (tlb_superpage_hits_ignore_7 | tlb__13[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
  wire             _GEN_19 = tlb_superpage_entries_3_valid_0 & tlb__10 == tlb_priv_v;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :330:30, :358:34
  wire             tlb_superpage_hits_tagMatch_3;	// src/main/scala/rocket/TLB.scala:168:33
  assign tlb_superpage_hits_tagMatch_3 = _GEN_19;	// src/main/scala/rocket/TLB.scala:168:33
  wire             tlb_hitsVec_tagMatch_3;	// src/main/scala/rocket/TLB.scala:168:33
  assign tlb_hitsVec_tagMatch_3 = _GEN_19;	// src/main/scala/rocket/TLB.scala:168:33
  wire [19:0]      tlb__14 = tlb_superpage_entries_3_tag_vpn[28:9] ^ tlb_vpn[28:9];	// src/main/scala/rocket/TLB.scala:173:52, :324:30, :330:30
  wire             tlb__ignore_T_10 = tlb_superpage_entries_3_level == 2'h0;	// src/main/scala/rocket/TLB.scala:172:28, :330:30
  wire             tlb_superpage_hits_ignore_10;	// src/main/scala/rocket/TLB.scala:172:34
  assign tlb_superpage_hits_ignore_10 = tlb__ignore_T_10;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             tlb_hitsVec_ignore_10;	// src/main/scala/rocket/TLB.scala:172:34
  assign tlb_hitsVec_ignore_10 = tlb__ignore_T_10;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             tlb_ppn_ignore_6;	// src/main/scala/rocket/TLB.scala:187:34
  assign tlb_ppn_ignore_6 = tlb__ignore_T_10;	// src/main/scala/rocket/TLB.scala:172:28, :187:34
  wire             tlb_ignore_10;	// src/main/scala/rocket/TLB.scala:172:34
  assign tlb_ignore_10 = tlb__ignore_T_10;	// src/main/scala/rocket/TLB.scala:172:{28,34}
  wire             tlb_superpage_hits_3 =
    tlb_superpage_hits_tagMatch_3 & tlb__14[19:9] == 11'h0
    & (tlb_superpage_hits_ignore_10 | tlb__14[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
  wire [1:0]       tlb_hitsVec_idx = tlb_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [1:0]       tlb_hitsVec_idx_1 = tlb_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [1:0]       tlb_hitsVec_idx_2 = tlb_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [1:0]       tlb_hitsVec_idx_3 = tlb_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [1:0]       tlb_hitsVec_idx_4 = tlb_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [1:0]       tlb_hitsVec_idx_5 = tlb_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [1:0]       tlb_hitsVec_idx_6 = tlb_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [1:0]       tlb_hitsVec_idx_7 = tlb_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [3:0]       _GEN_20 =
    {{tlb_sectored_entries_0_0_valid_3},
     {tlb_sectored_entries_0_0_valid_2},
     {tlb_sectored_entries_0_0_valid_1},
     {tlb_sectored_entries_0_0_valid_0}};	// src/main/scala/rocket/TLB.scala:178:18, :328:29
  wire             tlb_hitsVec_0 =
    tlb_vm_enabled & _GEN_20[tlb_hitsVec_idx] & tlb__hitsVec_T == 27'h0
    & tlb__hitsVec_T_3;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}, :178:18, :388:61, :432:44, src/main/scala/util/package.scala:155:13
  wire [3:0]       _GEN_21 =
    {{tlb_sectored_entries_0_1_valid_3},
     {tlb_sectored_entries_0_1_valid_2},
     {tlb_sectored_entries_0_1_valid_1},
     {tlb_sectored_entries_0_1_valid_0}};	// src/main/scala/rocket/TLB.scala:178:18, :328:29
  wire             tlb_hitsVec_1 =
    tlb_vm_enabled & _GEN_21[tlb_hitsVec_idx_1] & tlb__hitsVec_T_6 == 27'h0
    & tlb__hitsVec_T_9;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}, :178:18, :388:61, :432:44, src/main/scala/util/package.scala:155:13
  wire [3:0]       _GEN_22 =
    {{tlb_sectored_entries_0_2_valid_3},
     {tlb_sectored_entries_0_2_valid_2},
     {tlb_sectored_entries_0_2_valid_1},
     {tlb_sectored_entries_0_2_valid_0}};	// src/main/scala/rocket/TLB.scala:178:18, :328:29
  wire             tlb_hitsVec_2 =
    tlb_vm_enabled & _GEN_22[tlb_hitsVec_idx_2] & tlb__hitsVec_T_12 == 27'h0
    & tlb__hitsVec_T_15;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}, :178:18, :388:61, :432:44, src/main/scala/util/package.scala:155:13
  wire [3:0]       _GEN_23 =
    {{tlb_sectored_entries_0_3_valid_3},
     {tlb_sectored_entries_0_3_valid_2},
     {tlb_sectored_entries_0_3_valid_1},
     {tlb_sectored_entries_0_3_valid_0}};	// src/main/scala/rocket/TLB.scala:178:18, :328:29
  wire             tlb_hitsVec_3 =
    tlb_vm_enabled & _GEN_23[tlb_hitsVec_idx_3] & tlb__hitsVec_T_18 == 27'h0
    & tlb__hitsVec_T_21;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}, :178:18, :388:61, :432:44, src/main/scala/util/package.scala:155:13
  wire [3:0]       _GEN_24 =
    {{tlb_sectored_entries_0_4_valid_3},
     {tlb_sectored_entries_0_4_valid_2},
     {tlb_sectored_entries_0_4_valid_1},
     {tlb_sectored_entries_0_4_valid_0}};	// src/main/scala/rocket/TLB.scala:178:18, :328:29
  wire             tlb_hitsVec_4 =
    tlb_vm_enabled & _GEN_24[tlb_hitsVec_idx_4] & tlb__hitsVec_T_24 == 27'h0
    & tlb__hitsVec_T_27;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}, :178:18, :388:61, :432:44, src/main/scala/util/package.scala:155:13
  wire [3:0]       _GEN_25 =
    {{tlb_sectored_entries_0_5_valid_3},
     {tlb_sectored_entries_0_5_valid_2},
     {tlb_sectored_entries_0_5_valid_1},
     {tlb_sectored_entries_0_5_valid_0}};	// src/main/scala/rocket/TLB.scala:178:18, :328:29
  wire             tlb_hitsVec_5 =
    tlb_vm_enabled & _GEN_25[tlb_hitsVec_idx_5] & tlb__hitsVec_T_30 == 27'h0
    & tlb__hitsVec_T_33;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}, :178:18, :388:61, :432:44, src/main/scala/util/package.scala:155:13
  wire [3:0]       _GEN_26 =
    {{tlb_sectored_entries_0_6_valid_3},
     {tlb_sectored_entries_0_6_valid_2},
     {tlb_sectored_entries_0_6_valid_1},
     {tlb_sectored_entries_0_6_valid_0}};	// src/main/scala/rocket/TLB.scala:178:18, :328:29
  wire             tlb_hitsVec_6 =
    tlb_vm_enabled & _GEN_26[tlb_hitsVec_idx_6] & tlb__hitsVec_T_36 == 27'h0
    & tlb__hitsVec_T_39;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}, :178:18, :388:61, :432:44, src/main/scala/util/package.scala:155:13
  wire [3:0]       _GEN_27 =
    {{tlb_sectored_entries_0_7_valid_3},
     {tlb_sectored_entries_0_7_valid_2},
     {tlb_sectored_entries_0_7_valid_1},
     {tlb_sectored_entries_0_7_valid_0}};	// src/main/scala/rocket/TLB.scala:178:18, :328:29
  wire             tlb_hitsVec_7 =
    tlb_vm_enabled & _GEN_27[tlb_hitsVec_idx_7] & tlb__hitsVec_T_42 == 27'h0
    & tlb__hitsVec_T_45;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}, :178:18, :388:61, :432:44, src/main/scala/util/package.scala:155:13
  wire             tlb_hitsVec_8 =
    tlb_vm_enabled & tlb_hitsVec_tagMatch & tlb__11[19:9] == 11'h0
    & (tlb_hitsVec_ignore_1 | tlb__11[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}, :388:61, :432:44
  wire             tlb_hitsVec_9 =
    tlb_vm_enabled & tlb_hitsVec_tagMatch_1 & tlb__12[19:9] == 11'h0
    & (tlb_hitsVec_ignore_4 | tlb__12[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}, :388:61, :432:44
  wire             tlb_hitsVec_10 =
    tlb_vm_enabled & tlb_hitsVec_tagMatch_2 & tlb__13[19:9] == 11'h0
    & (tlb_hitsVec_ignore_7 | tlb__13[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}, :388:61, :432:44
  wire             tlb_hitsVec_11 =
    tlb_vm_enabled & tlb_hitsVec_tagMatch_3 & tlb__14[19:9] == 11'h0
    & (tlb_hitsVec_ignore_10 | tlb__14[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}, :388:61, :432:44
  wire [1:0]       tlb_real_hits_lo_lo_hi = {tlb_hitsVec_2, tlb_hitsVec_1};	// src/main/scala/rocket/TLB.scala:432:44, src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_real_hits_lo_lo = {tlb_real_hits_lo_lo_hi, tlb_hitsVec_0};	// src/main/scala/rocket/TLB.scala:432:44, src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_real_hits_lo_hi_hi = {tlb_hitsVec_5, tlb_hitsVec_4};	// src/main/scala/rocket/TLB.scala:432:44, src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_real_hits_lo_hi = {tlb_real_hits_lo_hi_hi, tlb_hitsVec_3};	// src/main/scala/rocket/TLB.scala:432:44, src/main/scala/util/package.scala:37:27
  wire [5:0]       tlb_real_hits_lo = {tlb_real_hits_lo_hi, tlb_real_hits_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_real_hits_hi_lo_hi = {tlb_hitsVec_8, tlb_hitsVec_7};	// src/main/scala/rocket/TLB.scala:432:44, src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_real_hits_hi_lo = {tlb_real_hits_hi_lo_hi, tlb_hitsVec_6};	// src/main/scala/rocket/TLB.scala:432:44, src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_real_hits_hi_hi_hi = {tlb_hitsVec_11, tlb_hitsVec_10};	// src/main/scala/rocket/TLB.scala:432:44, src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_real_hits_hi_hi = {tlb_real_hits_hi_hi_hi, tlb_hitsVec_9};	// src/main/scala/rocket/TLB.scala:432:44, src/main/scala/util/package.scala:37:27
  wire [5:0]       tlb_real_hits_hi = {tlb_real_hits_hi_hi, tlb_real_hits_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [11:0]      tlb_real_hits = {tlb_real_hits_hi, tlb_real_hits_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_hits = {~tlb_vm_enabled, tlb_real_hits};	// src/main/scala/rocket/TLB.scala:388:61, :434:{17,18}, src/main/scala/util/package.scala:37:27
  wire             tlb_refill_v = tlb_r_vstage1_en | tlb_r_stage2_en;	// src/main/scala/rocket/TLB.scala:348:25, :349:24, :440:33
  wire             tlb_newEntry_g =
    tlb_io_ptw_resp_bits_pte_g & tlb_io_ptw_resp_bits_pte_v;	// src/main/scala/rocket/TLB.scala:441:24, :445:25
  wire             tlb_newEntry_ae_stage2 =
    tlb_io_ptw_resp_bits_ae_final & tlb_io_ptw_resp_bits_gpa_is_pte & tlb_r_stage2_en;	// src/main/scala/rocket/TLB.scala:349:24, :441:24, :448:{53,84}
  wire             tlb_newEntry_sr =
    tlb_io_ptw_resp_bits_pte_v
    & (tlb_io_ptw_resp_bits_pte_r | tlb_io_ptw_resp_bits_pte_x
       & ~tlb_io_ptw_resp_bits_pte_w) & tlb_io_ptw_resp_bits_pte_a
    & tlb_io_ptw_resp_bits_pte_r;	// src/main/scala/rocket/PTW.scala:141:{32,38,44,47,52}, :149:35, src/main/scala/rocket/TLB.scala:441:24
  wire             tlb_newEntry_sw =
    tlb_io_ptw_resp_bits_pte_v
    & (tlb_io_ptw_resp_bits_pte_r | tlb_io_ptw_resp_bits_pte_x
       & ~tlb_io_ptw_resp_bits_pte_w) & tlb_io_ptw_resp_bits_pte_a
    & tlb_io_ptw_resp_bits_pte_w & tlb_io_ptw_resp_bits_pte_d;	// src/main/scala/rocket/PTW.scala:141:{32,38,44,47,52}, :151:{35,40}, src/main/scala/rocket/TLB.scala:441:24
  wire             tlb_newEntry_sx =
    tlb_io_ptw_resp_bits_pte_v
    & (tlb_io_ptw_resp_bits_pte_r | tlb_io_ptw_resp_bits_pte_x
       & ~tlb_io_ptw_resp_bits_pte_w) & tlb_io_ptw_resp_bits_pte_a
    & tlb_io_ptw_resp_bits_pte_x;	// src/main/scala/rocket/PTW.scala:141:{32,38,44,47,52}, :153:35, src/main/scala/rocket/TLB.scala:441:24
  wire [1:0]       tlb_waddr =
    tlb__waddr_T ? tlb_r_superpage_hit_bits : tlb_r_superpage_repl_addr;	// src/main/scala/rocket/TLB.scala:344:34, :347:28, :469:22
  wire [1:0]       _GEN_28 = {tlb_newEntry_c, tlb_newEntry_fragmented_superpage};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       tlb_superpage_entries_0_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_0_data_0_lo_lo_lo = _GEN_28;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_1_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_1_data_0_lo_lo_lo = _GEN_28;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_2_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_2_data_0_lo_lo_lo = _GEN_28;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_3_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_3_data_0_lo_lo_lo = _GEN_28;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_0_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_0_data_lo_lo_lo = _GEN_28;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_1_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_1_data_lo_lo_lo = _GEN_28;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_2_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_2_data_lo_lo_lo = _GEN_28;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_3_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_3_data_lo_lo_lo = _GEN_28;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_4_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_4_data_lo_lo_lo = _GEN_28;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_5_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_5_data_lo_lo_lo = _GEN_28;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_6_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_6_data_lo_lo_lo = _GEN_28;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_7_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_7_data_lo_lo_lo = _GEN_28;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       _GEN_29 = {tlb_newEntry_pal, tlb_newEntry_paa};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       tlb_superpage_entries_0_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_0_data_0_lo_lo_hi_hi = _GEN_29;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_1_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_1_data_0_lo_lo_hi_hi = _GEN_29;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_2_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_2_data_0_lo_lo_hi_hi = _GEN_29;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_3_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_3_data_0_lo_lo_hi_hi = _GEN_29;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_0_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_0_data_lo_lo_hi_hi = _GEN_29;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_1_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_1_data_lo_lo_hi_hi = _GEN_29;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_2_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_2_data_lo_lo_hi_hi = _GEN_29;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_3_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_3_data_lo_lo_hi_hi = _GEN_29;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_4_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_4_data_lo_lo_hi_hi = _GEN_29;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_5_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_5_data_lo_lo_hi_hi = _GEN_29;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_6_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_6_data_lo_lo_hi_hi = _GEN_29;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_7_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_7_data_lo_lo_hi_hi = _GEN_29;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_0_data_0_lo_lo_hi =
    {tlb_superpage_entries_0_data_0_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       tlb_superpage_entries_0_data_0_lo_lo =
    {tlb_superpage_entries_0_data_0_lo_lo_hi, tlb_superpage_entries_0_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       _GEN_30 = {tlb_newEntry_px, tlb_newEntry_pr};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       tlb_superpage_entries_0_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_0_data_0_lo_hi_lo_hi = _GEN_30;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_1_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_1_data_0_lo_hi_lo_hi = _GEN_30;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_2_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_2_data_0_lo_hi_lo_hi = _GEN_30;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_3_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_3_data_0_lo_hi_lo_hi = _GEN_30;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_0_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_0_data_lo_hi_lo_hi = _GEN_30;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_1_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_1_data_lo_hi_lo_hi = _GEN_30;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_2_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_2_data_lo_hi_lo_hi = _GEN_30;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_3_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_3_data_lo_hi_lo_hi = _GEN_30;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_4_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_4_data_lo_hi_lo_hi = _GEN_30;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_5_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_5_data_lo_hi_lo_hi = _GEN_30;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_6_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_6_data_lo_hi_lo_hi = _GEN_30;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_7_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_7_data_lo_hi_lo_hi = _GEN_30;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_0_data_0_lo_hi_lo =
    {tlb_superpage_entries_0_data_0_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       _GEN_31 = {tlb_newEntry_hx, tlb_newEntry_hr};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       tlb_superpage_entries_0_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_0_data_0_lo_hi_hi_hi = _GEN_31;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_1_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_1_data_0_lo_hi_hi_hi = _GEN_31;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_2_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_2_data_0_lo_hi_hi_hi = _GEN_31;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_3_data_0_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_3_data_0_lo_hi_hi_hi = _GEN_31;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_0_data_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_0_data_lo_hi_hi_hi = _GEN_31;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_1_data_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_1_data_lo_hi_hi_hi = _GEN_31;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_2_data_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_2_data_lo_hi_hi_hi = _GEN_31;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_3_data_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_3_data_lo_hi_hi_hi = _GEN_31;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_4_data_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_4_data_lo_hi_hi_hi = _GEN_31;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_5_data_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_5_data_lo_hi_hi_hi = _GEN_31;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_6_data_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_6_data_lo_hi_hi_hi = _GEN_31;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_7_data_lo_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_7_data_lo_hi_hi_hi = _GEN_31;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_0_data_0_lo_hi_hi =
    {tlb_superpage_entries_0_data_0_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_superpage_entries_0_data_0_lo_hi =
    {tlb_superpage_entries_0_data_0_lo_hi_hi, tlb_superpage_entries_0_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      tlb_superpage_entries_0_data_0_lo =
    {tlb_superpage_entries_0_data_0_lo_hi, tlb_superpage_entries_0_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       _GEN_32 = {tlb_newEntry_sx, tlb_newEntry_sr};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       tlb_superpage_entries_0_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_0_data_0_hi_lo_lo_hi = _GEN_32;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_1_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_1_data_0_hi_lo_lo_hi = _GEN_32;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_2_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_2_data_0_hi_lo_lo_hi = _GEN_32;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_3_data_0_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_3_data_0_hi_lo_lo_hi = _GEN_32;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_0_data_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_0_data_hi_lo_lo_hi = _GEN_32;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_1_data_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_1_data_hi_lo_lo_hi = _GEN_32;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_2_data_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_2_data_hi_lo_lo_hi = _GEN_32;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_3_data_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_3_data_hi_lo_lo_hi = _GEN_32;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_4_data_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_4_data_hi_lo_lo_hi = _GEN_32;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_5_data_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_5_data_hi_lo_lo_hi = _GEN_32;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_6_data_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_6_data_hi_lo_lo_hi = _GEN_32;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_7_data_hi_lo_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_7_data_hi_lo_lo_hi = _GEN_32;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_0_data_0_hi_lo_lo =
    {tlb_superpage_entries_0_data_0_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       _GEN_33 = {tlb_newEntry_pf, tlb_newEntry_gf};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       tlb_superpage_entries_0_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_0_data_0_hi_lo_hi_hi = _GEN_33;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_1_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_1_data_0_hi_lo_hi_hi = _GEN_33;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_2_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_2_data_0_hi_lo_hi_hi = _GEN_33;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_3_data_0_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_3_data_0_hi_lo_hi_hi = _GEN_33;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_0_data_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_0_data_hi_lo_hi_hi = _GEN_33;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_1_data_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_1_data_hi_lo_hi_hi = _GEN_33;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_2_data_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_2_data_hi_lo_hi_hi = _GEN_33;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_3_data_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_3_data_hi_lo_hi_hi = _GEN_33;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_4_data_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_4_data_hi_lo_hi_hi = _GEN_33;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_5_data_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_5_data_hi_lo_hi_hi = _GEN_33;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_6_data_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_6_data_hi_lo_hi_hi = _GEN_33;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_7_data_hi_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_7_data_hi_lo_hi_hi = _GEN_33;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_0_data_0_hi_lo_hi =
    {tlb_superpage_entries_0_data_0_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_superpage_entries_0_data_0_hi_lo =
    {tlb_superpage_entries_0_data_0_hi_lo_hi, tlb_superpage_entries_0_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       _GEN_34 = {tlb_newEntry_ae_ptw, tlb_newEntry_ae_final};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       tlb_superpage_entries_0_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_0_data_0_hi_hi_lo_hi = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_1_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_1_data_0_hi_hi_lo_hi = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_2_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_2_data_0_hi_hi_lo_hi = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_superpage_entries_3_data_0_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_3_data_0_hi_hi_lo_hi = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_0_data_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_0_data_hi_hi_lo_hi = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_1_data_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_1_data_hi_hi_lo_hi = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_2_data_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_2_data_hi_hi_lo_hi = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_3_data_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_3_data_hi_hi_lo_hi = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_4_data_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_4_data_hi_hi_lo_hi = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_5_data_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_5_data_hi_hi_lo_hi = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_6_data_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_6_data_hi_hi_lo_hi = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       tlb_sectored_entries_0_7_data_hi_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_7_data_hi_hi_lo_hi = _GEN_34;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_0_data_0_hi_hi_lo =
    {tlb_superpage_entries_0_data_0_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [20:0]      _GEN_35 = {tlb_newEntry_ppn, tlb_newEntry_u};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [20:0]      tlb_superpage_entries_0_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_0_data_0_hi_hi_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      tlb_superpage_entries_1_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_1_data_0_hi_hi_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      tlb_superpage_entries_2_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_2_data_0_hi_hi_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      tlb_superpage_entries_3_data_0_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_superpage_entries_3_data_0_hi_hi_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      tlb_sectored_entries_0_0_data_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_0_data_hi_hi_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      tlb_sectored_entries_0_1_data_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_1_data_hi_hi_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      tlb_sectored_entries_0_2_data_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_2_data_hi_hi_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      tlb_sectored_entries_0_3_data_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_3_data_hi_hi_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      tlb_sectored_entries_0_4_data_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_4_data_hi_hi_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      tlb_sectored_entries_0_5_data_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_5_data_hi_hi_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      tlb_sectored_entries_0_6_data_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_6_data_hi_hi_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [20:0]      tlb_sectored_entries_0_7_data_hi_hi_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign tlb_sectored_entries_0_7_data_hi_hi_hi_hi = _GEN_35;	// src/main/scala/rocket/TLB.scala:207:24
  wire [21:0]      tlb_superpage_entries_0_data_0_hi_hi_hi =
    {tlb_superpage_entries_0_data_0_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      tlb_superpage_entries_0_data_0_hi_hi =
    {tlb_superpage_entries_0_data_0_hi_hi_hi, tlb_superpage_entries_0_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      tlb_superpage_entries_0_data_0_hi =
    {tlb_superpage_entries_0_data_0_hi_hi, tlb_superpage_entries_0_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_1_data_0_lo_lo_hi =
    {tlb_superpage_entries_1_data_0_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       tlb_superpage_entries_1_data_0_lo_lo =
    {tlb_superpage_entries_1_data_0_lo_lo_hi, tlb_superpage_entries_1_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_1_data_0_lo_hi_lo =
    {tlb_superpage_entries_1_data_0_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_superpage_entries_1_data_0_lo_hi_hi =
    {tlb_superpage_entries_1_data_0_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_superpage_entries_1_data_0_lo_hi =
    {tlb_superpage_entries_1_data_0_lo_hi_hi, tlb_superpage_entries_1_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      tlb_superpage_entries_1_data_0_lo =
    {tlb_superpage_entries_1_data_0_lo_hi, tlb_superpage_entries_1_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_1_data_0_hi_lo_lo =
    {tlb_superpage_entries_1_data_0_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_superpage_entries_1_data_0_hi_lo_hi =
    {tlb_superpage_entries_1_data_0_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_superpage_entries_1_data_0_hi_lo =
    {tlb_superpage_entries_1_data_0_hi_lo_hi, tlb_superpage_entries_1_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_1_data_0_hi_hi_lo =
    {tlb_superpage_entries_1_data_0_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0]      tlb_superpage_entries_1_data_0_hi_hi_hi =
    {tlb_superpage_entries_1_data_0_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      tlb_superpage_entries_1_data_0_hi_hi =
    {tlb_superpage_entries_1_data_0_hi_hi_hi, tlb_superpage_entries_1_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      tlb_superpage_entries_1_data_0_hi =
    {tlb_superpage_entries_1_data_0_hi_hi, tlb_superpage_entries_1_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_2_data_0_lo_lo_hi =
    {tlb_superpage_entries_2_data_0_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       tlb_superpage_entries_2_data_0_lo_lo =
    {tlb_superpage_entries_2_data_0_lo_lo_hi, tlb_superpage_entries_2_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_2_data_0_lo_hi_lo =
    {tlb_superpage_entries_2_data_0_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_superpage_entries_2_data_0_lo_hi_hi =
    {tlb_superpage_entries_2_data_0_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_superpage_entries_2_data_0_lo_hi =
    {tlb_superpage_entries_2_data_0_lo_hi_hi, tlb_superpage_entries_2_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      tlb_superpage_entries_2_data_0_lo =
    {tlb_superpage_entries_2_data_0_lo_hi, tlb_superpage_entries_2_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_2_data_0_hi_lo_lo =
    {tlb_superpage_entries_2_data_0_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_superpage_entries_2_data_0_hi_lo_hi =
    {tlb_superpage_entries_2_data_0_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_superpage_entries_2_data_0_hi_lo =
    {tlb_superpage_entries_2_data_0_hi_lo_hi, tlb_superpage_entries_2_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_2_data_0_hi_hi_lo =
    {tlb_superpage_entries_2_data_0_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0]      tlb_superpage_entries_2_data_0_hi_hi_hi =
    {tlb_superpage_entries_2_data_0_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      tlb_superpage_entries_2_data_0_hi_hi =
    {tlb_superpage_entries_2_data_0_hi_hi_hi, tlb_superpage_entries_2_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      tlb_superpage_entries_2_data_0_hi =
    {tlb_superpage_entries_2_data_0_hi_hi, tlb_superpage_entries_2_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_3_data_0_lo_lo_hi =
    {tlb_superpage_entries_3_data_0_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       tlb_superpage_entries_3_data_0_lo_lo =
    {tlb_superpage_entries_3_data_0_lo_lo_hi, tlb_superpage_entries_3_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_3_data_0_lo_hi_lo =
    {tlb_superpage_entries_3_data_0_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_superpage_entries_3_data_0_lo_hi_hi =
    {tlb_superpage_entries_3_data_0_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_superpage_entries_3_data_0_lo_hi =
    {tlb_superpage_entries_3_data_0_lo_hi_hi, tlb_superpage_entries_3_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      tlb_superpage_entries_3_data_0_lo =
    {tlb_superpage_entries_3_data_0_lo_hi, tlb_superpage_entries_3_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_3_data_0_hi_lo_lo =
    {tlb_superpage_entries_3_data_0_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_superpage_entries_3_data_0_hi_lo_hi =
    {tlb_superpage_entries_3_data_0_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_superpage_entries_3_data_0_hi_lo =
    {tlb_superpage_entries_3_data_0_hi_lo_hi, tlb_superpage_entries_3_data_0_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_superpage_entries_3_data_0_hi_hi_lo =
    {tlb_superpage_entries_3_data_0_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0]      tlb_superpage_entries_3_data_0_hi_hi_hi =
    {tlb_superpage_entries_3_data_0_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      tlb_superpage_entries_3_data_0_hi_hi =
    {tlb_superpage_entries_3_data_0_hi_hi_hi, tlb_superpage_entries_3_data_0_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      tlb_superpage_entries_3_data_0_hi =
    {tlb_superpage_entries_3_data_0_hi_hi, tlb_superpage_entries_3_data_0_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_waddr_1 =
    tlb_r_sectored_hit_valid ? tlb_r_sectored_hit_bits : tlb_r_sectored_repl_addr;	// src/main/scala/rocket/TLB.scala:345:33, :346:27, :477:22
  wire [1:0]       tlb_idx = tlb_r_refill_tag[1:0];	// src/main/scala/rocket/TLB.scala:343:25, src/main/scala/util/package.scala:155:13
  wire [1:0]       tlb_idx_1 = tlb_r_refill_tag[1:0];	// src/main/scala/rocket/TLB.scala:343:25, src/main/scala/util/package.scala:155:13
  wire [1:0]       tlb_idx_2 = tlb_r_refill_tag[1:0];	// src/main/scala/rocket/TLB.scala:343:25, src/main/scala/util/package.scala:155:13
  wire [1:0]       tlb_idx_3 = tlb_r_refill_tag[1:0];	// src/main/scala/rocket/TLB.scala:343:25, src/main/scala/util/package.scala:155:13
  wire [1:0]       tlb_idx_4 = tlb_r_refill_tag[1:0];	// src/main/scala/rocket/TLB.scala:343:25, src/main/scala/util/package.scala:155:13
  wire [1:0]       tlb_idx_5 = tlb_r_refill_tag[1:0];	// src/main/scala/rocket/TLB.scala:343:25, src/main/scala/util/package.scala:155:13
  wire [1:0]       tlb_idx_6 = tlb_r_refill_tag[1:0];	// src/main/scala/rocket/TLB.scala:343:25, src/main/scala/util/package.scala:155:13
  wire [1:0]       tlb_idx_7 = tlb_r_refill_tag[1:0];	// src/main/scala/rocket/TLB.scala:343:25, src/main/scala/util/package.scala:155:13
  wire [2:0]       tlb_sectored_entries_0_0_data_lo_lo_hi =
    {tlb_sectored_entries_0_0_data_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       tlb_sectored_entries_0_0_data_lo_lo =
    {tlb_sectored_entries_0_0_data_lo_lo_hi, tlb_sectored_entries_0_0_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_0_data_lo_hi_lo =
    {tlb_sectored_entries_0_0_data_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_sectored_entries_0_0_data_lo_hi_hi =
    {tlb_sectored_entries_0_0_data_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_sectored_entries_0_0_data_lo_hi =
    {tlb_sectored_entries_0_0_data_lo_hi_hi, tlb_sectored_entries_0_0_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      tlb_sectored_entries_0_0_data_lo =
    {tlb_sectored_entries_0_0_data_lo_hi, tlb_sectored_entries_0_0_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_0_data_hi_lo_lo =
    {tlb_sectored_entries_0_0_data_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_sectored_entries_0_0_data_hi_lo_hi =
    {tlb_sectored_entries_0_0_data_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_sectored_entries_0_0_data_hi_lo =
    {tlb_sectored_entries_0_0_data_hi_lo_hi, tlb_sectored_entries_0_0_data_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_0_data_hi_hi_lo =
    {tlb_sectored_entries_0_0_data_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0]      tlb_sectored_entries_0_0_data_hi_hi_hi =
    {tlb_sectored_entries_0_0_data_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      tlb_sectored_entries_0_0_data_hi_hi =
    {tlb_sectored_entries_0_0_data_hi_hi_hi, tlb_sectored_entries_0_0_data_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      tlb_sectored_entries_0_0_data_hi =
    {tlb_sectored_entries_0_0_data_hi_hi, tlb_sectored_entries_0_0_data_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_1_data_lo_lo_hi =
    {tlb_sectored_entries_0_1_data_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       tlb_sectored_entries_0_1_data_lo_lo =
    {tlb_sectored_entries_0_1_data_lo_lo_hi, tlb_sectored_entries_0_1_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_1_data_lo_hi_lo =
    {tlb_sectored_entries_0_1_data_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_sectored_entries_0_1_data_lo_hi_hi =
    {tlb_sectored_entries_0_1_data_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_sectored_entries_0_1_data_lo_hi =
    {tlb_sectored_entries_0_1_data_lo_hi_hi, tlb_sectored_entries_0_1_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      tlb_sectored_entries_0_1_data_lo =
    {tlb_sectored_entries_0_1_data_lo_hi, tlb_sectored_entries_0_1_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_1_data_hi_lo_lo =
    {tlb_sectored_entries_0_1_data_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_sectored_entries_0_1_data_hi_lo_hi =
    {tlb_sectored_entries_0_1_data_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_sectored_entries_0_1_data_hi_lo =
    {tlb_sectored_entries_0_1_data_hi_lo_hi, tlb_sectored_entries_0_1_data_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_1_data_hi_hi_lo =
    {tlb_sectored_entries_0_1_data_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0]      tlb_sectored_entries_0_1_data_hi_hi_hi =
    {tlb_sectored_entries_0_1_data_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      tlb_sectored_entries_0_1_data_hi_hi =
    {tlb_sectored_entries_0_1_data_hi_hi_hi, tlb_sectored_entries_0_1_data_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      tlb_sectored_entries_0_1_data_hi =
    {tlb_sectored_entries_0_1_data_hi_hi, tlb_sectored_entries_0_1_data_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_2_data_lo_lo_hi =
    {tlb_sectored_entries_0_2_data_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       tlb_sectored_entries_0_2_data_lo_lo =
    {tlb_sectored_entries_0_2_data_lo_lo_hi, tlb_sectored_entries_0_2_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_2_data_lo_hi_lo =
    {tlb_sectored_entries_0_2_data_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_sectored_entries_0_2_data_lo_hi_hi =
    {tlb_sectored_entries_0_2_data_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_sectored_entries_0_2_data_lo_hi =
    {tlb_sectored_entries_0_2_data_lo_hi_hi, tlb_sectored_entries_0_2_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      tlb_sectored_entries_0_2_data_lo =
    {tlb_sectored_entries_0_2_data_lo_hi, tlb_sectored_entries_0_2_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_2_data_hi_lo_lo =
    {tlb_sectored_entries_0_2_data_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_sectored_entries_0_2_data_hi_lo_hi =
    {tlb_sectored_entries_0_2_data_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_sectored_entries_0_2_data_hi_lo =
    {tlb_sectored_entries_0_2_data_hi_lo_hi, tlb_sectored_entries_0_2_data_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_2_data_hi_hi_lo =
    {tlb_sectored_entries_0_2_data_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0]      tlb_sectored_entries_0_2_data_hi_hi_hi =
    {tlb_sectored_entries_0_2_data_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      tlb_sectored_entries_0_2_data_hi_hi =
    {tlb_sectored_entries_0_2_data_hi_hi_hi, tlb_sectored_entries_0_2_data_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      tlb_sectored_entries_0_2_data_hi =
    {tlb_sectored_entries_0_2_data_hi_hi, tlb_sectored_entries_0_2_data_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_3_data_lo_lo_hi =
    {tlb_sectored_entries_0_3_data_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       tlb_sectored_entries_0_3_data_lo_lo =
    {tlb_sectored_entries_0_3_data_lo_lo_hi, tlb_sectored_entries_0_3_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_3_data_lo_hi_lo =
    {tlb_sectored_entries_0_3_data_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_sectored_entries_0_3_data_lo_hi_hi =
    {tlb_sectored_entries_0_3_data_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_sectored_entries_0_3_data_lo_hi =
    {tlb_sectored_entries_0_3_data_lo_hi_hi, tlb_sectored_entries_0_3_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      tlb_sectored_entries_0_3_data_lo =
    {tlb_sectored_entries_0_3_data_lo_hi, tlb_sectored_entries_0_3_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_3_data_hi_lo_lo =
    {tlb_sectored_entries_0_3_data_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_sectored_entries_0_3_data_hi_lo_hi =
    {tlb_sectored_entries_0_3_data_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_sectored_entries_0_3_data_hi_lo =
    {tlb_sectored_entries_0_3_data_hi_lo_hi, tlb_sectored_entries_0_3_data_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_3_data_hi_hi_lo =
    {tlb_sectored_entries_0_3_data_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0]      tlb_sectored_entries_0_3_data_hi_hi_hi =
    {tlb_sectored_entries_0_3_data_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      tlb_sectored_entries_0_3_data_hi_hi =
    {tlb_sectored_entries_0_3_data_hi_hi_hi, tlb_sectored_entries_0_3_data_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      tlb_sectored_entries_0_3_data_hi =
    {tlb_sectored_entries_0_3_data_hi_hi, tlb_sectored_entries_0_3_data_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_4_data_lo_lo_hi =
    {tlb_sectored_entries_0_4_data_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       tlb_sectored_entries_0_4_data_lo_lo =
    {tlb_sectored_entries_0_4_data_lo_lo_hi, tlb_sectored_entries_0_4_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_4_data_lo_hi_lo =
    {tlb_sectored_entries_0_4_data_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_sectored_entries_0_4_data_lo_hi_hi =
    {tlb_sectored_entries_0_4_data_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_sectored_entries_0_4_data_lo_hi =
    {tlb_sectored_entries_0_4_data_lo_hi_hi, tlb_sectored_entries_0_4_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      tlb_sectored_entries_0_4_data_lo =
    {tlb_sectored_entries_0_4_data_lo_hi, tlb_sectored_entries_0_4_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_4_data_hi_lo_lo =
    {tlb_sectored_entries_0_4_data_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_sectored_entries_0_4_data_hi_lo_hi =
    {tlb_sectored_entries_0_4_data_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_sectored_entries_0_4_data_hi_lo =
    {tlb_sectored_entries_0_4_data_hi_lo_hi, tlb_sectored_entries_0_4_data_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_4_data_hi_hi_lo =
    {tlb_sectored_entries_0_4_data_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0]      tlb_sectored_entries_0_4_data_hi_hi_hi =
    {tlb_sectored_entries_0_4_data_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      tlb_sectored_entries_0_4_data_hi_hi =
    {tlb_sectored_entries_0_4_data_hi_hi_hi, tlb_sectored_entries_0_4_data_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      tlb_sectored_entries_0_4_data_hi =
    {tlb_sectored_entries_0_4_data_hi_hi, tlb_sectored_entries_0_4_data_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_5_data_lo_lo_hi =
    {tlb_sectored_entries_0_5_data_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       tlb_sectored_entries_0_5_data_lo_lo =
    {tlb_sectored_entries_0_5_data_lo_lo_hi, tlb_sectored_entries_0_5_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_5_data_lo_hi_lo =
    {tlb_sectored_entries_0_5_data_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_sectored_entries_0_5_data_lo_hi_hi =
    {tlb_sectored_entries_0_5_data_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_sectored_entries_0_5_data_lo_hi =
    {tlb_sectored_entries_0_5_data_lo_hi_hi, tlb_sectored_entries_0_5_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      tlb_sectored_entries_0_5_data_lo =
    {tlb_sectored_entries_0_5_data_lo_hi, tlb_sectored_entries_0_5_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_5_data_hi_lo_lo =
    {tlb_sectored_entries_0_5_data_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_sectored_entries_0_5_data_hi_lo_hi =
    {tlb_sectored_entries_0_5_data_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_sectored_entries_0_5_data_hi_lo =
    {tlb_sectored_entries_0_5_data_hi_lo_hi, tlb_sectored_entries_0_5_data_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_5_data_hi_hi_lo =
    {tlb_sectored_entries_0_5_data_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0]      tlb_sectored_entries_0_5_data_hi_hi_hi =
    {tlb_sectored_entries_0_5_data_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      tlb_sectored_entries_0_5_data_hi_hi =
    {tlb_sectored_entries_0_5_data_hi_hi_hi, tlb_sectored_entries_0_5_data_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      tlb_sectored_entries_0_5_data_hi =
    {tlb_sectored_entries_0_5_data_hi_hi, tlb_sectored_entries_0_5_data_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_6_data_lo_lo_hi =
    {tlb_sectored_entries_0_6_data_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       tlb_sectored_entries_0_6_data_lo_lo =
    {tlb_sectored_entries_0_6_data_lo_lo_hi, tlb_sectored_entries_0_6_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_6_data_lo_hi_lo =
    {tlb_sectored_entries_0_6_data_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_sectored_entries_0_6_data_lo_hi_hi =
    {tlb_sectored_entries_0_6_data_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_sectored_entries_0_6_data_lo_hi =
    {tlb_sectored_entries_0_6_data_lo_hi_hi, tlb_sectored_entries_0_6_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      tlb_sectored_entries_0_6_data_lo =
    {tlb_sectored_entries_0_6_data_lo_hi, tlb_sectored_entries_0_6_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_6_data_hi_lo_lo =
    {tlb_sectored_entries_0_6_data_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_sectored_entries_0_6_data_hi_lo_hi =
    {tlb_sectored_entries_0_6_data_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_sectored_entries_0_6_data_hi_lo =
    {tlb_sectored_entries_0_6_data_hi_lo_hi, tlb_sectored_entries_0_6_data_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_6_data_hi_hi_lo =
    {tlb_sectored_entries_0_6_data_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0]      tlb_sectored_entries_0_6_data_hi_hi_hi =
    {tlb_sectored_entries_0_6_data_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      tlb_sectored_entries_0_6_data_hi_hi =
    {tlb_sectored_entries_0_6_data_hi_hi_hi, tlb_sectored_entries_0_6_data_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      tlb_sectored_entries_0_6_data_hi =
    {tlb_sectored_entries_0_6_data_hi_hi, tlb_sectored_entries_0_6_data_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_7_data_lo_lo_hi =
    {tlb_sectored_entries_0_7_data_lo_lo_hi_hi, tlb_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       tlb_sectored_entries_0_7_data_lo_lo =
    {tlb_sectored_entries_0_7_data_lo_lo_hi, tlb_sectored_entries_0_7_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_7_data_lo_hi_lo =
    {tlb_sectored_entries_0_7_data_lo_hi_lo_hi, tlb_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_sectored_entries_0_7_data_lo_hi_hi =
    {tlb_sectored_entries_0_7_data_lo_hi_hi_hi, tlb_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_sectored_entries_0_7_data_lo_hi =
    {tlb_sectored_entries_0_7_data_lo_hi_hi, tlb_sectored_entries_0_7_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      tlb_sectored_entries_0_7_data_lo =
    {tlb_sectored_entries_0_7_data_lo_hi, tlb_sectored_entries_0_7_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_7_data_hi_lo_lo =
    {tlb_sectored_entries_0_7_data_hi_lo_lo_hi, tlb_newEntry_hw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       tlb_sectored_entries_0_7_data_hi_lo_hi =
    {tlb_sectored_entries_0_7_data_hi_lo_hi_hi, tlb_newEntry_sw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       tlb_sectored_entries_0_7_data_hi_lo =
    {tlb_sectored_entries_0_7_data_hi_lo_hi, tlb_sectored_entries_0_7_data_hi_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       tlb_sectored_entries_0_7_data_hi_hi_lo =
    {tlb_sectored_entries_0_7_data_hi_hi_lo_hi, tlb_newEntry_ae_stage2};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [21:0]      tlb_sectored_entries_0_7_data_hi_hi_hi =
    {tlb_sectored_entries_0_7_data_hi_hi_hi_hi, tlb_newEntry_g};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [24:0]      tlb_sectored_entries_0_7_data_hi_hi =
    {tlb_sectored_entries_0_7_data_hi_hi_hi, tlb_sectored_entries_0_7_data_hi_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [30:0]      tlb_sectored_entries_0_7_data_hi =
    {tlb_sectored_entries_0_7_data_hi_hi, tlb_sectored_entries_0_7_data_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [3:0][41:0] _GEN_36 =
    {{tlb_sectored_entries_0_0_data_3},
     {tlb_sectored_entries_0_0_data_2},
     {tlb_sectored_entries_0_0_data_1},
     {tlb_sectored_entries_0_0_data_0}};	// src/main/scala/rocket/TLB.scala:160:77, :328:29
  wire [41:0]      tlb__entries_WIRE_1 = _GEN_36[tlb_vpn[1:0]];	// src/main/scala/rocket/TLB.scala:160:77, :324:30, src/main/scala/util/package.scala:155:13
  wire [3:0][41:0] _GEN_37 =
    {{tlb_sectored_entries_0_1_data_3},
     {tlb_sectored_entries_0_1_data_2},
     {tlb_sectored_entries_0_1_data_1},
     {tlb_sectored_entries_0_1_data_0}};	// src/main/scala/rocket/TLB.scala:160:77, :328:29
  wire [41:0]      tlb__entries_WIRE_3 = _GEN_37[tlb_vpn[1:0]];	// src/main/scala/rocket/TLB.scala:160:77, :324:30, src/main/scala/util/package.scala:155:13
  wire [3:0][41:0] _GEN_38 =
    {{tlb_sectored_entries_0_2_data_3},
     {tlb_sectored_entries_0_2_data_2},
     {tlb_sectored_entries_0_2_data_1},
     {tlb_sectored_entries_0_2_data_0}};	// src/main/scala/rocket/TLB.scala:160:77, :328:29
  wire [41:0]      tlb__entries_WIRE_5 = _GEN_38[tlb_vpn[1:0]];	// src/main/scala/rocket/TLB.scala:160:77, :324:30, src/main/scala/util/package.scala:155:13
  wire [3:0][41:0] _GEN_39 =
    {{tlb_sectored_entries_0_3_data_3},
     {tlb_sectored_entries_0_3_data_2},
     {tlb_sectored_entries_0_3_data_1},
     {tlb_sectored_entries_0_3_data_0}};	// src/main/scala/rocket/TLB.scala:160:77, :328:29
  wire [41:0]      tlb__entries_WIRE_7 = _GEN_39[tlb_vpn[1:0]];	// src/main/scala/rocket/TLB.scala:160:77, :324:30, src/main/scala/util/package.scala:155:13
  wire [3:0][41:0] _GEN_40 =
    {{tlb_sectored_entries_0_4_data_3},
     {tlb_sectored_entries_0_4_data_2},
     {tlb_sectored_entries_0_4_data_1},
     {tlb_sectored_entries_0_4_data_0}};	// src/main/scala/rocket/TLB.scala:160:77, :328:29
  wire [41:0]      tlb__entries_WIRE_9 = _GEN_40[tlb_vpn[1:0]];	// src/main/scala/rocket/TLB.scala:160:77, :324:30, src/main/scala/util/package.scala:155:13
  wire [3:0][41:0] _GEN_41 =
    {{tlb_sectored_entries_0_5_data_3},
     {tlb_sectored_entries_0_5_data_2},
     {tlb_sectored_entries_0_5_data_1},
     {tlb_sectored_entries_0_5_data_0}};	// src/main/scala/rocket/TLB.scala:160:77, :328:29
  wire [41:0]      tlb__entries_WIRE_11 = _GEN_41[tlb_vpn[1:0]];	// src/main/scala/rocket/TLB.scala:160:77, :324:30, src/main/scala/util/package.scala:155:13
  wire [3:0][41:0] _GEN_42 =
    {{tlb_sectored_entries_0_6_data_3},
     {tlb_sectored_entries_0_6_data_2},
     {tlb_sectored_entries_0_6_data_1},
     {tlb_sectored_entries_0_6_data_0}};	// src/main/scala/rocket/TLB.scala:160:77, :328:29
  wire [41:0]      tlb__entries_WIRE_13 = _GEN_42[tlb_vpn[1:0]];	// src/main/scala/rocket/TLB.scala:160:77, :324:30, src/main/scala/util/package.scala:155:13
  wire [3:0][41:0] _GEN_43 =
    {{tlb_sectored_entries_0_7_data_3},
     {tlb_sectored_entries_0_7_data_2},
     {tlb_sectored_entries_0_7_data_1},
     {tlb_sectored_entries_0_7_data_0}};	// src/main/scala/rocket/TLB.scala:160:77, :328:29
  wire [41:0]      tlb__entries_WIRE_15 = _GEN_43[tlb_vpn[1:0]];	// src/main/scala/rocket/TLB.scala:160:77, :324:30, src/main/scala/util/package.scala:155:13
  wire [1:0]       tlb_ppn_res = _tlb_entries_barrier_8_io_y_ppn[19:18];	// src/main/scala/rocket/TLB.scala:185:26, src/main/scala/util/package.scala:259:25
  wire [1:0]       tlb_ppn_res_1 = _tlb_entries_barrier_9_io_y_ppn[19:18];	// src/main/scala/rocket/TLB.scala:185:26, src/main/scala/util/package.scala:259:25
  wire [1:0]       tlb_ppn_res_2 = _tlb_entries_barrier_10_io_y_ppn[19:18];	// src/main/scala/rocket/TLB.scala:185:26, src/main/scala/util/package.scala:259:25
  wire [1:0]       tlb_ppn_res_3 = _tlb_entries_barrier_11_io_y_ppn[19:18];	// src/main/scala/rocket/TLB.scala:185:26, src/main/scala/util/package.scala:259:25
  wire [19:0]      tlb_ppn =
    (tlb_hitsVec_0 ? _tlb_entries_barrier_io_y_ppn : 20'h0)
    | (tlb_hitsVec_1 ? _tlb_entries_barrier_1_io_y_ppn : 20'h0)
    | (tlb_hitsVec_2 ? _tlb_entries_barrier_2_io_y_ppn : 20'h0)
    | (tlb_hitsVec_3 ? _tlb_entries_barrier_3_io_y_ppn : 20'h0)
    | (tlb_hitsVec_4 ? _tlb_entries_barrier_4_io_y_ppn : 20'h0)
    | (tlb_hitsVec_5 ? _tlb_entries_barrier_5_io_y_ppn : 20'h0)
    | (tlb_hitsVec_6 ? _tlb_entries_barrier_6_io_y_ppn : 20'h0)
    | (tlb_hitsVec_7 ? _tlb_entries_barrier_7_io_y_ppn : 20'h0)
    | (tlb_hitsVec_8
         ? {tlb_ppn_res,
            (tlb_ppn_ignore ? tlb_vpn[17:9] : 9'h0)
              | _tlb_entries_barrier_8_io_y_ppn[17:9],
            tlb_vpn[8:0] | _tlb_entries_barrier_8_io_y_ppn[8:0]}
         : 20'h0)
    | (tlb_hitsVec_9
         ? {tlb_ppn_res_1,
            (tlb_ppn_ignore_2 ? tlb_vpn[17:9] : 9'h0)
              | _tlb_entries_barrier_9_io_y_ppn[17:9],
            tlb_vpn[8:0] | _tlb_entries_barrier_9_io_y_ppn[8:0]}
         : 20'h0)
    | (tlb_hitsVec_10
         ? {tlb_ppn_res_2,
            (tlb_ppn_ignore_4 ? tlb_vpn[17:9] : 9'h0)
              | _tlb_entries_barrier_10_io_y_ppn[17:9],
            tlb_vpn[8:0] | _tlb_entries_barrier_10_io_y_ppn[8:0]}
         : 20'h0)
    | (tlb_hitsVec_11
         ? {tlb_ppn_res_3,
            (tlb_ppn_ignore_6 ? tlb_vpn[17:9] : 9'h0)
              | _tlb_entries_barrier_11_io_y_ppn[17:9],
            tlb_vpn[8:0] | _tlb_entries_barrier_11_io_y_ppn[8:0]}
         : 20'h0) | (tlb_vm_enabled ? 20'h0 : tlb_vpn[19:0]);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/TLB.scala:185:26, :187:34, :188:{18,28,47}, :324:30, :388:61, :432:44, :494:125, src/main/scala/util/package.scala:259:25
  wire [1:0]       tlb_ptw_ae_array_lo_lo_hi =
    {_tlb_entries_barrier_2_io_y_ae_ptw, _tlb_entries_barrier_1_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_ptw_ae_array_lo_lo =
    {tlb_ptw_ae_array_lo_lo_hi, _tlb_entries_barrier_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_ptw_ae_array_lo_hi_hi =
    {_tlb_entries_barrier_5_io_y_ae_ptw, _tlb_entries_barrier_4_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_ptw_ae_array_lo_hi =
    {tlb_ptw_ae_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_ptw_ae_array_lo = {tlb_ptw_ae_array_lo_hi, tlb_ptw_ae_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_ptw_ae_array_hi_lo_hi =
    {_tlb_entries_barrier_8_io_y_ae_ptw, _tlb_entries_barrier_7_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_ptw_ae_array_hi_lo =
    {tlb_ptw_ae_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_ptw_ae_array_hi_hi_hi =
    {_tlb_entries_barrier_11_io_y_ae_ptw, _tlb_entries_barrier_10_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_ptw_ae_array_hi_hi =
    {tlb_ptw_ae_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_ptw_ae_array_hi = {tlb_ptw_ae_array_hi_hi, tlb_ptw_ae_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_ptw_ae_array = {1'h0, tlb_ptw_ae_array_hi, tlb_ptw_ae_array_lo};	// src/main/scala/rocket/TLB.scala:498:25, src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_final_ae_array_lo_lo_hi =
    {_tlb_entries_barrier_2_io_y_ae_final, _tlb_entries_barrier_1_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_final_ae_array_lo_lo =
    {tlb_final_ae_array_lo_lo_hi, _tlb_entries_barrier_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_final_ae_array_lo_hi_hi =
    {_tlb_entries_barrier_5_io_y_ae_final, _tlb_entries_barrier_4_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_final_ae_array_lo_hi =
    {tlb_final_ae_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_final_ae_array_lo =
    {tlb_final_ae_array_lo_hi, tlb_final_ae_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_final_ae_array_hi_lo_hi =
    {_tlb_entries_barrier_8_io_y_ae_final, _tlb_entries_barrier_7_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_final_ae_array_hi_lo =
    {tlb_final_ae_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_final_ae_array_hi_hi_hi =
    {_tlb_entries_barrier_11_io_y_ae_final, _tlb_entries_barrier_10_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_final_ae_array_hi_hi =
    {tlb_final_ae_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_final_ae_array_hi =
    {tlb_final_ae_array_hi_hi, tlb_final_ae_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_final_ae_array =
    {1'h0, tlb_final_ae_array_hi, tlb_final_ae_array_lo};	// src/main/scala/rocket/TLB.scala:499:27, src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_ptw_pf_array_lo_lo_hi =
    {_tlb_entries_barrier_2_io_y_pf, _tlb_entries_barrier_1_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_ptw_pf_array_lo_lo =
    {tlb_ptw_pf_array_lo_lo_hi, _tlb_entries_barrier_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_ptw_pf_array_lo_hi_hi =
    {_tlb_entries_barrier_5_io_y_pf, _tlb_entries_barrier_4_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_ptw_pf_array_lo_hi =
    {tlb_ptw_pf_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_ptw_pf_array_lo = {tlb_ptw_pf_array_lo_hi, tlb_ptw_pf_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_ptw_pf_array_hi_lo_hi =
    {_tlb_entries_barrier_8_io_y_pf, _tlb_entries_barrier_7_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_ptw_pf_array_hi_lo =
    {tlb_ptw_pf_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_ptw_pf_array_hi_hi_hi =
    {_tlb_entries_barrier_11_io_y_pf, _tlb_entries_barrier_10_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_ptw_pf_array_hi_hi =
    {tlb_ptw_pf_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_ptw_pf_array_hi = {tlb_ptw_pf_array_hi_hi, tlb_ptw_pf_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_ptw_pf_array = {1'h0, tlb_ptw_pf_array_hi, tlb_ptw_pf_array_lo};	// src/main/scala/rocket/TLB.scala:500:25, src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_ptw_gf_array_lo_lo_hi =
    {_tlb_entries_barrier_2_io_y_gf, _tlb_entries_barrier_1_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_ptw_gf_array_lo_lo =
    {tlb_ptw_gf_array_lo_lo_hi, _tlb_entries_barrier_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_ptw_gf_array_lo_hi_hi =
    {_tlb_entries_barrier_5_io_y_gf, _tlb_entries_barrier_4_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_ptw_gf_array_lo_hi =
    {tlb_ptw_gf_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_ptw_gf_array_lo = {tlb_ptw_gf_array_lo_hi, tlb_ptw_gf_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_ptw_gf_array_hi_lo_hi =
    {_tlb_entries_barrier_8_io_y_gf, _tlb_entries_barrier_7_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_ptw_gf_array_hi_lo =
    {tlb_ptw_gf_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_ptw_gf_array_hi_hi_hi =
    {_tlb_entries_barrier_11_io_y_gf, _tlb_entries_barrier_10_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_ptw_gf_array_hi_hi =
    {tlb_ptw_gf_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_ptw_gf_array_hi = {tlb_ptw_gf_array_hi_hi, tlb_ptw_gf_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_ptw_gf_array = {1'h0, tlb_ptw_gf_array_hi, tlb_ptw_gf_array_lo};	// src/main/scala/rocket/TLB.scala:501:25, src/main/scala/util/package.scala:37:27
  wire             tlb_sum = tlb_priv_v ? tlb_io_ptw_gstatus_sum : tlb_io_ptw_status_sum;	// src/main/scala/rocket/TLB.scala:358:34, :502:16
  wire [1:0]       _GEN_44 =
    {_tlb_entries_barrier_2_io_y_u, _tlb_entries_barrier_1_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_priv_rw_ok_lo_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_priv_rw_ok_lo_lo_hi = _GEN_44;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_priv_rw_ok_lo_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign tlb_priv_rw_ok_lo_lo_hi_1 = _GEN_44;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_priv_x_ok_lo_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_priv_x_ok_lo_lo_hi = _GEN_44;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_priv_x_ok_lo_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign tlb_priv_x_ok_lo_lo_hi_1 = _GEN_44;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_priv_rw_ok_lo_lo =
    {tlb_priv_rw_ok_lo_lo_hi, _tlb_entries_barrier_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_45 =
    {_tlb_entries_barrier_5_io_y_u, _tlb_entries_barrier_4_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_priv_rw_ok_lo_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_priv_rw_ok_lo_hi_hi = _GEN_45;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_priv_rw_ok_lo_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign tlb_priv_rw_ok_lo_hi_hi_1 = _GEN_45;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_priv_x_ok_lo_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_priv_x_ok_lo_hi_hi = _GEN_45;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_priv_x_ok_lo_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign tlb_priv_x_ok_lo_hi_hi_1 = _GEN_45;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_priv_rw_ok_lo_hi =
    {tlb_priv_rw_ok_lo_hi_hi, _tlb_entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_priv_rw_ok_lo = {tlb_priv_rw_ok_lo_hi, tlb_priv_rw_ok_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_46 =
    {_tlb_entries_barrier_8_io_y_u, _tlb_entries_barrier_7_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_priv_rw_ok_hi_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_priv_rw_ok_hi_lo_hi = _GEN_46;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_priv_rw_ok_hi_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign tlb_priv_rw_ok_hi_lo_hi_1 = _GEN_46;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_priv_x_ok_hi_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_priv_x_ok_hi_lo_hi = _GEN_46;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_priv_x_ok_hi_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign tlb_priv_x_ok_hi_lo_hi_1 = _GEN_46;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_priv_rw_ok_hi_lo =
    {tlb_priv_rw_ok_hi_lo_hi, _tlb_entries_barrier_6_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_47 =
    {_tlb_entries_barrier_11_io_y_u, _tlb_entries_barrier_10_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_priv_rw_ok_hi_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_priv_rw_ok_hi_hi_hi = _GEN_47;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_priv_rw_ok_hi_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign tlb_priv_rw_ok_hi_hi_hi_1 = _GEN_47;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_priv_x_ok_hi_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_priv_x_ok_hi_hi_hi = _GEN_47;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_priv_x_ok_hi_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign tlb_priv_x_ok_hi_hi_hi_1 = _GEN_47;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_priv_rw_ok_hi_hi =
    {tlb_priv_rw_ok_hi_hi_hi, _tlb_entries_barrier_9_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_priv_rw_ok_hi = {tlb_priv_rw_ok_hi_hi, tlb_priv_rw_ok_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_priv_rw_ok_lo_lo_1 =
    {tlb_priv_rw_ok_lo_lo_hi_1, _tlb_entries_barrier_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_priv_rw_ok_lo_hi_1 =
    {tlb_priv_rw_ok_lo_hi_hi_1, _tlb_entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_priv_rw_ok_lo_1 = {tlb_priv_rw_ok_lo_hi_1, tlb_priv_rw_ok_lo_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_priv_rw_ok_hi_lo_1 =
    {tlb_priv_rw_ok_hi_lo_hi_1, _tlb_entries_barrier_6_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_priv_rw_ok_hi_hi_1 =
    {tlb_priv_rw_ok_hi_hi_hi_1, _tlb_entries_barrier_9_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_priv_rw_ok_hi_1 = {tlb_priv_rw_ok_hi_hi_1, tlb_priv_rw_ok_hi_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [11:0]      tlb_priv_rw_ok =
    (~tlb_priv_s | tlb_sum ? {tlb_priv_rw_ok_hi, tlb_priv_rw_ok_lo} : 12'h0)
    | (tlb_priv_s ? ~{tlb_priv_rw_ok_hi_1, tlb_priv_rw_ok_lo_1} : 12'h0);	// src/main/scala/rocket/TLB.scala:359:20, :502:16, :505:{23,24,32,70,75,84}, src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_priv_x_ok_lo_lo =
    {tlb_priv_x_ok_lo_lo_hi, _tlb_entries_barrier_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_priv_x_ok_lo_hi =
    {tlb_priv_x_ok_lo_hi_hi, _tlb_entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_priv_x_ok_lo = {tlb_priv_x_ok_lo_hi, tlb_priv_x_ok_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_priv_x_ok_hi_lo =
    {tlb_priv_x_ok_hi_lo_hi, _tlb_entries_barrier_6_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_priv_x_ok_hi_hi =
    {tlb_priv_x_ok_hi_hi_hi, _tlb_entries_barrier_9_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_priv_x_ok_hi = {tlb_priv_x_ok_hi_hi, tlb_priv_x_ok_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_priv_x_ok_lo_lo_1 =
    {tlb_priv_x_ok_lo_lo_hi_1, _tlb_entries_barrier_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_priv_x_ok_lo_hi_1 =
    {tlb_priv_x_ok_lo_hi_hi_1, _tlb_entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_priv_x_ok_lo_1 = {tlb_priv_x_ok_lo_hi_1, tlb_priv_x_ok_lo_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_priv_x_ok_hi_lo_1 =
    {tlb_priv_x_ok_hi_lo_hi_1, _tlb_entries_barrier_6_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_priv_x_ok_hi_hi_1 =
    {tlb_priv_x_ok_hi_hi_hi_1, _tlb_entries_barrier_9_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_priv_x_ok_hi_1 = {tlb_priv_x_ok_hi_hi_1, tlb_priv_x_ok_hi_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [11:0]      tlb_priv_x_ok =
    tlb_priv_s
      ? ~{tlb_priv_x_ok_hi, tlb_priv_x_ok_lo}
      : {tlb_priv_x_ok_hi_1, tlb_priv_x_ok_lo_1};	// src/main/scala/rocket/TLB.scala:359:20, :508:{22,31}, src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_stage1_bypass_lo_lo_hi =
    {_tlb_entries_barrier_2_io_y_ae_stage2, _tlb_entries_barrier_1_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_stage1_bypass_lo_lo =
    {tlb_stage1_bypass_lo_lo_hi, _tlb_entries_barrier_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_stage1_bypass_lo_hi_hi =
    {_tlb_entries_barrier_5_io_y_ae_stage2, _tlb_entries_barrier_4_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_stage1_bypass_lo_hi =
    {tlb_stage1_bypass_lo_hi_hi, _tlb_entries_barrier_3_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_stage1_bypass_lo =
    {tlb_stage1_bypass_lo_hi, tlb_stage1_bypass_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_stage1_bypass_hi_lo_hi =
    {_tlb_entries_barrier_8_io_y_ae_stage2, _tlb_entries_barrier_7_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_stage1_bypass_hi_lo =
    {tlb_stage1_bypass_hi_lo_hi, _tlb_entries_barrier_6_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_stage1_bypass_hi_hi_hi =
    {_tlb_entries_barrier_11_io_y_ae_stage2, _tlb_entries_barrier_10_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_stage1_bypass_hi_hi =
    {tlb_stage1_bypass_hi_hi_hi, _tlb_entries_barrier_9_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_stage1_bypass_hi =
    {tlb_stage1_bypass_hi_hi, tlb_stage1_bypass_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [11:0]      tlb_stage1_bypass =
    {12{~tlb_stage1_en}} | {tlb_stage1_bypass_hi, tlb_stage1_bypass_lo};	// src/main/scala/rocket/TLB.scala:363:29, :509:{61,68,83,95}, src/main/scala/util/package.scala:37:27
  wire             tlb_mxr = tlb_io_ptw_status_mxr | tlb_priv_v & tlb_io_ptw_gstatus_mxr;	// src/main/scala/rocket/TLB.scala:358:34, :510:{31,36}
  wire [1:0]       tlb_r_array_lo_lo_hi =
    {_tlb_entries_barrier_2_io_y_sr, _tlb_entries_barrier_1_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_r_array_lo_lo =
    {tlb_r_array_lo_lo_hi, _tlb_entries_barrier_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_r_array_lo_hi_hi =
    {_tlb_entries_barrier_5_io_y_sr, _tlb_entries_barrier_4_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_r_array_lo_hi =
    {tlb_r_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_r_array_lo = {tlb_r_array_lo_hi, tlb_r_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_r_array_hi_lo_hi =
    {_tlb_entries_barrier_8_io_y_sr, _tlb_entries_barrier_7_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_r_array_hi_lo =
    {tlb_r_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_r_array_hi_hi_hi =
    {_tlb_entries_barrier_11_io_y_sr, _tlb_entries_barrier_10_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_r_array_hi_hi =
    {tlb_r_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_r_array_hi = {tlb_r_array_hi_hi, tlb_r_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_48 =
    {_tlb_entries_barrier_2_io_y_sx, _tlb_entries_barrier_1_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_r_array_lo_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign tlb_r_array_lo_lo_hi_1 = _GEN_48;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_x_array_lo_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_x_array_lo_lo_hi = _GEN_48;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_r_array_lo_lo_1 =
    {tlb_r_array_lo_lo_hi_1, _tlb_entries_barrier_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_49 =
    {_tlb_entries_barrier_5_io_y_sx, _tlb_entries_barrier_4_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_r_array_lo_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign tlb_r_array_lo_hi_hi_1 = _GEN_49;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_x_array_lo_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_x_array_lo_hi_hi = _GEN_49;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_r_array_lo_hi_1 =
    {tlb_r_array_lo_hi_hi_1, _tlb_entries_barrier_3_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_r_array_lo_1 = {tlb_r_array_lo_hi_1, tlb_r_array_lo_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_50 =
    {_tlb_entries_barrier_8_io_y_sx, _tlb_entries_barrier_7_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_r_array_hi_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign tlb_r_array_hi_lo_hi_1 = _GEN_50;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_x_array_hi_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_x_array_hi_lo_hi = _GEN_50;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_r_array_hi_lo_1 =
    {tlb_r_array_hi_lo_hi_1, _tlb_entries_barrier_6_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_51 =
    {_tlb_entries_barrier_11_io_y_sx, _tlb_entries_barrier_10_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_r_array_hi_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign tlb_r_array_hi_hi_hi_1 = _GEN_51;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_x_array_hi_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_x_array_hi_hi_hi = _GEN_51;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_r_array_hi_hi_1 =
    {tlb_r_array_hi_hi_hi_1, _tlb_entries_barrier_9_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_r_array_hi_1 = {tlb_r_array_hi_hi_1, tlb_r_array_hi_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_r_array =
    {1'h1,
     tlb_priv_rw_ok
       & ({tlb_r_array_hi, tlb_r_array_lo}
          | (tlb_mxr ? {tlb_r_array_hi_1, tlb_r_array_lo_1} : 12'h0))
       | tlb_stage1_bypass};	// src/main/scala/rocket/TLB.scala:505:70, :509:61, :510:31, :512:{20,41,69,74,113}, src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_w_array_lo_lo_hi =
    {_tlb_entries_barrier_2_io_y_sw, _tlb_entries_barrier_1_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_w_array_lo_lo =
    {tlb_w_array_lo_lo_hi, _tlb_entries_barrier_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_w_array_lo_hi_hi =
    {_tlb_entries_barrier_5_io_y_sw, _tlb_entries_barrier_4_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_w_array_lo_hi =
    {tlb_w_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_w_array_lo = {tlb_w_array_lo_hi, tlb_w_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_w_array_hi_lo_hi =
    {_tlb_entries_barrier_8_io_y_sw, _tlb_entries_barrier_7_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_w_array_hi_lo =
    {tlb_w_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_w_array_hi_hi_hi =
    {_tlb_entries_barrier_11_io_y_sw, _tlb_entries_barrier_10_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_w_array_hi_hi =
    {tlb_w_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_w_array_hi = {tlb_w_array_hi_hi, tlb_w_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_w_array =
    {1'h1, tlb_priv_rw_ok & {tlb_w_array_hi, tlb_w_array_lo} | tlb_stage1_bypass};	// src/main/scala/rocket/TLB.scala:505:70, :509:61, :513:{20,41,69}, src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_x_array_lo_lo =
    {tlb_x_array_lo_lo_hi, _tlb_entries_barrier_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_x_array_lo_hi =
    {tlb_x_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_x_array_lo = {tlb_x_array_lo_hi, tlb_x_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_x_array_hi_lo =
    {tlb_x_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_x_array_hi_hi =
    {tlb_x_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_x_array_hi = {tlb_x_array_hi_hi, tlb_x_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_x_array =
    {1'h1, tlb_priv_x_ok & {tlb_x_array_hi, tlb_x_array_lo} | tlb_stage1_bypass};	// src/main/scala/rocket/TLB.scala:508:22, :509:61, :514:{20,40,68}, src/main/scala/util/package.scala:37:27
  wire [11:0]      tlb_stage2_bypass = {12{~tlb_stage2_en}};	// src/main/scala/rocket/TLB.scala:367:48, :515:{27,42}
  wire [1:0]       tlb_hr_array_lo_lo_hi =
    {_tlb_entries_barrier_2_io_y_hr, _tlb_entries_barrier_1_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_hr_array_lo_lo =
    {tlb_hr_array_lo_lo_hi, _tlb_entries_barrier_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_hr_array_lo_hi_hi =
    {_tlb_entries_barrier_5_io_y_hr, _tlb_entries_barrier_4_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_hr_array_lo_hi =
    {tlb_hr_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_hr_array_lo = {tlb_hr_array_lo_hi, tlb_hr_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_hr_array_hi_lo_hi =
    {_tlb_entries_barrier_8_io_y_hr, _tlb_entries_barrier_7_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_hr_array_hi_lo =
    {tlb_hr_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_hr_array_hi_hi_hi =
    {_tlb_entries_barrier_11_io_y_hr, _tlb_entries_barrier_10_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_hr_array_hi_hi =
    {tlb_hr_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_hr_array_hi = {tlb_hr_array_hi_hi, tlb_hr_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_52 =
    {_tlb_entries_barrier_2_io_y_hx, _tlb_entries_barrier_1_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_hr_array_lo_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign tlb_hr_array_lo_lo_hi_1 = _GEN_52;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_hx_array_lo_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_hx_array_lo_lo_hi = _GEN_52;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_hr_array_lo_lo_1 =
    {tlb_hr_array_lo_lo_hi_1, _tlb_entries_barrier_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_53 =
    {_tlb_entries_barrier_5_io_y_hx, _tlb_entries_barrier_4_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_hr_array_lo_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign tlb_hr_array_lo_hi_hi_1 = _GEN_53;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_hx_array_lo_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_hx_array_lo_hi_hi = _GEN_53;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_hr_array_lo_hi_1 =
    {tlb_hr_array_lo_hi_hi_1, _tlb_entries_barrier_3_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_hr_array_lo_1 = {tlb_hr_array_lo_hi_1, tlb_hr_array_lo_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_54 =
    {_tlb_entries_barrier_8_io_y_hx, _tlb_entries_barrier_7_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_hr_array_hi_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign tlb_hr_array_hi_lo_hi_1 = _GEN_54;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_hx_array_hi_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_hx_array_hi_lo_hi = _GEN_54;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_hr_array_hi_lo_1 =
    {tlb_hr_array_hi_lo_hi_1, _tlb_entries_barrier_6_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_55 =
    {_tlb_entries_barrier_11_io_y_hx, _tlb_entries_barrier_10_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_hr_array_hi_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign tlb_hr_array_hi_hi_hi_1 = _GEN_55;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_hx_array_hi_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_hx_array_hi_hi_hi = _GEN_55;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_hr_array_hi_hi_1 =
    {tlb_hr_array_hi_hi_hi_1, _tlb_entries_barrier_9_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_hr_array_hi_1 = {tlb_hr_array_hi_hi_1, tlb_hr_array_hi_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_hr_array =
    {1'h1,
     {tlb_hr_array_hi, tlb_hr_array_lo}
       | (tlb_io_ptw_status_mxr ? {tlb_hr_array_hi_1, tlb_hr_array_lo_1} : 12'h0)
       | tlb_stage2_bypass};	// src/main/scala/rocket/TLB.scala:515:27, :516:{21,55,60,111}, src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_hw_array_lo_lo_hi =
    {_tlb_entries_barrier_2_io_y_hw, _tlb_entries_barrier_1_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_hw_array_lo_lo =
    {tlb_hw_array_lo_lo_hi, _tlb_entries_barrier_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_hw_array_lo_hi_hi =
    {_tlb_entries_barrier_5_io_y_hw, _tlb_entries_barrier_4_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_hw_array_lo_hi =
    {tlb_hw_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_hw_array_lo = {tlb_hw_array_lo_hi, tlb_hw_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_hw_array_hi_lo_hi =
    {_tlb_entries_barrier_8_io_y_hw, _tlb_entries_barrier_7_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_hw_array_hi_lo =
    {tlb_hw_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_hw_array_hi_hi_hi =
    {_tlb_entries_barrier_11_io_y_hw, _tlb_entries_barrier_10_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_hw_array_hi_hi =
    {tlb_hw_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_hw_array_hi = {tlb_hw_array_hi_hi, tlb_hw_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_hw_array =
    {1'h1, {tlb_hw_array_hi, tlb_hw_array_lo} | tlb_stage2_bypass};	// src/main/scala/rocket/TLB.scala:515:27, :517:{21,55}, src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_hx_array_lo_lo =
    {tlb_hx_array_lo_lo_hi, _tlb_entries_barrier_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_hx_array_lo_hi =
    {tlb_hx_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_hx_array_lo = {tlb_hx_array_lo_hi, tlb_hx_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_hx_array_hi_lo =
    {tlb_hx_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_hx_array_hi_hi =
    {tlb_hx_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_hx_array_hi = {tlb_hx_array_hi_hi, tlb_hx_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_hx_array =
    {1'h1, {tlb_hx_array_hi, tlb_hx_array_lo} | tlb_stage2_bypass};	// src/main/scala/rocket/TLB.scala:515:27, :518:{21,55}, src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_pr_array_lo_lo_hi =
    {_tlb_entries_barrier_2_io_y_pr, _tlb_entries_barrier_1_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_pr_array_lo_lo =
    {tlb_pr_array_lo_lo_hi, _tlb_entries_barrier_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_pr_array_lo_hi_hi =
    {_tlb_entries_barrier_5_io_y_pr, _tlb_entries_barrier_4_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_pr_array_lo_hi =
    {tlb_pr_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_pr_array_lo = {tlb_pr_array_lo_hi, tlb_pr_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_pr_array_hi_lo_hi =
    {_tlb_entries_barrier_8_io_y_pr, _tlb_entries_barrier_7_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_pr_array_hi_lo =
    {tlb_pr_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_pr_array_hi_hi_hi =
    {_tlb_entries_barrier_11_io_y_pr, _tlb_entries_barrier_10_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_pr_array_hi_hi =
    {tlb_pr_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_pr_array_hi = {tlb_pr_array_hi_hi, tlb_pr_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb__pr_array_T_2 = tlb_ptw_ae_array | tlb_final_ae_array;	// src/main/scala/rocket/TLB.scala:498:25, :499:27, :521:104
  wire [12:0]      tlb_pr_array =
    {tlb_prot_r, tlb_pr_array_hi, tlb_pr_array_lo} & ~tlb__pr_array_T_2;	// src/main/scala/rocket/TLB.scala:421:66, :521:{21,87,89,104}, src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_pw_array_lo_lo_hi =
    {_tlb_entries_barrier_2_io_y_pw, _tlb_entries_barrier_1_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_pw_array_lo_lo =
    {tlb_pw_array_lo_lo_hi, _tlb_entries_barrier_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_pw_array_lo_hi_hi =
    {_tlb_entries_barrier_5_io_y_pw, _tlb_entries_barrier_4_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_pw_array_lo_hi =
    {tlb_pw_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_pw_array_lo = {tlb_pw_array_lo_hi, tlb_pw_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_pw_array_hi_lo_hi =
    {_tlb_entries_barrier_8_io_y_pw, _tlb_entries_barrier_7_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_pw_array_hi_lo =
    {tlb_pw_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_pw_array_hi_hi_hi =
    {_tlb_entries_barrier_11_io_y_pw, _tlb_entries_barrier_10_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_pw_array_hi_hi =
    {tlb_pw_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_pw_array_hi = {tlb_pw_array_hi_hi, tlb_pw_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_pw_array =
    {tlb_prot_w, tlb_pw_array_hi, tlb_pw_array_lo} & ~tlb__pr_array_T_2;	// src/main/scala/rocket/TLB.scala:422:70, :521:104, :523:{21,87,89}, src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_px_array_lo_lo_hi =
    {_tlb_entries_barrier_2_io_y_px, _tlb_entries_barrier_1_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_px_array_lo_lo =
    {tlb_px_array_lo_lo_hi, _tlb_entries_barrier_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_px_array_lo_hi_hi =
    {_tlb_entries_barrier_5_io_y_px, _tlb_entries_barrier_4_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_px_array_lo_hi =
    {tlb_px_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_px_array_lo = {tlb_px_array_lo_hi, tlb_px_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_px_array_hi_lo_hi =
    {_tlb_entries_barrier_8_io_y_px, _tlb_entries_barrier_7_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_px_array_hi_lo =
    {tlb_px_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_px_array_hi_hi_hi =
    {_tlb_entries_barrier_11_io_y_px, _tlb_entries_barrier_10_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_px_array_hi_hi =
    {tlb_px_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_px_array_hi = {tlb_px_array_hi_hi, tlb_px_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_px_array =
    {tlb_prot_x, tlb_px_array_hi, tlb_px_array_lo} & ~tlb__pr_array_T_2;	// src/main/scala/rocket/TLB.scala:426:65, :521:104, :525:{21,87,89}, src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_eff_array_lo_lo_hi =
    {_tlb_entries_barrier_2_io_y_eff, _tlb_entries_barrier_1_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_eff_array_lo_lo =
    {tlb_eff_array_lo_lo_hi, _tlb_entries_barrier_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_eff_array_lo_hi_hi =
    {_tlb_entries_barrier_5_io_y_eff, _tlb_entries_barrier_4_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_eff_array_lo_hi =
    {tlb_eff_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_eff_array_lo = {tlb_eff_array_lo_hi, tlb_eff_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_eff_array_hi_lo_hi =
    {_tlb_entries_barrier_8_io_y_eff, _tlb_entries_barrier_7_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_eff_array_hi_lo =
    {tlb_eff_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_eff_array_hi_hi_hi =
    {_tlb_entries_barrier_11_io_y_eff, _tlb_entries_barrier_10_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_eff_array_hi_hi =
    {tlb_eff_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_eff_array_hi = {tlb_eff_array_hi_hi, tlb_eff_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_eff_array = {tlb_prot_eff, tlb_eff_array_hi, tlb_eff_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :527:22, src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_56 =
    {_tlb_entries_barrier_2_io_y_c, _tlb_entries_barrier_1_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_c_array_lo_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_c_array_lo_lo_hi = _GEN_56;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_prefetchable_array_lo_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_prefetchable_array_lo_lo_hi = _GEN_56;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_c_array_lo_lo =
    {tlb_c_array_lo_lo_hi, _tlb_entries_barrier_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_57 =
    {_tlb_entries_barrier_5_io_y_c, _tlb_entries_barrier_4_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_c_array_lo_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_c_array_lo_hi_hi = _GEN_57;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_prefetchable_array_lo_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_prefetchable_array_lo_hi_hi = _GEN_57;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_c_array_lo_hi =
    {tlb_c_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_c_array_lo = {tlb_c_array_lo_hi, tlb_c_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_58 =
    {_tlb_entries_barrier_8_io_y_c, _tlb_entries_barrier_7_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_c_array_hi_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_c_array_hi_lo_hi = _GEN_58;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_prefetchable_array_hi_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_prefetchable_array_hi_lo_hi = _GEN_58;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_c_array_hi_lo =
    {tlb_c_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_59 =
    {_tlb_entries_barrier_11_io_y_c, _tlb_entries_barrier_10_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_c_array_hi_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_c_array_hi_hi_hi = _GEN_59;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_prefetchable_array_hi_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign tlb_prefetchable_array_hi_hi_hi = _GEN_59;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_c_array_hi_hi =
    {tlb_c_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_c_array_hi = {tlb_c_array_hi_hi, tlb_c_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_c_array = {tlb_cacheable, tlb_c_array_hi, tlb_c_array_lo};	// src/main/scala/rocket/TLB.scala:417:49, :529:20, src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_lrscAllowed = tlb_c_array;	// src/main/scala/rocket/TLB.scala:529:20, :572:24
  wire [1:0]       tlb_ppp_array_lo_lo_hi =
    {_tlb_entries_barrier_2_io_y_ppp, _tlb_entries_barrier_1_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_ppp_array_lo_lo =
    {tlb_ppp_array_lo_lo_hi, _tlb_entries_barrier_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_ppp_array_lo_hi_hi =
    {_tlb_entries_barrier_5_io_y_ppp, _tlb_entries_barrier_4_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_ppp_array_lo_hi =
    {tlb_ppp_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_ppp_array_lo = {tlb_ppp_array_lo_hi, tlb_ppp_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_ppp_array_hi_lo_hi =
    {_tlb_entries_barrier_8_io_y_ppp, _tlb_entries_barrier_7_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_ppp_array_hi_lo =
    {tlb_ppp_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_ppp_array_hi_hi_hi =
    {_tlb_entries_barrier_11_io_y_ppp, _tlb_entries_barrier_10_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_ppp_array_hi_hi =
    {tlb_ppp_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_ppp_array_hi = {tlb_ppp_array_hi_hi, tlb_ppp_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_ppp_array = {tlb_prot_pp, tlb_ppp_array_hi, tlb_ppp_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :531:22, src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_paa_array_lo_lo_hi =
    {_tlb_entries_barrier_2_io_y_paa, _tlb_entries_barrier_1_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_paa_array_lo_lo =
    {tlb_paa_array_lo_lo_hi, _tlb_entries_barrier_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_paa_array_lo_hi_hi =
    {_tlb_entries_barrier_5_io_y_paa, _tlb_entries_barrier_4_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_paa_array_lo_hi =
    {tlb_paa_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_paa_array_lo = {tlb_paa_array_lo_hi, tlb_paa_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_paa_array_hi_lo_hi =
    {_tlb_entries_barrier_8_io_y_paa, _tlb_entries_barrier_7_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_paa_array_hi_lo =
    {tlb_paa_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_paa_array_hi_hi_hi =
    {_tlb_entries_barrier_11_io_y_paa, _tlb_entries_barrier_10_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_paa_array_hi_hi =
    {tlb_paa_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_paa_array_hi = {tlb_paa_array_hi_hi, tlb_paa_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_paa_array = {tlb_prot_aa, tlb_paa_array_hi, tlb_paa_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :533:22, src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_pal_array_lo_lo_hi =
    {_tlb_entries_barrier_2_io_y_pal, _tlb_entries_barrier_1_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_pal_array_lo_lo =
    {tlb_pal_array_lo_lo_hi, _tlb_entries_barrier_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_pal_array_lo_hi_hi =
    {_tlb_entries_barrier_5_io_y_pal, _tlb_entries_barrier_4_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_pal_array_lo_hi =
    {tlb_pal_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_pal_array_lo = {tlb_pal_array_lo_hi, tlb_pal_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_pal_array_hi_lo_hi =
    {_tlb_entries_barrier_8_io_y_pal, _tlb_entries_barrier_7_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_pal_array_hi_lo =
    {tlb_pal_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       tlb_pal_array_hi_hi_hi =
    {_tlb_entries_barrier_11_io_y_pal, _tlb_entries_barrier_10_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_pal_array_hi_hi =
    {tlb_pal_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_pal_array_hi = {tlb_pal_array_hi_hi, tlb_pal_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_pal_array = {tlb_prot_al, tlb_pal_array_hi, tlb_pal_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :535:22, src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_ppp_array_if_cached = tlb_ppp_array | tlb_c_array;	// src/main/scala/rocket/TLB.scala:529:20, :531:22, :536:39
  wire [12:0]      tlb_paa_array_if_cached = tlb_paa_array | tlb_c_array;	// src/main/scala/rocket/TLB.scala:529:20, :533:22, :537:39
  wire [12:0]      tlb_pal_array_if_cached = tlb_pal_array | tlb_c_array;	// src/main/scala/rocket/TLB.scala:529:20, :535:22, :538:39
  wire [2:0]       tlb_prefetchable_array_lo_lo =
    {tlb_prefetchable_array_lo_lo_hi, _tlb_entries_barrier_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_prefetchable_array_lo_hi =
    {tlb_prefetchable_array_lo_hi_hi, _tlb_entries_barrier_3_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_prefetchable_array_lo =
    {tlb_prefetchable_array_lo_hi, tlb_prefetchable_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       tlb_prefetchable_array_hi_lo =
    {tlb_prefetchable_array_hi_lo_hi, _tlb_entries_barrier_6_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       tlb_prefetchable_array_hi_hi =
    {tlb_prefetchable_array_hi_hi_hi, _tlb_entries_barrier_9_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       tlb_prefetchable_array_hi =
    {tlb_prefetchable_array_hi_hi, tlb_prefetchable_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      tlb_prefetchable_array =
    {tlb_cacheable & tlb_homogeneous,
     tlb_prefetchable_array_hi,
     tlb_prefetchable_array_lo};	// src/main/scala/rocket/TLB.scala:417:49, :539:{31,43}, src/main/scala/rocket/TLBPermissions.scala:101:65, src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_io_req_bits_size;
  wire             tlb_misaligned =
    |(tlb_io_req_bits_vaddr[3:0] & (4'h1 << tlb_io_req_bits_size) - 4'h1);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/TLB.scala:542:{39,69,77}
  wire [42:0]      tlb_bad_gpa_maskedVAddr = tlb_io_req_bits_vaddr & 43'h60000000000;	// src/main/scala/rocket/TLB.scala:551:43
  wire             tlb_bad_gpa =
    tlb_vm_enabled & ~tlb_stage1_en & (|tlb_bad_gpa_maskedVAddr);	// src/main/scala/rocket/TLB.scala:363:29, :388:61, :509:83, :551:43, :552:51, :557:{21,35}
  wire [42:0]      tlb_bad_va_maskedVAddr = tlb_io_req_bits_vaddr & 43'h7C000000000;	// src/main/scala/rocket/TLB.scala:551:43
  wire             tlb_bad_va =
    tlb_vm_enabled & tlb_stage1_en
    & ~(tlb_bad_va_maskedVAddr == 43'h0 | tlb_bad_va_maskedVAddr == 43'h7C000000000);	// src/main/scala/rocket/TLB.scala:363:29, :388:61, :551:43, :552:{37,51,59,86}, :560:{21,34}
  wire [4:0]       tlb_io_req_bits_cmd;
  wire             tlb__cmd_lrsc_T = tlb_io_req_bits_cmd == 5'h6;	// src/main/scala/util/package.scala:16:47
  wire             tlb__cmd_lrsc_T_1 = tlb_io_req_bits_cmd == 5'h7;	// src/main/scala/util/package.scala:16:47
  wire             tlb_cmd_lrsc = tlb__cmd_lrsc_T | tlb__cmd_lrsc_T_1;	// src/main/scala/rocket/TLB.scala:562:33, src/main/scala/util/package.scala:16:47, :73:59
  wire             tlb__cmd_read_T_7 = tlb_io_req_bits_cmd == 5'h4;	// src/main/scala/util/package.scala:16:47
  wire             tlb__cmd_read_T_8 = tlb_io_req_bits_cmd == 5'h9;	// src/main/scala/util/package.scala:16:47
  wire             tlb__cmd_read_T_9 = tlb_io_req_bits_cmd == 5'hA;	// src/main/scala/util/package.scala:16:47
  wire             tlb__cmd_read_T_10 = tlb_io_req_bits_cmd == 5'hB;	// src/main/scala/util/package.scala:16:47
  wire             tlb_cmd_amo_logical =
    tlb__cmd_read_T_7 | tlb__cmd_read_T_8 | tlb__cmd_read_T_9 | tlb__cmd_read_T_10;	// src/main/scala/rocket/TLB.scala:563:40, src/main/scala/util/package.scala:16:47, :73:59
  wire             tlb__cmd_read_T_14 = tlb_io_req_bits_cmd == 5'h8;	// src/main/scala/util/package.scala:16:47
  wire             tlb__cmd_read_T_15 = tlb_io_req_bits_cmd == 5'hC;	// src/main/scala/util/package.scala:16:47
  wire             tlb__cmd_read_T_16 = tlb_io_req_bits_cmd == 5'hD;	// src/main/scala/util/package.scala:16:47
  wire             tlb__cmd_read_T_17 = tlb_io_req_bits_cmd == 5'hE;	// src/main/scala/util/package.scala:16:47
  wire             tlb__cmd_read_T_18 = tlb_io_req_bits_cmd == 5'hF;	// src/main/scala/util/package.scala:16:47
  wire             tlb_cmd_amo_arithmetic =
    tlb__cmd_read_T_14 | tlb__cmd_read_T_15 | tlb__cmd_read_T_16 | tlb__cmd_read_T_17
    | tlb__cmd_read_T_18;	// src/main/scala/rocket/TLB.scala:564:43, src/main/scala/util/package.scala:16:47, :73:59
  wire             tlb_cmd_put_partial = tlb_io_req_bits_cmd == 5'h11;	// src/main/scala/rocket/TLB.scala:565:41
  wire             tlb_cmd_readx = tlb_io_req_bits_cmd == 5'h10;	// src/main/scala/rocket/TLB.scala:567:37, src/main/scala/util/package.scala:16:47
  wire             tlb_cmd_read =
    tlb_io_req_bits_cmd == 5'h0 | tlb_cmd_readx | tlb__cmd_lrsc_T | tlb__cmd_lrsc_T_1
    | tlb__cmd_read_T_7 | tlb__cmd_read_T_8 | tlb__cmd_read_T_9 | tlb__cmd_read_T_10
    | tlb__cmd_read_T_14 | tlb__cmd_read_T_15 | tlb__cmd_read_T_16 | tlb__cmd_read_T_17
    | tlb__cmd_read_T_18;	// src/main/scala/rocket/Consts.scala:83:44, :85:68, src/main/scala/rocket/TLB.scala:567:37, src/main/scala/util/package.scala:16:47, :73:59
  wire             tlb_cmd_write =
    tlb_io_req_bits_cmd == 5'h1 | tlb_cmd_put_partial | tlb__cmd_lrsc_T_1
    | tlb__cmd_read_T_7 | tlb__cmd_read_T_8 | tlb__cmd_read_T_9 | tlb__cmd_read_T_10
    | tlb__cmd_read_T_14 | tlb__cmd_read_T_15 | tlb__cmd_read_T_16 | tlb__cmd_read_T_17
    | tlb__cmd_read_T_18;	// src/main/scala/rocket/Consts.scala:83:44, :86:{32,42,59,76}, src/main/scala/rocket/TLB.scala:565:41, src/main/scala/util/package.scala:16:47, :73:59
  wire             tlb_cmd_write_perms =
    tlb_cmd_write | tlb_io_req_bits_cmd == 5'h5 | tlb_io_req_bits_cmd == 5'h17;	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/TLB.scala:569:35, src/main/scala/util/package.scala:16:47, :73:59
  wire [12:0]      tlb_ae_array =
    (tlb_misaligned ? tlb_eff_array : 13'h0) | (tlb_cmd_lrsc ? ~tlb_lrscAllowed : 13'h0);	// src/main/scala/rocket/TLB.scala:527:22, :542:77, :562:33, :572:24, :574:{8,37}, :575:{8,19}
  wire [12:0]      tlb_ae_ld_array = tlb_cmd_read ? tlb_ae_array | ~tlb_pr_array : 13'h0;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/TLB.scala:521:87, :574:37, :578:{24,44,46}
  wire [12:0]      tlb_ae_st_array =
    (tlb_cmd_write_perms ? tlb_ae_array | ~tlb_pw_array : 13'h0)
    | (tlb_cmd_put_partial ? ~tlb_ppp_array_if_cached : 13'h0)
    | (tlb_cmd_amo_logical ? ~tlb_pal_array_if_cached : 13'h0)
    | (tlb_cmd_amo_arithmetic ? ~tlb_paa_array_if_cached : 13'h0);	// src/main/scala/rocket/TLB.scala:523:87, :536:39, :537:39, :538:39, :563:40, :564:43, :565:41, :569:35, :574:37, :580:{8,35,37,53}, :581:{8,26,53}, :582:{8,26,53}, :583:{8,29}
  wire [12:0]      tlb_must_alloc_array =
    (tlb_cmd_put_partial ? ~tlb_ppp_array : 13'h0)
    | (tlb_cmd_amo_logical ? ~tlb_pal_array : 13'h0)
    | (tlb_cmd_amo_arithmetic ? ~tlb_paa_array : 13'h0) | {13{tlb_cmd_lrsc}};	// src/main/scala/rocket/TLB.scala:531:22, :533:22, :535:22, :562:33, :563:40, :564:43, :565:41, :585:{8,26,43}, :586:{8,26,43}, :587:{8,29,46}, :588:8
  wire [12:0]      tlb_pf_ld_array =
    tlb_cmd_read
      ? (~(tlb_cmd_readx ? tlb_x_array : tlb_r_array) & ~tlb_ptw_ae_array
         | tlb_ptw_pf_array) & ~tlb_ptw_gf_array
      : 13'h0;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/TLB.scala:498:25, :500:25, :501:25, :512:20, :514:20, :567:37, :589:{24,37,41,71,73,88,104,106}
  wire [12:0]      tlb_pf_st_array =
    tlb_cmd_write_perms
      ? (~tlb_w_array & ~tlb_ptw_ae_array | tlb_ptw_pf_array) & ~tlb_ptw_gf_array
      : 13'h0;	// src/main/scala/rocket/TLB.scala:498:25, :500:25, :501:25, :513:20, :569:35, :589:{73,106}, :590:{24,44,53,70,86}
  wire [12:0]      tlb_pf_inst_array =
    (~tlb_x_array & ~tlb_ptw_ae_array | tlb_ptw_pf_array) & ~tlb_ptw_gf_array;	// src/main/scala/rocket/TLB.scala:498:25, :500:25, :501:25, :514:20, :589:{73,106}, :591:{25,34,51,67}
  wire [12:0]      tlb_gf_ld_array =
    tlb_priv_v & tlb_cmd_read
      ? ~(tlb_cmd_readx ? tlb_hx_array : tlb_hr_array) & ~tlb_ptw_ae_array
      : 13'h0;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/TLB.scala:358:34, :498:25, :516:21, :518:21, :567:37, :589:73, :592:{24,32,45,49,81}
  wire [12:0]      tlb_gf_st_array =
    tlb_priv_v & tlb_cmd_write_perms ? ~tlb_hw_array & ~tlb_ptw_ae_array : 13'h0;	// src/main/scala/rocket/TLB.scala:358:34, :498:25, :517:21, :569:35, :589:73, :593:{24,32,52,62}
  wire [12:0]      tlb_gf_inst_array =
    tlb_priv_v ? ~tlb_hx_array & ~tlb_ptw_ae_array : 13'h0;	// src/main/scala/rocket/TLB.scala:358:34, :498:25, :518:21, :589:73, :594:{26,35,45}
  wire [12:0]      tlb_gpa_hits_need_gpa_mask = tlb_gf_ld_array | tlb_gf_st_array;	// src/main/scala/rocket/TLB.scala:592:24, :593:24, :597:73
  wire [11:0]      tlb_gpa_hits_hit_mask =
    {12{tlb_r_gpa_valid & tlb_r_gpa_vpn == tlb_vpn}} | {12{~tlb_vstage1_en}};	// src/main/scala/rocket/TLB.scala:324:30, :351:24, :353:22, :365:48, :598:{24,60,73,82,88,107}
  wire [11:0]      tlb_gpa_hits =
    tlb_gpa_hits_hit_mask | ~(tlb_gpa_hits_need_gpa_mask[11:0]);	// src/main/scala/rocket/TLB.scala:597:73, :598:82, :599:{14,16,30}
  wire             tlb_tlb_hit_if_not_gpa_miss = |tlb_real_hits;	// src/main/scala/rocket/TLB.scala:602:43, src/main/scala/util/package.scala:37:27
  wire             tlb_tlb_hit = |(tlb_real_hits & tlb_gpa_hits);	// src/main/scala/rocket/TLB.scala:599:14, :603:{28,40}, src/main/scala/util/package.scala:37:27
  wire             tlb_tlb_miss =
    tlb_vm_enabled & ~tlb_vsatp_mode_mismatch & ~tlb_bad_va & ~tlb_tlb_hit;	// src/main/scala/rocket/TLB.scala:388:61, :392:78, :560:34, :603:40, :605:{29,32,53,56,64,67}
  reg  [6:0]       tlb_state_vec_0;	// src/main/scala/util/Replacement.scala:305:17
  reg  [2:0]       tlb_state_reg_1;	// src/main/scala/util/Replacement.scala:168:70
  wire [1:0]       _GEN_60 = {tlb_sector_hits_1, tlb_sector_hits_0};	// src/main/scala/chisel3/util/OneHot.scala:21:45, src/main/scala/rocket/TLB.scala:162:55
  wire [1:0]       tlb_lo_lo;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  assign tlb_lo_lo = _GEN_60;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       tlb_r_sectored_hit_bits_lo_lo;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  assign tlb_r_sectored_hit_bits_lo_lo = _GEN_60;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       _GEN_61 = {tlb_sector_hits_3, tlb_sector_hits_2};	// src/main/scala/chisel3/util/OneHot.scala:21:45, src/main/scala/rocket/TLB.scala:162:55
  wire [1:0]       tlb_lo_hi;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  assign tlb_lo_hi = _GEN_61;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       tlb_r_sectored_hit_bits_lo_hi;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  assign tlb_r_sectored_hit_bits_lo_hi = _GEN_61;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [3:0]       tlb_lo = {tlb_lo_hi, tlb_lo_lo};	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [3:0]       tlb_lo_1 = tlb_lo;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :31:18
  wire [1:0]       _GEN_62 = {tlb_sector_hits_5, tlb_sector_hits_4};	// src/main/scala/chisel3/util/OneHot.scala:21:45, src/main/scala/rocket/TLB.scala:162:55
  wire [1:0]       tlb_hi_lo;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  assign tlb_hi_lo = _GEN_62;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       tlb_r_sectored_hit_bits_hi_lo;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  assign tlb_r_sectored_hit_bits_hi_lo = _GEN_62;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       _GEN_63 = {tlb_sector_hits_7, tlb_sector_hits_6};	// src/main/scala/chisel3/util/OneHot.scala:21:45, src/main/scala/rocket/TLB.scala:162:55
  wire [1:0]       tlb_hi_hi;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  assign tlb_hi_hi = _GEN_63;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       tlb_r_sectored_hit_bits_hi_hi;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  assign tlb_r_sectored_hit_bits_hi_hi = _GEN_63;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [3:0]       tlb_hi = {tlb_hi_hi, tlb_hi_lo};	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [3:0]       tlb_hi_1 = tlb_hi;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :30:18
  wire [3:0]       tlb__15 = tlb_hi_1 | tlb_lo_1;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]       tlb_hi_2 = tlb__15[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]       tlb_lo_2 = tlb__15[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [2:0]       tlb_state_vec_0_touch_way_sized =
    {|tlb_hi_1, |tlb_hi_2, tlb_hi_2[1] | tlb_lo_2[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/util/package.scala:155:13
  wire             tlb_state_vec_0_set_left_older = ~(tlb_state_vec_0_touch_way_sized[2]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire [2:0]       tlb_state_vec_0_left_subtree_state = tlb_state_vec_0[5:3];	// src/main/scala/util/Replacement.scala:305:17, src/main/scala/util/package.scala:155:13
  wire [2:0]       tlb_r_sectored_repl_addr_left_subtree_state = tlb_state_vec_0[5:3];	// src/main/scala/util/Replacement.scala:305:17, src/main/scala/util/package.scala:155:13
  wire [2:0]       tlb_state_vec_0_right_subtree_state = tlb_state_vec_0[2:0];	// src/main/scala/util/Replacement.scala:198:38, :305:17
  wire [2:0]       tlb_r_sectored_repl_addr_right_subtree_state = tlb_state_vec_0[2:0];	// src/main/scala/util/Replacement.scala:198:38, :245:38, :305:17
  wire             tlb_state_vec_0_set_left_older_1 =
    ~(tlb_state_vec_0_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             tlb_state_vec_0_left_subtree_state_1 =
    tlb_state_vec_0_left_subtree_state[1];	// src/main/scala/util/package.scala:155:13
  wire             tlb_state_vec_0_right_subtree_state_1 =
    tlb_state_vec_0_left_subtree_state[0];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire [1:0]       tlb_state_vec_0_hi =
    {tlb_state_vec_0_set_left_older_1,
     tlb_state_vec_0_set_left_older_1
       ? tlb_state_vec_0_left_subtree_state_1
       : ~(tlb_state_vec_0_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire             tlb_state_vec_0_set_left_older_2 =
    ~(tlb_state_vec_0_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             tlb_state_vec_0_left_subtree_state_2 =
    tlb_state_vec_0_right_subtree_state[1];	// src/main/scala/util/Replacement.scala:198:38, src/main/scala/util/package.scala:155:13
  wire             tlb_state_vec_0_right_subtree_state_2 =
    tlb_state_vec_0_right_subtree_state[0];	// src/main/scala/util/Replacement.scala:198:38
  wire [1:0]       tlb_state_vec_0_hi_1 =
    {tlb_state_vec_0_set_left_older_2,
     tlb_state_vec_0_set_left_older_2
       ? tlb_state_vec_0_left_subtree_state_2
       : ~(tlb_state_vec_0_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire [3:0]       tlb_state_vec_0_hi_2 =
    {tlb_state_vec_0_set_left_older,
     tlb_state_vec_0_set_left_older
       ? tlb_state_vec_0_left_subtree_state
       : {tlb_state_vec_0_hi,
          tlb_state_vec_0_set_left_older_1
            ? ~(tlb_state_vec_0_touch_way_sized[0])
            : tlb_state_vec_0_right_subtree_state_1}};	// src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :203:16, :206:16, :218:7, src/main/scala/util/package.scala:155:13
  wire [1:0]       _GEN_64 = {tlb_superpage_hits_1, tlb_superpage_hits_0};	// src/main/scala/chisel3/util/OneHot.scala:21:45, src/main/scala/rocket/TLB.scala:173:29
  wire [1:0]       tlb_lo_3;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  assign tlb_lo_3 = _GEN_64;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       tlb_r_superpage_hit_bits_lo;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  assign tlb_r_superpage_hit_bits_lo = _GEN_64;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       tlb_lo_4 = tlb_lo_3;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :31:18
  wire [1:0]       _GEN_65 = {tlb_superpage_hits_3, tlb_superpage_hits_2};	// src/main/scala/chisel3/util/OneHot.scala:21:45, src/main/scala/rocket/TLB.scala:173:29
  wire [1:0]       tlb_hi_3;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  assign tlb_hi_3 = _GEN_65;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       tlb_r_superpage_hit_bits_hi;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  assign tlb_r_superpage_hit_bits_hi = _GEN_65;	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [1:0]       tlb_hi_4 = tlb_hi_3;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :30:18
  wire [1:0]       tlb_state_reg_touch_way_sized = {|tlb_hi_4, tlb_hi_4[1] | tlb_lo_4[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/util/package.scala:155:13
  wire             tlb_state_reg_set_left_older = ~(tlb_state_reg_touch_way_sized[1]);	// src/main/scala/util/Replacement.scala:196:{33,43}, src/main/scala/util/package.scala:155:13
  wire             tlb_state_reg_left_subtree_state = tlb_state_reg_1[1];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:155:13
  wire             tlb__r_superpage_repl_addr_T = tlb_state_reg_1[1];	// src/main/scala/util/Replacement.scala:168:70, src/main/scala/util/package.scala:155:13
  wire             tlb_state_reg_right_subtree_state = tlb_state_reg_1[0];	// src/main/scala/util/Replacement.scala:168:70, :198:38
  wire             tlb__r_superpage_repl_addr_T_1 = tlb_state_reg_1[0];	// src/main/scala/util/Replacement.scala:168:70, :198:38, :245:38
  wire [1:0]       tlb_state_reg_hi =
    {tlb_state_reg_set_left_older,
     tlb_state_reg_set_left_older
       ? tlb_state_reg_left_subtree_state
       : ~(tlb_state_reg_touch_way_sized[0])};	// src/main/scala/util/Replacement.scala:196:33, :202:12, :203:16, :218:7, src/main/scala/util/package.scala:155:13
  wire             tlb_multipleHits_leftOne = tlb_real_hits[0];	// src/main/scala/util/Misc.scala:178:18, :181:37, src/main/scala/util/package.scala:37:27
  wire             tlb_multipleHits_leftOne_1 = tlb_real_hits[1];	// src/main/scala/util/Misc.scala:178:18, :181:37, :182:39, src/main/scala/util/package.scala:37:27
  wire             tlb_multipleHits_rightOne = tlb_real_hits[2];	// src/main/scala/util/Misc.scala:178:18, :181:37, :182:39, src/main/scala/util/package.scala:37:27
  wire             tlb_multipleHits_rightOne_1 =
    tlb_multipleHits_leftOne_1 | tlb_multipleHits_rightOne;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             tlb_multipleHits_rightTwo =
    tlb_multipleHits_leftOne_1 & tlb_multipleHits_rightOne;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             tlb_multipleHits_leftOne_2 =
    tlb_multipleHits_leftOne | tlb_multipleHits_rightOne_1;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             tlb_multipleHits_leftTwo =
    tlb_multipleHits_rightTwo | tlb_multipleHits_leftOne & tlb_multipleHits_rightOne_1;	// src/main/scala/util/Misc.scala:178:18, :183:{16,49,61}
  wire             tlb_multipleHits_leftOne_3 = tlb_real_hits[3];	// src/main/scala/util/Misc.scala:178:18, :181:37, :182:39, src/main/scala/util/package.scala:37:27
  wire             tlb_multipleHits_leftOne_4 = tlb_real_hits[4];	// src/main/scala/util/Misc.scala:178:18, :181:37, :182:39, src/main/scala/util/package.scala:37:27
  wire             tlb_multipleHits_rightOne_2 = tlb_real_hits[5];	// src/main/scala/util/Misc.scala:178:18, :181:37, :182:39, src/main/scala/util/package.scala:37:27
  wire             tlb_multipleHits_rightOne_3 =
    tlb_multipleHits_leftOne_4 | tlb_multipleHits_rightOne_2;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             tlb_multipleHits_rightTwo_1 =
    tlb_multipleHits_leftOne_4 & tlb_multipleHits_rightOne_2;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             tlb_multipleHits_rightOne_4 =
    tlb_multipleHits_leftOne_3 | tlb_multipleHits_rightOne_3;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             tlb_multipleHits_rightTwo_2 =
    tlb_multipleHits_rightTwo_1 | tlb_multipleHits_leftOne_3
    & tlb_multipleHits_rightOne_3;	// src/main/scala/util/Misc.scala:178:18, :183:{16,49,61}
  wire             tlb_multipleHits_leftOne_5 =
    tlb_multipleHits_leftOne_2 | tlb_multipleHits_rightOne_4;	// src/main/scala/util/Misc.scala:183:16
  wire             tlb_multipleHits_leftTwo_1 =
    tlb_multipleHits_leftTwo | tlb_multipleHits_rightTwo_2 | tlb_multipleHits_leftOne_2
    & tlb_multipleHits_rightOne_4;	// src/main/scala/util/Misc.scala:183:{16,37,49,61}
  wire             tlb_multipleHits_leftOne_6 = tlb_real_hits[6];	// src/main/scala/util/Misc.scala:178:18, :181:37, :182:39, src/main/scala/util/package.scala:37:27
  wire             tlb_multipleHits_leftOne_7 = tlb_real_hits[7];	// src/main/scala/util/Misc.scala:178:18, :181:37, :182:39, src/main/scala/util/package.scala:37:27
  wire             tlb_multipleHits_rightOne_5 = tlb_real_hits[8];	// src/main/scala/util/Misc.scala:178:18, :181:37, :182:39, src/main/scala/util/package.scala:37:27
  wire             tlb_multipleHits_rightOne_6 =
    tlb_multipleHits_leftOne_7 | tlb_multipleHits_rightOne_5;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             tlb_multipleHits_rightTwo_3 =
    tlb_multipleHits_leftOne_7 & tlb_multipleHits_rightOne_5;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             tlb_multipleHits_leftOne_8 =
    tlb_multipleHits_leftOne_6 | tlb_multipleHits_rightOne_6;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             tlb_multipleHits_leftTwo_2 =
    tlb_multipleHits_rightTwo_3 | tlb_multipleHits_leftOne_6
    & tlb_multipleHits_rightOne_6;	// src/main/scala/util/Misc.scala:178:18, :183:{16,49,61}
  wire             tlb_multipleHits_leftOne_9 = tlb_real_hits[9];	// src/main/scala/util/Misc.scala:178:18, :181:37, :182:39, src/main/scala/util/package.scala:37:27
  wire             tlb_multipleHits_leftOne_10 = tlb_real_hits[10];	// src/main/scala/util/Misc.scala:178:18, :181:37, :182:39, src/main/scala/util/package.scala:37:27
  wire             tlb_multipleHits_rightOne_7 = tlb_real_hits[11];	// src/main/scala/util/Misc.scala:178:18, :182:39, src/main/scala/util/package.scala:37:27
  wire             tlb_multipleHits_rightOne_8 =
    tlb_multipleHits_leftOne_10 | tlb_multipleHits_rightOne_7;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             tlb_multipleHits_rightTwo_4 =
    tlb_multipleHits_leftOne_10 & tlb_multipleHits_rightOne_7;	// src/main/scala/util/Misc.scala:178:18, :183:{49,61}
  wire             tlb_multipleHits_rightOne_9 =
    tlb_multipleHits_leftOne_9 | tlb_multipleHits_rightOne_8;	// src/main/scala/util/Misc.scala:178:18, :183:16
  wire             tlb_multipleHits_rightTwo_5 =
    tlb_multipleHits_rightTwo_4 | tlb_multipleHits_leftOne_9
    & tlb_multipleHits_rightOne_8;	// src/main/scala/util/Misc.scala:178:18, :183:{16,49,61}
  wire             tlb_multipleHits_rightOne_10 =
    tlb_multipleHits_leftOne_8 | tlb_multipleHits_rightOne_9;	// src/main/scala/util/Misc.scala:183:16
  wire             tlb_multipleHits_rightTwo_6 =
    tlb_multipleHits_leftTwo_2 | tlb_multipleHits_rightTwo_5 | tlb_multipleHits_leftOne_8
    & tlb_multipleHits_rightOne_9;	// src/main/scala/util/Misc.scala:183:{16,37,49,61}
  wire             tlb_multipleHits =
    tlb_multipleHits_leftTwo_1 | tlb_multipleHits_rightTwo_6 | tlb_multipleHits_leftOne_5
    & tlb_multipleHits_rightOne_10;	// src/main/scala/util/Misc.scala:183:{16,37,49,61}
  wire             tlb_io_req_ready = tlb_state == 2'h0;	// src/main/scala/rocket/TLB.scala:341:22, :623:25
  assign tlb_io_resp_pf_ld = tlb_bad_va & tlb_cmd_read | (|(tlb_pf_ld_array & tlb_hits));	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/TLB.scala:434:17, :560:34, :589:24, :625:{28,41,57,65}
  assign tlb_io_resp_pf_st =
    tlb_bad_va & tlb_cmd_write_perms | (|(tlb_pf_st_array & tlb_hits));	// src/main/scala/rocket/TLB.scala:434:17, :560:34, :569:35, :590:24, :626:{28,48,64,72}
  assign tlb_io_resp_pf_inst = tlb_bad_va | (|(tlb_pf_inst_array & tlb_hits));	// src/main/scala/rocket/TLB.scala:434:17, :560:34, :591:67, :627:{29,47,55}
  assign tlb_io_resp_gf_ld = tlb_bad_gpa & tlb_cmd_read | (|(tlb_gf_ld_array & tlb_hits));	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/TLB.scala:434:17, :557:35, :592:24, :629:{29,42,58,66}
  assign tlb_io_resp_gf_st =
    tlb_bad_gpa & tlb_cmd_write_perms | (|(tlb_gf_st_array & tlb_hits));	// src/main/scala/rocket/TLB.scala:434:17, :557:35, :569:35, :593:24, :630:{29,49,65,73}
  assign tlb_io_resp_gf_inst = tlb_bad_gpa | (|(tlb_gf_inst_array & tlb_hits));	// src/main/scala/rocket/TLB.scala:434:17, :557:35, :594:26, :631:{30,48,56}
  assign tlb_io_resp_ae_ld = |(tlb_ae_ld_array & tlb_hits);	// src/main/scala/rocket/TLB.scala:434:17, :578:24, :633:{33,41}
  assign tlb_io_resp_ae_st = |(tlb_ae_st_array & tlb_hits);	// src/main/scala/rocket/TLB.scala:434:17, :582:53, :634:{33,41}
  assign tlb_io_resp_ae_inst = |(~tlb_px_array & tlb_hits);	// src/main/scala/rocket/TLB.scala:434:17, :525:87, :635:{23,33,41}
  assign tlb_io_resp_ma_ld = tlb_misaligned & tlb_cmd_read;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/TLB.scala:542:77, :637:31
  assign tlb_io_resp_ma_st = tlb_misaligned & tlb_cmd_write;	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/TLB.scala:542:77, :638:31
  assign tlb_io_resp_cacheable = |(tlb_c_array & tlb_hits);	// src/main/scala/rocket/TLB.scala:434:17, :529:20, :640:{33,41}
  assign tlb_io_resp_must_alloc = |(tlb_must_alloc_array & tlb_hits);	// src/main/scala/rocket/TLB.scala:434:17, :587:46, :641:{43,51}
  assign tlb_io_resp_prefetchable = |(tlb_prefetchable_array & tlb_hits);	// src/main/scala/rocket/TLB.scala:434:17, :539:31, :642:{47,55}
  assign tlb_io_resp_miss =
    tlb_do_refill | tlb_vsatp_mode_mismatch | tlb_tlb_miss | tlb_multipleHits;	// src/main/scala/rocket/TLB.scala:392:78, :397:29, :605:64, :643:{29,52,64}, src/main/scala/util/Misc.scala:183:49
  assign tlb_io_resp_paddr = {tlb_ppn, tlb_io_req_bits_vaddr[11:0]};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/TLB.scala:403:52, :644:23
  assign tlb_io_resp_gpa_is_pte = tlb_vstage1_en & tlb_r_gpa_is_pte;	// src/main/scala/rocket/TLB.scala:354:25, :365:48, :645:36
  wire [29:0]      tlb_io_resp_gpa_page =
    tlb_vstage1_en ? {1'h0, tlb_r_gpa[40:12]} : {tlb_bad_gpa, tlb_vpn};	// src/main/scala/rocket/TLB.scala:324:30, :352:18, :365:48, :557:35, :647:{19,36,58}
  wire [11:0]      tlb_io_resp_gpa_offset =
    tlb_io_resp_gpa_is_pte ? tlb_r_gpa[11:0] : tlb_io_req_bits_vaddr[11:0];	// src/main/scala/rocket/TLB.scala:352:18, :403:52, :648:{21,47}
  assign tlb_io_resp_gpa = {1'h0, tlb_io_resp_gpa_page, tlb_io_resp_gpa_offset};	// src/main/scala/rocket/TLB.scala:646:15, :647:19, :648:21
  wire             tlb_r_superpage_repl_addr_left_subtree_older = tlb_state_reg_1[2];	// src/main/scala/util/Replacement.scala:168:70, :243:38
  wire [1:0]       tlb_r_superpage_repl_addr_valids_lo =
    {tlb_superpage_entries_1_valid_0, tlb_superpage_entries_0_valid_0};	// src/main/scala/rocket/TLB.scala:330:30, src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_r_superpage_repl_addr_valids_hi =
    {tlb_superpage_entries_3_valid_0, tlb_superpage_entries_2_valid_0};	// src/main/scala/rocket/TLB.scala:330:30, src/main/scala/util/package.scala:37:27
  wire [3:0]       tlb_r_superpage_repl_addr_valids =
    {tlb_r_superpage_repl_addr_valids_hi, tlb_r_superpage_repl_addr_valids_lo};	// src/main/scala/util/package.scala:37:27
  wire             tlb_r_sectored_repl_addr_left_subtree_older = tlb_state_vec_0[6];	// src/main/scala/util/Replacement.scala:243:38, :305:17
  wire             tlb_r_sectored_repl_addr_left_subtree_older_1 =
    tlb_r_sectored_repl_addr_left_subtree_state[2];	// src/main/scala/util/Replacement.scala:243:38, src/main/scala/util/package.scala:155:13
  wire             tlb__r_sectored_repl_addr_T =
    tlb_r_sectored_repl_addr_left_subtree_state[1];	// src/main/scala/util/package.scala:155:13
  wire             tlb__r_sectored_repl_addr_T_1 =
    tlb_r_sectored_repl_addr_left_subtree_state[0];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire             tlb_r_sectored_repl_addr_left_subtree_older_2 =
    tlb_r_sectored_repl_addr_right_subtree_state[2];	// src/main/scala/util/Replacement.scala:243:38, :245:38
  wire             tlb__r_sectored_repl_addr_T_4 =
    tlb_r_sectored_repl_addr_right_subtree_state[1];	// src/main/scala/util/Replacement.scala:245:38, src/main/scala/util/package.scala:155:13
  wire             tlb__r_sectored_repl_addr_T_5 =
    tlb_r_sectored_repl_addr_right_subtree_state[0];	// src/main/scala/util/Replacement.scala:245:38
  wire [1:0]       tlb_r_sectored_repl_addr_valids_lo_lo =
    {tlb__sector_hits_T_8 | tlb_sectored_entries_0_1_valid_2
       | tlb_sectored_entries_0_1_valid_3,
     tlb__sector_hits_T | tlb_sectored_entries_0_0_valid_2
       | tlb_sectored_entries_0_0_valid_3};	// src/main/scala/rocket/TLB.scala:328:29, src/main/scala/util/package.scala:37:27, :73:59
  wire [1:0]       tlb_r_sectored_repl_addr_valids_lo_hi =
    {tlb__sector_hits_T_24 | tlb_sectored_entries_0_3_valid_2
       | tlb_sectored_entries_0_3_valid_3,
     tlb__sector_hits_T_16 | tlb_sectored_entries_0_2_valid_2
       | tlb_sectored_entries_0_2_valid_3};	// src/main/scala/rocket/TLB.scala:328:29, src/main/scala/util/package.scala:37:27, :73:59
  wire [3:0]       tlb_r_sectored_repl_addr_valids_lo =
    {tlb_r_sectored_repl_addr_valids_lo_hi, tlb_r_sectored_repl_addr_valids_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       tlb_r_sectored_repl_addr_valids_hi_lo =
    {tlb__sector_hits_T_40 | tlb_sectored_entries_0_5_valid_2
       | tlb_sectored_entries_0_5_valid_3,
     tlb__sector_hits_T_32 | tlb_sectored_entries_0_4_valid_2
       | tlb_sectored_entries_0_4_valid_3};	// src/main/scala/rocket/TLB.scala:328:29, src/main/scala/util/package.scala:37:27, :73:59
  wire [1:0]       tlb_r_sectored_repl_addr_valids_hi_hi =
    {tlb__sector_hits_T_56 | tlb_sectored_entries_0_7_valid_2
       | tlb_sectored_entries_0_7_valid_3,
     tlb__sector_hits_T_48 | tlb_sectored_entries_0_6_valid_2
       | tlb_sectored_entries_0_6_valid_3};	// src/main/scala/rocket/TLB.scala:328:29, src/main/scala/util/package.scala:37:27, :73:59
  wire [3:0]       tlb_r_sectored_repl_addr_valids_hi =
    {tlb_r_sectored_repl_addr_valids_hi_hi, tlb_r_sectored_repl_addr_valids_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [7:0]       tlb_r_sectored_repl_addr_valids =
    {tlb_r_sectored_repl_addr_valids_hi, tlb_r_sectored_repl_addr_valids_lo};	// src/main/scala/util/package.scala:37:27
  wire [3:0]       tlb_r_sectored_hit_bits_lo =
    {tlb_r_sectored_hit_bits_lo_hi, tlb_r_sectored_hit_bits_lo_lo};	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [3:0]       tlb_r_sectored_hit_bits_lo_1 = tlb_r_sectored_hit_bits_lo;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :31:18
  wire [3:0]       tlb_r_sectored_hit_bits_hi =
    {tlb_r_sectored_hit_bits_hi_hi, tlb_r_sectored_hit_bits_hi_lo};	// src/main/scala/chisel3/util/OneHot.scala:21:45
  wire [3:0]       tlb_r_sectored_hit_bits_hi_1 = tlb_r_sectored_hit_bits_hi;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :30:18
  wire [3:0]       tlb__r_sectored_hit_bits_T_2 =
    tlb_r_sectored_hit_bits_hi_1 | tlb_r_sectored_hit_bits_lo_1;	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [1:0]       tlb_r_sectored_hit_bits_hi_2 = tlb__r_sectored_hit_bits_T_2[3:2];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:28
  wire [1:0]       tlb_r_sectored_hit_bits_lo_2 = tlb__r_sectored_hit_bits_T_2[1:0];	// src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28
  wire [1:0]       tlb_r_superpage_hit_bits_lo_1 = tlb_r_superpage_hit_bits_lo;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :31:18
  wire [1:0]       tlb_r_superpage_hit_bits_hi_1 = tlb_r_superpage_hit_bits_hi;	// src/main/scala/chisel3/util/OneHot.scala:21:45, :30:18
  wire             tlb__16 = tlb__7 == tlb_hv_8;	// src/main/scala/rocket/TLB.scala:168:43, :330:30, :711:36
  wire             tlb_tagMatch = tlb_superpage_entries_0_valid_0 & tlb__16;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :330:30
  wire             tlb__17 = tlb__8 == tlb_hv_9;	// src/main/scala/rocket/TLB.scala:168:43, :330:30, :711:36
  wire             tlb_tagMatch_1 = tlb_superpage_entries_1_valid_0 & tlb__17;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :330:30
  wire             tlb__18 = tlb__9 == tlb_hv_10;	// src/main/scala/rocket/TLB.scala:168:43, :330:30, :711:36
  wire             tlb_tagMatch_2 = tlb_superpage_entries_2_valid_0 & tlb__18;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :330:30
  wire             tlb__19 = tlb__10 == tlb_hv_11;	// src/main/scala/rocket/TLB.scala:168:43, :330:30, :711:36
  wire             tlb_tagMatch_3 = tlb_superpage_entries_3_valid_0 & tlb__19;	// src/main/scala/rocket/TLB.scala:168:{33,43}, :330:30
  wire             pma_checker_priv_v = pma_checker_io_req_bits_v;	// src/main/scala/rocket/TLB.scala:358:34
  wire [42:0]      pma_checker_io_req_bits_vaddr;
  wire [28:0]      pma_checker_vpn = pma_checker_io_req_bits_vaddr[40:12];	// src/main/scala/rocket/TLB.scala:324:30
  wire [1:0]       pma_checker_io_req_bits_prv;
  wire             pma_checker_priv_s = pma_checker_io_req_bits_prv[0];	// src/main/scala/rocket/TLB.scala:359:20
  wire             pma_checker_priv_uses_vm = ~(pma_checker_io_req_bits_prv[1]);	// src/main/scala/rocket/TLB.scala:361:27
  wire [30:0]      pma_checker_mpu_ppn = pma_checker_io_req_bits_vaddr[42:12];	// src/main/scala/rocket/TLB.scala:401:20, :402:146
  wire [11:0]      pma_checker_io_resp_gpa_offset = pma_checker_io_req_bits_vaddr[11:0];	// src/main/scala/rocket/TLB.scala:403:52, :648:21
  wire [42:0]      pma_checker_mpu_physaddr =
    {pma_checker_mpu_ppn, pma_checker_io_resp_gpa_offset};	// src/main/scala/rocket/TLB.scala:401:20, :403:25, :648:21
  wire [30:0]      _GEN_66 =
    {pma_checker_mpu_physaddr[42:14], ~(pma_checker_mpu_physaddr[13:12])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [13:0]      _GEN_67 = pma_checker_mpu_physaddr[25:12] ^ 14'h2010;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/TLB.scala:403:25
  wire [30:0]      _GEN_68 = {pma_checker_mpu_physaddr[42:26], _GEN_67};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [16:0]      _GEN_69 =
    {pma_checker_mpu_physaddr[42:28], ~(pma_checker_mpu_physaddr[27:26])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [9:0]       _GEN_70 = pma_checker_mpu_physaddr[25:16] ^ 10'h200;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/TLB.scala:403:25
  wire [26:0]      _GEN_71 = {pma_checker_mpu_physaddr[42:26], _GEN_70};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [26:0]      _GEN_72 =
    {pma_checker_mpu_physaddr[42:17], ~(pma_checker_mpu_physaddr[16])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [11:0]      _GEN_73 =
    {pma_checker_mpu_physaddr[42:32], ~(pma_checker_mpu_physaddr[31])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25, :406:15
  wire [14:0]      _GEN_74 =
    {pma_checker_mpu_physaddr[42:29], ~(pma_checker_mpu_physaddr[28])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [13:0]      _GEN_75 =
    {pma_checker_mpu_physaddr[42:30], ~(pma_checker_mpu_physaddr[29])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [12:0]      _GEN_76 =
    {pma_checker_mpu_physaddr[42:31], ~(pma_checker_mpu_physaddr[30])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire             pma_checker_legal_address =
    ~(|_GEN_66) | ~(|_GEN_68) | ~(|_GEN_69) | ~(|_GEN_71)
    | ~(|(pma_checker_mpu_physaddr[42:12])) | ~(|_GEN_72) | ~(|_GEN_73) | ~(|_GEN_74)
    | ~(|_GEN_75) | ~(|_GEN_76);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :412:67, src/main/scala/tilelink/Parameters.scala:599:96
  wire             pma_checker_cacheable =
    pma_checker_legal_address & pma_checker_mpu_physaddr[31];	// src/main/scala/rocket/TLB.scala:403:25, :406:15, :412:67, :415:19, :417:49
  wire             pma_checker_newEntry_c = pma_checker_cacheable;	// src/main/scala/rocket/TLB.scala:417:49, :441:24
  wire             pma_checker_homogeneous =
    ~(|(pma_checker_mpu_physaddr[42:12])) | ~(|_GEN_66) | ~(|_GEN_72) | ~(|_GEN_71)
    | ~(|_GEN_68) | ~(|_GEN_69) | ~(|_GEN_74) | ~(|_GEN_75) | ~(|_GEN_76) | ~(|_GEN_73);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, src/main/scala/rocket/TLBPermissions.scala:101:65
  wire             pma_checker_deny_access_to_debug =
    ~(|(pma_checker_mpu_physaddr[42:12]));	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :420:50
  wire             pma_checker_prot_r =
    pma_checker_legal_address & ~pma_checker_deny_access_to_debug & _pma_checker_pmp_io_r;	// src/main/scala/rocket/TLB.scala:405:19, :412:67, :420:50, :421:{41,44,66}
  wire             pma_checker_newEntry_pr = pma_checker_prot_r;	// src/main/scala/rocket/TLB.scala:421:66, :441:24
  wire [6:0]       _GEN_77 =
    {pma_checker_mpu_physaddr[31:27],
     pma_checker_mpu_physaddr[25],
     pma_checker_mpu_physaddr[16]};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [5:0]       _GEN_78 = {pma_checker_mpu_physaddr[31:27], _GEN_70[9]};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [4:0]       _GEN_79 =
    {pma_checker_mpu_physaddr[31:28], ~(pma_checker_mpu_physaddr[27])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [3:0]       _GEN_80 =
    {pma_checker_mpu_physaddr[31:29], ~(pma_checker_mpu_physaddr[28])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [2:0]       _GEN_81 =
    {pma_checker_mpu_physaddr[31:30], ~(pma_checker_mpu_physaddr[29])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25
  wire [1:0]       _GEN_82 =
    {pma_checker_mpu_physaddr[31], ~(pma_checker_mpu_physaddr[30])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/TLB.scala:403:25, :406:15
  wire             pma_checker_prot_w =
    pma_checker_legal_address
    & (~(|_GEN_77) | ~(|_GEN_78) | ~(|_GEN_79) | ~(|_GEN_80) | ~(|_GEN_81) | ~(|_GEN_82)
       | pma_checker_mpu_physaddr[31]) & ~pma_checker_deny_access_to_debug
    & _pma_checker_pmp_io_w;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :405:19, :406:15, :412:67, :415:19, :420:50, :421:44, :422:{45,70}, src/main/scala/tilelink/Parameters.scala:616:89
  wire             pma_checker_newEntry_pw = pma_checker_prot_w;	// src/main/scala/rocket/TLB.scala:422:70, :441:24
  wire             pma_checker_prot_pp =
    pma_checker_legal_address
    & (~(|_GEN_77) | ~(|_GEN_78) | ~(|_GEN_79) | ~(|_GEN_80) | ~(|_GEN_81) | ~(|_GEN_82)
       | pma_checker_mpu_physaddr[31]);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :406:15, :412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire             pma_checker_newEntry_ppp = pma_checker_prot_pp;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire             pma_checker_prot_al =
    pma_checker_legal_address
    & (~(|_GEN_77) | ~(|_GEN_78) | ~(|_GEN_79) | pma_checker_mpu_physaddr[31]);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :406:15, :412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire             pma_checker_newEntry_pal = pma_checker_prot_al;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire             pma_checker_prot_aa =
    pma_checker_legal_address
    & (~(|_GEN_77) | ~(|_GEN_78) | ~(|_GEN_79) | pma_checker_mpu_physaddr[31]);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :406:15, :412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire             pma_checker_newEntry_paa = pma_checker_prot_aa;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire             pma_checker_prot_x =
    pma_checker_legal_address
    & ({pma_checker_mpu_physaddr[31:27], pma_checker_mpu_physaddr[25]} == 6'h0
       | ~(|_GEN_80) | ~(|_GEN_81) | ~(|_GEN_82) | pma_checker_mpu_physaddr[31])
    & ~pma_checker_deny_access_to_debug & _pma_checker_pmp_io_x;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :405:19, :406:15, :412:67, :415:19, :420:50, :421:44, :426:{40,65}, src/main/scala/tilelink/Parameters.scala:616:89
  wire             pma_checker_newEntry_px = pma_checker_prot_x;	// src/main/scala/rocket/TLB.scala:426:65, :441:24
  wire             pma_checker_prot_eff =
    pma_checker_legal_address
    & ({pma_checker_mpu_physaddr[31:27],
        pma_checker_mpu_physaddr[25],
        pma_checker_mpu_physaddr[16],
        pma_checker_mpu_physaddr[13]} == 8'h0
       | {pma_checker_mpu_physaddr[31:27],
          _GEN_70[9],
          pma_checker_mpu_physaddr[16]} == 7'h0
       | {pma_checker_mpu_physaddr[31:27],
          _GEN_67[13],
          _GEN_67[4],
          pma_checker_mpu_physaddr[13]} == 8'h0 | ~(|_GEN_79) | ~(|_GEN_80) | ~(|_GEN_81)
       | ~(|_GEN_82));	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/rocket/TLB.scala:403:25, :412:67, :415:19, src/main/scala/tilelink/Parameters.scala:616:89
  wire             pma_checker_newEntry_eff = pma_checker_prot_eff;	// src/main/scala/rocket/TLB.scala:415:19, :441:24
  wire [1:0]       pma_checker_hitsVec_idx = pma_checker_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [1:0]       pma_checker_hitsVec_idx_1 = pma_checker_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [1:0]       pma_checker_hitsVec_idx_2 = pma_checker_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [1:0]       pma_checker_hitsVec_idx_3 = pma_checker_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [1:0]       pma_checker_hitsVec_idx_4 = pma_checker_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [1:0]       pma_checker_hitsVec_idx_5 = pma_checker_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [1:0]       pma_checker_hitsVec_idx_6 = pma_checker_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [1:0]       pma_checker_hitsVec_idx_7 = pma_checker_vpn[1:0];	// src/main/scala/rocket/TLB.scala:324:30, src/main/scala/util/package.scala:155:13
  wire [1:0]       _GEN_83 = {pma_checker_newEntry_c, 1'h0};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       pma_checker_superpage_entries_0_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_0_data_0_lo_lo_lo = _GEN_83;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_1_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_1_data_0_lo_lo_lo = _GEN_83;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_2_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_2_data_0_lo_lo_lo = _GEN_83;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_3_data_0_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_3_data_0_lo_lo_lo = _GEN_83;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_0_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_0_data_lo_lo_lo = _GEN_83;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_1_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_1_data_lo_lo_lo = _GEN_83;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_2_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_2_data_lo_lo_lo = _GEN_83;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_3_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_3_data_lo_lo_lo = _GEN_83;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_4_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_4_data_lo_lo_lo = _GEN_83;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_5_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_5_data_lo_lo_lo = _GEN_83;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_6_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_6_data_lo_lo_lo = _GEN_83;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_7_data_lo_lo_lo;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_7_data_lo_lo_lo = _GEN_83;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       _GEN_84 = {pma_checker_newEntry_pal, pma_checker_newEntry_paa};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       pma_checker_superpage_entries_0_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_0_data_0_lo_lo_hi_hi = _GEN_84;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_1_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_1_data_0_lo_lo_hi_hi = _GEN_84;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_2_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_2_data_0_lo_lo_hi_hi = _GEN_84;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_3_data_0_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_3_data_0_lo_lo_hi_hi = _GEN_84;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_0_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_0_data_lo_lo_hi_hi = _GEN_84;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_1_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_1_data_lo_lo_hi_hi = _GEN_84;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_2_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_2_data_lo_lo_hi_hi = _GEN_84;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_3_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_3_data_lo_lo_hi_hi = _GEN_84;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_4_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_4_data_lo_lo_hi_hi = _GEN_84;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_5_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_5_data_lo_lo_hi_hi = _GEN_84;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_6_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_6_data_lo_lo_hi_hi = _GEN_84;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_7_data_lo_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_7_data_lo_lo_hi_hi = _GEN_84;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_0_data_0_lo_lo_hi =
    {pma_checker_superpage_entries_0_data_0_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       pma_checker_superpage_entries_0_data_0_lo_lo =
    {pma_checker_superpage_entries_0_data_0_lo_lo_hi,
     pma_checker_superpage_entries_0_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       _GEN_85 = {pma_checker_newEntry_px, pma_checker_newEntry_pr};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [1:0]       pma_checker_superpage_entries_0_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_0_data_0_lo_hi_lo_hi = _GEN_85;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_1_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_1_data_0_lo_hi_lo_hi = _GEN_85;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_2_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_2_data_0_lo_hi_lo_hi = _GEN_85;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_superpage_entries_3_data_0_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_3_data_0_lo_hi_lo_hi = _GEN_85;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_0_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_0_data_lo_hi_lo_hi = _GEN_85;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_1_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_1_data_lo_hi_lo_hi = _GEN_85;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_2_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_2_data_lo_hi_lo_hi = _GEN_85;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_3_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_3_data_lo_hi_lo_hi = _GEN_85;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_4_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_4_data_lo_hi_lo_hi = _GEN_85;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_5_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_5_data_lo_hi_lo_hi = _GEN_85;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_6_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_6_data_lo_hi_lo_hi = _GEN_85;	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_sectored_entries_0_7_data_lo_hi_lo_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_7_data_lo_hi_lo_hi = _GEN_85;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_0_data_0_lo_hi_lo =
    {pma_checker_superpage_entries_0_data_0_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       _GEN_86 = {2'h0, pma_checker_newEntry_pw};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [2:0]       pma_checker_superpage_entries_0_data_0_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_0_data_0_lo_hi_hi = _GEN_86;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_1_data_0_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_1_data_0_lo_hi_hi = _GEN_86;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_2_data_0_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_2_data_0_lo_hi_hi = _GEN_86;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_3_data_0_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_superpage_entries_3_data_0_lo_hi_hi = _GEN_86;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_0_data_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_0_data_lo_hi_hi = _GEN_86;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_1_data_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_1_data_lo_hi_hi = _GEN_86;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_2_data_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_2_data_lo_hi_hi = _GEN_86;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_3_data_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_3_data_lo_hi_hi = _GEN_86;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_4_data_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_4_data_lo_hi_hi = _GEN_86;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_5_data_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_5_data_lo_hi_hi = _GEN_86;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_6_data_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_6_data_lo_hi_hi = _GEN_86;	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_7_data_lo_hi_hi;	// src/main/scala/rocket/TLB.scala:207:24
  assign pma_checker_sectored_entries_0_7_data_lo_hi_hi = _GEN_86;	// src/main/scala/rocket/TLB.scala:207:24
  wire [5:0]       pma_checker_superpage_entries_0_data_0_lo_hi =
    {pma_checker_superpage_entries_0_data_0_lo_hi_hi,
     pma_checker_superpage_entries_0_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      pma_checker_superpage_entries_0_data_0_lo =
    {pma_checker_superpage_entries_0_data_0_lo_hi,
     pma_checker_superpage_entries_0_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_1_data_0_lo_lo_hi =
    {pma_checker_superpage_entries_1_data_0_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       pma_checker_superpage_entries_1_data_0_lo_lo =
    {pma_checker_superpage_entries_1_data_0_lo_lo_hi,
     pma_checker_superpage_entries_1_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_1_data_0_lo_hi_lo =
    {pma_checker_superpage_entries_1_data_0_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       pma_checker_superpage_entries_1_data_0_lo_hi =
    {pma_checker_superpage_entries_1_data_0_lo_hi_hi,
     pma_checker_superpage_entries_1_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      pma_checker_superpage_entries_1_data_0_lo =
    {pma_checker_superpage_entries_1_data_0_lo_hi,
     pma_checker_superpage_entries_1_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_2_data_0_lo_lo_hi =
    {pma_checker_superpage_entries_2_data_0_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       pma_checker_superpage_entries_2_data_0_lo_lo =
    {pma_checker_superpage_entries_2_data_0_lo_lo_hi,
     pma_checker_superpage_entries_2_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_2_data_0_lo_hi_lo =
    {pma_checker_superpage_entries_2_data_0_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       pma_checker_superpage_entries_2_data_0_lo_hi =
    {pma_checker_superpage_entries_2_data_0_lo_hi_hi,
     pma_checker_superpage_entries_2_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      pma_checker_superpage_entries_2_data_0_lo =
    {pma_checker_superpage_entries_2_data_0_lo_hi,
     pma_checker_superpage_entries_2_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_3_data_0_lo_lo_hi =
    {pma_checker_superpage_entries_3_data_0_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       pma_checker_superpage_entries_3_data_0_lo_lo =
    {pma_checker_superpage_entries_3_data_0_lo_lo_hi,
     pma_checker_superpage_entries_3_data_0_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_superpage_entries_3_data_0_lo_hi_lo =
    {pma_checker_superpage_entries_3_data_0_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       pma_checker_superpage_entries_3_data_0_lo_hi =
    {pma_checker_superpage_entries_3_data_0_lo_hi_hi,
     pma_checker_superpage_entries_3_data_0_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      pma_checker_superpage_entries_3_data_0_lo =
    {pma_checker_superpage_entries_3_data_0_lo_hi,
     pma_checker_superpage_entries_3_data_0_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_0_data_lo_lo_hi =
    {pma_checker_sectored_entries_0_0_data_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       pma_checker_sectored_entries_0_0_data_lo_lo =
    {pma_checker_sectored_entries_0_0_data_lo_lo_hi,
     pma_checker_sectored_entries_0_0_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_0_data_lo_hi_lo =
    {pma_checker_sectored_entries_0_0_data_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       pma_checker_sectored_entries_0_0_data_lo_hi =
    {pma_checker_sectored_entries_0_0_data_lo_hi_hi,
     pma_checker_sectored_entries_0_0_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      pma_checker_sectored_entries_0_0_data_lo =
    {pma_checker_sectored_entries_0_0_data_lo_hi,
     pma_checker_sectored_entries_0_0_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_1_data_lo_lo_hi =
    {pma_checker_sectored_entries_0_1_data_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       pma_checker_sectored_entries_0_1_data_lo_lo =
    {pma_checker_sectored_entries_0_1_data_lo_lo_hi,
     pma_checker_sectored_entries_0_1_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_1_data_lo_hi_lo =
    {pma_checker_sectored_entries_0_1_data_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       pma_checker_sectored_entries_0_1_data_lo_hi =
    {pma_checker_sectored_entries_0_1_data_lo_hi_hi,
     pma_checker_sectored_entries_0_1_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      pma_checker_sectored_entries_0_1_data_lo =
    {pma_checker_sectored_entries_0_1_data_lo_hi,
     pma_checker_sectored_entries_0_1_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_2_data_lo_lo_hi =
    {pma_checker_sectored_entries_0_2_data_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       pma_checker_sectored_entries_0_2_data_lo_lo =
    {pma_checker_sectored_entries_0_2_data_lo_lo_hi,
     pma_checker_sectored_entries_0_2_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_2_data_lo_hi_lo =
    {pma_checker_sectored_entries_0_2_data_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       pma_checker_sectored_entries_0_2_data_lo_hi =
    {pma_checker_sectored_entries_0_2_data_lo_hi_hi,
     pma_checker_sectored_entries_0_2_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      pma_checker_sectored_entries_0_2_data_lo =
    {pma_checker_sectored_entries_0_2_data_lo_hi,
     pma_checker_sectored_entries_0_2_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_3_data_lo_lo_hi =
    {pma_checker_sectored_entries_0_3_data_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       pma_checker_sectored_entries_0_3_data_lo_lo =
    {pma_checker_sectored_entries_0_3_data_lo_lo_hi,
     pma_checker_sectored_entries_0_3_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_3_data_lo_hi_lo =
    {pma_checker_sectored_entries_0_3_data_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       pma_checker_sectored_entries_0_3_data_lo_hi =
    {pma_checker_sectored_entries_0_3_data_lo_hi_hi,
     pma_checker_sectored_entries_0_3_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      pma_checker_sectored_entries_0_3_data_lo =
    {pma_checker_sectored_entries_0_3_data_lo_hi,
     pma_checker_sectored_entries_0_3_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_4_data_lo_lo_hi =
    {pma_checker_sectored_entries_0_4_data_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       pma_checker_sectored_entries_0_4_data_lo_lo =
    {pma_checker_sectored_entries_0_4_data_lo_lo_hi,
     pma_checker_sectored_entries_0_4_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_4_data_lo_hi_lo =
    {pma_checker_sectored_entries_0_4_data_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       pma_checker_sectored_entries_0_4_data_lo_hi =
    {pma_checker_sectored_entries_0_4_data_lo_hi_hi,
     pma_checker_sectored_entries_0_4_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      pma_checker_sectored_entries_0_4_data_lo =
    {pma_checker_sectored_entries_0_4_data_lo_hi,
     pma_checker_sectored_entries_0_4_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_5_data_lo_lo_hi =
    {pma_checker_sectored_entries_0_5_data_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       pma_checker_sectored_entries_0_5_data_lo_lo =
    {pma_checker_sectored_entries_0_5_data_lo_lo_hi,
     pma_checker_sectored_entries_0_5_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_5_data_lo_hi_lo =
    {pma_checker_sectored_entries_0_5_data_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       pma_checker_sectored_entries_0_5_data_lo_hi =
    {pma_checker_sectored_entries_0_5_data_lo_hi_hi,
     pma_checker_sectored_entries_0_5_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      pma_checker_sectored_entries_0_5_data_lo =
    {pma_checker_sectored_entries_0_5_data_lo_hi,
     pma_checker_sectored_entries_0_5_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_6_data_lo_lo_hi =
    {pma_checker_sectored_entries_0_6_data_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       pma_checker_sectored_entries_0_6_data_lo_lo =
    {pma_checker_sectored_entries_0_6_data_lo_lo_hi,
     pma_checker_sectored_entries_0_6_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_6_data_lo_hi_lo =
    {pma_checker_sectored_entries_0_6_data_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       pma_checker_sectored_entries_0_6_data_lo_hi =
    {pma_checker_sectored_entries_0_6_data_lo_hi_hi,
     pma_checker_sectored_entries_0_6_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      pma_checker_sectored_entries_0_6_data_lo =
    {pma_checker_sectored_entries_0_6_data_lo_hi,
     pma_checker_sectored_entries_0_6_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_7_data_lo_lo_hi =
    {pma_checker_sectored_entries_0_7_data_lo_lo_hi_hi, pma_checker_newEntry_eff};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [4:0]       pma_checker_sectored_entries_0_7_data_lo_lo =
    {pma_checker_sectored_entries_0_7_data_lo_lo_hi,
     pma_checker_sectored_entries_0_7_data_lo_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [2:0]       pma_checker_sectored_entries_0_7_data_lo_hi_lo =
    {pma_checker_sectored_entries_0_7_data_lo_hi_lo_hi, pma_checker_newEntry_ppp};	// src/main/scala/rocket/TLB.scala:207:24, :441:24
  wire [5:0]       pma_checker_sectored_entries_0_7_data_lo_hi =
    {pma_checker_sectored_entries_0_7_data_lo_hi_hi,
     pma_checker_sectored_entries_0_7_data_lo_hi_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [10:0]      pma_checker_sectored_entries_0_7_data_lo =
    {pma_checker_sectored_entries_0_7_data_lo_hi,
     pma_checker_sectored_entries_0_7_data_lo_lo};	// src/main/scala/rocket/TLB.scala:207:24
  wire [1:0]       pma_checker_ppn_res = _pma_checker_entries_barrier_8_io_y_ppn[19:18];	// src/main/scala/rocket/TLB.scala:185:26, src/main/scala/util/package.scala:259:25
  wire [1:0]       pma_checker_ppn_res_1 = _pma_checker_entries_barrier_9_io_y_ppn[19:18];	// src/main/scala/rocket/TLB.scala:185:26, src/main/scala/util/package.scala:259:25
  wire [1:0]       pma_checker_ppn_res_2 =
    _pma_checker_entries_barrier_10_io_y_ppn[19:18];	// src/main/scala/rocket/TLB.scala:185:26, src/main/scala/util/package.scala:259:25
  wire [1:0]       pma_checker_ppn_res_3 =
    _pma_checker_entries_barrier_11_io_y_ppn[19:18];	// src/main/scala/rocket/TLB.scala:185:26, src/main/scala/util/package.scala:259:25
  wire [19:0]      pma_checker_ppn = pma_checker_vpn[19:0];	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/TLB.scala:324:30, :494:125
  wire [1:0]       pma_checker_ptw_ae_array_lo_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_ae_ptw,
     _pma_checker_entries_barrier_1_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_ptw_ae_array_lo_lo =
    {pma_checker_ptw_ae_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_ptw_ae_array_lo_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_ae_ptw,
     _pma_checker_entries_barrier_4_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_ptw_ae_array_lo_hi =
    {pma_checker_ptw_ae_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_ptw_ae_array_lo =
    {pma_checker_ptw_ae_array_lo_hi, pma_checker_ptw_ae_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_ptw_ae_array_hi_lo_hi =
    {_pma_checker_entries_barrier_8_io_y_ae_ptw,
     _pma_checker_entries_barrier_7_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_ptw_ae_array_hi_lo =
    {pma_checker_ptw_ae_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_ptw_ae_array_hi_hi_hi =
    {_pma_checker_entries_barrier_11_io_y_ae_ptw,
     _pma_checker_entries_barrier_10_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_ptw_ae_array_hi_hi =
    {pma_checker_ptw_ae_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_ae_ptw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_ptw_ae_array_hi =
    {pma_checker_ptw_ae_array_hi_hi, pma_checker_ptw_ae_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      pma_checker_ptw_ae_array =
    {1'h0, pma_checker_ptw_ae_array_hi, pma_checker_ptw_ae_array_lo};	// src/main/scala/rocket/TLB.scala:498:25, src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_final_ae_array_lo_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_ae_final,
     _pma_checker_entries_barrier_1_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_final_ae_array_lo_lo =
    {pma_checker_final_ae_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_final_ae_array_lo_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_ae_final,
     _pma_checker_entries_barrier_4_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_final_ae_array_lo_hi =
    {pma_checker_final_ae_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_final_ae_array_lo =
    {pma_checker_final_ae_array_lo_hi, pma_checker_final_ae_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_final_ae_array_hi_lo_hi =
    {_pma_checker_entries_barrier_8_io_y_ae_final,
     _pma_checker_entries_barrier_7_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_final_ae_array_hi_lo =
    {pma_checker_final_ae_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_final_ae_array_hi_hi_hi =
    {_pma_checker_entries_barrier_11_io_y_ae_final,
     _pma_checker_entries_barrier_10_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_final_ae_array_hi_hi =
    {pma_checker_final_ae_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_ae_final};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_final_ae_array_hi =
    {pma_checker_final_ae_array_hi_hi, pma_checker_final_ae_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      pma_checker_final_ae_array =
    {1'h0, pma_checker_final_ae_array_hi, pma_checker_final_ae_array_lo};	// src/main/scala/rocket/TLB.scala:499:27, src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_ptw_pf_array_lo_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_pf, _pma_checker_entries_barrier_1_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_ptw_pf_array_lo_lo =
    {pma_checker_ptw_pf_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_ptw_pf_array_lo_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_pf, _pma_checker_entries_barrier_4_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_ptw_pf_array_lo_hi =
    {pma_checker_ptw_pf_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_ptw_pf_array_lo =
    {pma_checker_ptw_pf_array_lo_hi, pma_checker_ptw_pf_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_ptw_pf_array_hi_lo_hi =
    {_pma_checker_entries_barrier_8_io_y_pf, _pma_checker_entries_barrier_7_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_ptw_pf_array_hi_lo =
    {pma_checker_ptw_pf_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_ptw_pf_array_hi_hi_hi =
    {_pma_checker_entries_barrier_11_io_y_pf, _pma_checker_entries_barrier_10_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_ptw_pf_array_hi_hi =
    {pma_checker_ptw_pf_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_pf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_ptw_pf_array_hi =
    {pma_checker_ptw_pf_array_hi_hi, pma_checker_ptw_pf_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      pma_checker_ptw_pf_array =
    {1'h0, pma_checker_ptw_pf_array_hi, pma_checker_ptw_pf_array_lo};	// src/main/scala/rocket/TLB.scala:500:25, src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_ptw_gf_array_lo_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_gf, _pma_checker_entries_barrier_1_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_ptw_gf_array_lo_lo =
    {pma_checker_ptw_gf_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_ptw_gf_array_lo_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_gf, _pma_checker_entries_barrier_4_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_ptw_gf_array_lo_hi =
    {pma_checker_ptw_gf_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_ptw_gf_array_lo =
    {pma_checker_ptw_gf_array_lo_hi, pma_checker_ptw_gf_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_ptw_gf_array_hi_lo_hi =
    {_pma_checker_entries_barrier_8_io_y_gf, _pma_checker_entries_barrier_7_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_ptw_gf_array_hi_lo =
    {pma_checker_ptw_gf_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_ptw_gf_array_hi_hi_hi =
    {_pma_checker_entries_barrier_11_io_y_gf, _pma_checker_entries_barrier_10_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_ptw_gf_array_hi_hi =
    {pma_checker_ptw_gf_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_gf};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_ptw_gf_array_hi =
    {pma_checker_ptw_gf_array_hi_hi, pma_checker_ptw_gf_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      pma_checker_ptw_gf_array =
    {1'h0, pma_checker_ptw_gf_array_hi, pma_checker_ptw_gf_array_lo};	// src/main/scala/rocket/TLB.scala:501:25, src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_87 =
    {_pma_checker_entries_barrier_2_io_y_u, _pma_checker_entries_barrier_1_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_priv_rw_ok_lo_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_priv_rw_ok_lo_lo_hi = _GEN_87;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_priv_rw_ok_lo_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_priv_rw_ok_lo_lo_hi_1 = _GEN_87;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_priv_x_ok_lo_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_priv_x_ok_lo_lo_hi = _GEN_87;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_priv_x_ok_lo_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_priv_x_ok_lo_lo_hi_1 = _GEN_87;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_priv_rw_ok_lo_lo =
    {pma_checker_priv_rw_ok_lo_lo_hi, _pma_checker_entries_barrier_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_88 =
    {_pma_checker_entries_barrier_5_io_y_u, _pma_checker_entries_barrier_4_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_priv_rw_ok_lo_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_priv_rw_ok_lo_hi_hi = _GEN_88;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_priv_rw_ok_lo_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_priv_rw_ok_lo_hi_hi_1 = _GEN_88;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_priv_x_ok_lo_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_priv_x_ok_lo_hi_hi = _GEN_88;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_priv_x_ok_lo_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_priv_x_ok_lo_hi_hi_1 = _GEN_88;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_priv_rw_ok_lo_hi =
    {pma_checker_priv_rw_ok_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_priv_rw_ok_lo =
    {pma_checker_priv_rw_ok_lo_hi, pma_checker_priv_rw_ok_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_89 =
    {_pma_checker_entries_barrier_8_io_y_u, _pma_checker_entries_barrier_7_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_priv_rw_ok_hi_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_priv_rw_ok_hi_lo_hi = _GEN_89;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_priv_rw_ok_hi_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_priv_rw_ok_hi_lo_hi_1 = _GEN_89;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_priv_x_ok_hi_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_priv_x_ok_hi_lo_hi = _GEN_89;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_priv_x_ok_hi_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_priv_x_ok_hi_lo_hi_1 = _GEN_89;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_priv_rw_ok_hi_lo =
    {pma_checker_priv_rw_ok_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_90 =
    {_pma_checker_entries_barrier_11_io_y_u, _pma_checker_entries_barrier_10_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_priv_rw_ok_hi_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_priv_rw_ok_hi_hi_hi = _GEN_90;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_priv_rw_ok_hi_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_priv_rw_ok_hi_hi_hi_1 = _GEN_90;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_priv_x_ok_hi_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_priv_x_ok_hi_hi_hi = _GEN_90;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_priv_x_ok_hi_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_priv_x_ok_hi_hi_hi_1 = _GEN_90;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_priv_rw_ok_hi_hi =
    {pma_checker_priv_rw_ok_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_priv_rw_ok_hi =
    {pma_checker_priv_rw_ok_hi_hi, pma_checker_priv_rw_ok_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_priv_rw_ok_lo_lo_1 =
    {pma_checker_priv_rw_ok_lo_lo_hi_1, _pma_checker_entries_barrier_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_priv_rw_ok_lo_hi_1 =
    {pma_checker_priv_rw_ok_lo_hi_hi_1, _pma_checker_entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_priv_rw_ok_lo_1 =
    {pma_checker_priv_rw_ok_lo_hi_1, pma_checker_priv_rw_ok_lo_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_priv_rw_ok_hi_lo_1 =
    {pma_checker_priv_rw_ok_hi_lo_hi_1, _pma_checker_entries_barrier_6_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_priv_rw_ok_hi_hi_1 =
    {pma_checker_priv_rw_ok_hi_hi_hi_1, _pma_checker_entries_barrier_9_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_priv_rw_ok_hi_1 =
    {pma_checker_priv_rw_ok_hi_hi_1, pma_checker_priv_rw_ok_hi_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [11:0]      pma_checker_priv_rw_ok =
    (pma_checker_priv_s ? 12'h0 : {pma_checker_priv_rw_ok_hi, pma_checker_priv_rw_ok_lo})
    | (pma_checker_priv_s
         ? ~{pma_checker_priv_rw_ok_hi_1, pma_checker_priv_rw_ok_lo_1}
         : 12'h0);	// src/main/scala/rocket/TLB.scala:359:20, :505:{23,70,75,84}, src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_priv_x_ok_lo_lo =
    {pma_checker_priv_x_ok_lo_lo_hi, _pma_checker_entries_barrier_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_priv_x_ok_lo_hi =
    {pma_checker_priv_x_ok_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_priv_x_ok_lo =
    {pma_checker_priv_x_ok_lo_hi, pma_checker_priv_x_ok_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_priv_x_ok_hi_lo =
    {pma_checker_priv_x_ok_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_priv_x_ok_hi_hi =
    {pma_checker_priv_x_ok_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_priv_x_ok_hi =
    {pma_checker_priv_x_ok_hi_hi, pma_checker_priv_x_ok_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_priv_x_ok_lo_lo_1 =
    {pma_checker_priv_x_ok_lo_lo_hi_1, _pma_checker_entries_barrier_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_priv_x_ok_lo_hi_1 =
    {pma_checker_priv_x_ok_lo_hi_hi_1, _pma_checker_entries_barrier_3_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_priv_x_ok_lo_1 =
    {pma_checker_priv_x_ok_lo_hi_1, pma_checker_priv_x_ok_lo_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_priv_x_ok_hi_lo_1 =
    {pma_checker_priv_x_ok_hi_lo_hi_1, _pma_checker_entries_barrier_6_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_priv_x_ok_hi_hi_1 =
    {pma_checker_priv_x_ok_hi_hi_hi_1, _pma_checker_entries_barrier_9_io_y_u};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_priv_x_ok_hi_1 =
    {pma_checker_priv_x_ok_hi_hi_1, pma_checker_priv_x_ok_hi_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [11:0]      pma_checker_priv_x_ok =
    pma_checker_priv_s
      ? ~{pma_checker_priv_x_ok_hi, pma_checker_priv_x_ok_lo}
      : {pma_checker_priv_x_ok_hi_1, pma_checker_priv_x_ok_lo_1};	// src/main/scala/rocket/TLB.scala:359:20, :508:{22,31}, src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_stage1_bypass_lo_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_ae_stage2,
     _pma_checker_entries_barrier_1_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_stage1_bypass_lo_lo =
    {pma_checker_stage1_bypass_lo_lo_hi, _pma_checker_entries_barrier_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_stage1_bypass_lo_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_ae_stage2,
     _pma_checker_entries_barrier_4_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_stage1_bypass_lo_hi =
    {pma_checker_stage1_bypass_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_stage1_bypass_lo =
    {pma_checker_stage1_bypass_lo_hi, pma_checker_stage1_bypass_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_stage1_bypass_hi_lo_hi =
    {_pma_checker_entries_barrier_8_io_y_ae_stage2,
     _pma_checker_entries_barrier_7_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_stage1_bypass_hi_lo =
    {pma_checker_stage1_bypass_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_stage1_bypass_hi_hi_hi =
    {_pma_checker_entries_barrier_11_io_y_ae_stage2,
     _pma_checker_entries_barrier_10_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_stage1_bypass_hi_hi =
    {pma_checker_stage1_bypass_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_ae_stage2};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_stage1_bypass_hi =
    {pma_checker_stage1_bypass_hi_hi, pma_checker_stage1_bypass_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_r_array_lo_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_sr, _pma_checker_entries_barrier_1_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_r_array_lo_lo =
    {pma_checker_r_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_r_array_lo_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_sr, _pma_checker_entries_barrier_4_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_r_array_lo_hi =
    {pma_checker_r_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_r_array_lo =
    {pma_checker_r_array_lo_hi, pma_checker_r_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_r_array_hi_lo_hi =
    {_pma_checker_entries_barrier_8_io_y_sr, _pma_checker_entries_barrier_7_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_r_array_hi_lo =
    {pma_checker_r_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_r_array_hi_hi_hi =
    {_pma_checker_entries_barrier_11_io_y_sr, _pma_checker_entries_barrier_10_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_r_array_hi_hi =
    {pma_checker_r_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_sr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_r_array_hi =
    {pma_checker_r_array_hi_hi, pma_checker_r_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_91 =
    {_pma_checker_entries_barrier_2_io_y_sx, _pma_checker_entries_barrier_1_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_r_array_lo_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_r_array_lo_lo_hi_1 = _GEN_91;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_x_array_lo_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_x_array_lo_lo_hi = _GEN_91;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_r_array_lo_lo_1 =
    {pma_checker_r_array_lo_lo_hi_1, _pma_checker_entries_barrier_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_92 =
    {_pma_checker_entries_barrier_5_io_y_sx, _pma_checker_entries_barrier_4_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_r_array_lo_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_r_array_lo_hi_hi_1 = _GEN_92;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_x_array_lo_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_x_array_lo_hi_hi = _GEN_92;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_r_array_lo_hi_1 =
    {pma_checker_r_array_lo_hi_hi_1, _pma_checker_entries_barrier_3_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_r_array_lo_1 =
    {pma_checker_r_array_lo_hi_1, pma_checker_r_array_lo_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_93 =
    {_pma_checker_entries_barrier_8_io_y_sx, _pma_checker_entries_barrier_7_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_r_array_hi_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_r_array_hi_lo_hi_1 = _GEN_93;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_x_array_hi_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_x_array_hi_lo_hi = _GEN_93;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_r_array_hi_lo_1 =
    {pma_checker_r_array_hi_lo_hi_1, _pma_checker_entries_barrier_6_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_94 =
    {_pma_checker_entries_barrier_11_io_y_sx, _pma_checker_entries_barrier_10_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_r_array_hi_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_r_array_hi_hi_hi_1 = _GEN_94;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_x_array_hi_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_x_array_hi_hi_hi = _GEN_94;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_r_array_hi_hi_1 =
    {pma_checker_r_array_hi_hi_hi_1, _pma_checker_entries_barrier_9_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_r_array_hi_1 =
    {pma_checker_r_array_hi_hi_1, pma_checker_r_array_hi_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_w_array_lo_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_sw, _pma_checker_entries_barrier_1_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_w_array_lo_lo =
    {pma_checker_w_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_w_array_lo_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_sw, _pma_checker_entries_barrier_4_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_w_array_lo_hi =
    {pma_checker_w_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_w_array_lo =
    {pma_checker_w_array_lo_hi, pma_checker_w_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_w_array_hi_lo_hi =
    {_pma_checker_entries_barrier_8_io_y_sw, _pma_checker_entries_barrier_7_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_w_array_hi_lo =
    {pma_checker_w_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_w_array_hi_hi_hi =
    {_pma_checker_entries_barrier_11_io_y_sw, _pma_checker_entries_barrier_10_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_w_array_hi_hi =
    {pma_checker_w_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_sw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_w_array_hi =
    {pma_checker_w_array_hi_hi, pma_checker_w_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_x_array_lo_lo =
    {pma_checker_x_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_x_array_lo_hi =
    {pma_checker_x_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_x_array_lo =
    {pma_checker_x_array_lo_hi, pma_checker_x_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_x_array_hi_lo =
    {pma_checker_x_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_x_array_hi_hi =
    {pma_checker_x_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_sx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_x_array_hi =
    {pma_checker_x_array_hi_hi, pma_checker_x_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_hr_array_lo_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_hr, _pma_checker_entries_barrier_1_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_hr_array_lo_lo =
    {pma_checker_hr_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_hr_array_lo_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_hr, _pma_checker_entries_barrier_4_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_hr_array_lo_hi =
    {pma_checker_hr_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_hr_array_lo =
    {pma_checker_hr_array_lo_hi, pma_checker_hr_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_hr_array_hi_lo_hi =
    {_pma_checker_entries_barrier_8_io_y_hr, _pma_checker_entries_barrier_7_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_hr_array_hi_lo =
    {pma_checker_hr_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_hr_array_hi_hi_hi =
    {_pma_checker_entries_barrier_11_io_y_hr, _pma_checker_entries_barrier_10_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_hr_array_hi_hi =
    {pma_checker_hr_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_hr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_hr_array_hi =
    {pma_checker_hr_array_hi_hi, pma_checker_hr_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_95 =
    {_pma_checker_entries_barrier_2_io_y_hx, _pma_checker_entries_barrier_1_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_hr_array_lo_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_hr_array_lo_lo_hi_1 = _GEN_95;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_hx_array_lo_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_hx_array_lo_lo_hi = _GEN_95;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_hr_array_lo_lo_1 =
    {pma_checker_hr_array_lo_lo_hi_1, _pma_checker_entries_barrier_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_96 =
    {_pma_checker_entries_barrier_5_io_y_hx, _pma_checker_entries_barrier_4_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_hr_array_lo_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_hr_array_lo_hi_hi_1 = _GEN_96;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_hx_array_lo_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_hx_array_lo_hi_hi = _GEN_96;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_hr_array_lo_hi_1 =
    {pma_checker_hr_array_lo_hi_hi_1, _pma_checker_entries_barrier_3_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_hr_array_lo_1 =
    {pma_checker_hr_array_lo_hi_1, pma_checker_hr_array_lo_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_97 =
    {_pma_checker_entries_barrier_8_io_y_hx, _pma_checker_entries_barrier_7_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_hr_array_hi_lo_hi_1;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_hr_array_hi_lo_hi_1 = _GEN_97;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_hx_array_hi_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_hx_array_hi_lo_hi = _GEN_97;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_hr_array_hi_lo_1 =
    {pma_checker_hr_array_hi_lo_hi_1, _pma_checker_entries_barrier_6_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_98 =
    {_pma_checker_entries_barrier_11_io_y_hx, _pma_checker_entries_barrier_10_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_hr_array_hi_hi_hi_1;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_hr_array_hi_hi_hi_1 = _GEN_98;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_hx_array_hi_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_hx_array_hi_hi_hi = _GEN_98;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_hr_array_hi_hi_1 =
    {pma_checker_hr_array_hi_hi_hi_1, _pma_checker_entries_barrier_9_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_hr_array_hi_1 =
    {pma_checker_hr_array_hi_hi_1, pma_checker_hr_array_hi_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_hw_array_lo_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_hw, _pma_checker_entries_barrier_1_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_hw_array_lo_lo =
    {pma_checker_hw_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_hw_array_lo_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_hw, _pma_checker_entries_barrier_4_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_hw_array_lo_hi =
    {pma_checker_hw_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_hw_array_lo =
    {pma_checker_hw_array_lo_hi, pma_checker_hw_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_hw_array_hi_lo_hi =
    {_pma_checker_entries_barrier_8_io_y_hw, _pma_checker_entries_barrier_7_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_hw_array_hi_lo =
    {pma_checker_hw_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_hw_array_hi_hi_hi =
    {_pma_checker_entries_barrier_11_io_y_hw, _pma_checker_entries_barrier_10_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_hw_array_hi_hi =
    {pma_checker_hw_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_hw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_hw_array_hi =
    {pma_checker_hw_array_hi_hi, pma_checker_hw_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_hx_array_lo_lo =
    {pma_checker_hx_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_hx_array_lo_hi =
    {pma_checker_hx_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_hx_array_lo =
    {pma_checker_hx_array_lo_hi, pma_checker_hx_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_hx_array_hi_lo =
    {pma_checker_hx_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_hx_array_hi_hi =
    {pma_checker_hx_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_hx};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_hx_array_hi =
    {pma_checker_hx_array_hi_hi, pma_checker_hx_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_pr_array_lo_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_pr, _pma_checker_entries_barrier_1_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_pr_array_lo_lo =
    {pma_checker_pr_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_pr_array_lo_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_pr, _pma_checker_entries_barrier_4_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_pr_array_lo_hi =
    {pma_checker_pr_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_pr_array_lo =
    {pma_checker_pr_array_lo_hi, pma_checker_pr_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_pr_array_hi_lo_hi =
    {_pma_checker_entries_barrier_8_io_y_pr, _pma_checker_entries_barrier_7_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_pr_array_hi_lo =
    {pma_checker_pr_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_pr_array_hi_hi_hi =
    {_pma_checker_entries_barrier_11_io_y_pr, _pma_checker_entries_barrier_10_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_pr_array_hi_hi =
    {pma_checker_pr_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_pr};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_pr_array_hi =
    {pma_checker_pr_array_hi_hi, pma_checker_pr_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      pma_checker__pr_array_T_2 =
    pma_checker_ptw_ae_array | pma_checker_final_ae_array;	// src/main/scala/rocket/TLB.scala:498:25, :499:27, :521:104
  wire [12:0]      pma_checker_pr_array =
    {pma_checker_prot_r, pma_checker_pr_array_hi, pma_checker_pr_array_lo}
    & ~pma_checker__pr_array_T_2;	// src/main/scala/rocket/TLB.scala:421:66, :521:{21,87,89,104}, src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_pw_array_lo_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_pw, _pma_checker_entries_barrier_1_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_pw_array_lo_lo =
    {pma_checker_pw_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_pw_array_lo_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_pw, _pma_checker_entries_barrier_4_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_pw_array_lo_hi =
    {pma_checker_pw_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_pw_array_lo =
    {pma_checker_pw_array_lo_hi, pma_checker_pw_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_pw_array_hi_lo_hi =
    {_pma_checker_entries_barrier_8_io_y_pw, _pma_checker_entries_barrier_7_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_pw_array_hi_lo =
    {pma_checker_pw_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_pw_array_hi_hi_hi =
    {_pma_checker_entries_barrier_11_io_y_pw, _pma_checker_entries_barrier_10_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_pw_array_hi_hi =
    {pma_checker_pw_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_pw};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_pw_array_hi =
    {pma_checker_pw_array_hi_hi, pma_checker_pw_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      pma_checker_pw_array =
    {pma_checker_prot_w, pma_checker_pw_array_hi, pma_checker_pw_array_lo}
    & ~pma_checker__pr_array_T_2;	// src/main/scala/rocket/TLB.scala:422:70, :521:104, :523:{21,87,89}, src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_px_array_lo_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_px, _pma_checker_entries_barrier_1_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_px_array_lo_lo =
    {pma_checker_px_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_px_array_lo_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_px, _pma_checker_entries_barrier_4_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_px_array_lo_hi =
    {pma_checker_px_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_px_array_lo =
    {pma_checker_px_array_lo_hi, pma_checker_px_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_px_array_hi_lo_hi =
    {_pma_checker_entries_barrier_8_io_y_px, _pma_checker_entries_barrier_7_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_px_array_hi_lo =
    {pma_checker_px_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_px_array_hi_hi_hi =
    {_pma_checker_entries_barrier_11_io_y_px, _pma_checker_entries_barrier_10_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_px_array_hi_hi =
    {pma_checker_px_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_px};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_px_array_hi =
    {pma_checker_px_array_hi_hi, pma_checker_px_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      pma_checker_px_array =
    {pma_checker_prot_x, pma_checker_px_array_hi, pma_checker_px_array_lo}
    & ~pma_checker__pr_array_T_2;	// src/main/scala/rocket/TLB.scala:426:65, :521:104, :525:{21,87,89}, src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_eff_array_lo_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_eff, _pma_checker_entries_barrier_1_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_eff_array_lo_lo =
    {pma_checker_eff_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_eff_array_lo_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_eff, _pma_checker_entries_barrier_4_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_eff_array_lo_hi =
    {pma_checker_eff_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_eff_array_lo =
    {pma_checker_eff_array_lo_hi, pma_checker_eff_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_eff_array_hi_lo_hi =
    {_pma_checker_entries_barrier_8_io_y_eff, _pma_checker_entries_barrier_7_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_eff_array_hi_lo =
    {pma_checker_eff_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_eff_array_hi_hi_hi =
    {_pma_checker_entries_barrier_11_io_y_eff, _pma_checker_entries_barrier_10_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_eff_array_hi_hi =
    {pma_checker_eff_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_eff};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_eff_array_hi =
    {pma_checker_eff_array_hi_hi, pma_checker_eff_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      pma_checker_eff_array =
    {pma_checker_prot_eff, pma_checker_eff_array_hi, pma_checker_eff_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :527:22, src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_99 =
    {_pma_checker_entries_barrier_2_io_y_c, _pma_checker_entries_barrier_1_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_c_array_lo_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_c_array_lo_lo_hi = _GEN_99;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_prefetchable_array_lo_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_prefetchable_array_lo_lo_hi = _GEN_99;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_c_array_lo_lo =
    {pma_checker_c_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_100 =
    {_pma_checker_entries_barrier_5_io_y_c, _pma_checker_entries_barrier_4_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_c_array_lo_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_c_array_lo_hi_hi = _GEN_100;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_prefetchable_array_lo_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_prefetchable_array_lo_hi_hi = _GEN_100;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_c_array_lo_hi =
    {pma_checker_c_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_c_array_lo =
    {pma_checker_c_array_lo_hi, pma_checker_c_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       _GEN_101 =
    {_pma_checker_entries_barrier_8_io_y_c, _pma_checker_entries_barrier_7_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_c_array_hi_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_c_array_hi_lo_hi = _GEN_101;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_prefetchable_array_hi_lo_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_prefetchable_array_hi_lo_hi = _GEN_101;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_c_array_hi_lo =
    {pma_checker_c_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       _GEN_102 =
    {_pma_checker_entries_barrier_11_io_y_c, _pma_checker_entries_barrier_10_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_c_array_hi_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_c_array_hi_hi_hi = _GEN_102;	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_prefetchable_array_hi_hi_hi;	// src/main/scala/util/package.scala:37:27
  assign pma_checker_prefetchable_array_hi_hi_hi = _GEN_102;	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_c_array_hi_hi =
    {pma_checker_c_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_c_array_hi =
    {pma_checker_c_array_hi_hi, pma_checker_c_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      pma_checker_c_array =
    {pma_checker_cacheable, pma_checker_c_array_hi, pma_checker_c_array_lo};	// src/main/scala/rocket/TLB.scala:417:49, :529:20, src/main/scala/util/package.scala:37:27
  wire [12:0]      pma_checker_lrscAllowed = pma_checker_c_array;	// src/main/scala/rocket/TLB.scala:529:20, :572:24
  wire [1:0]       pma_checker_ppp_array_lo_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_ppp, _pma_checker_entries_barrier_1_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_ppp_array_lo_lo =
    {pma_checker_ppp_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_ppp_array_lo_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_ppp, _pma_checker_entries_barrier_4_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_ppp_array_lo_hi =
    {pma_checker_ppp_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_ppp_array_lo =
    {pma_checker_ppp_array_lo_hi, pma_checker_ppp_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_ppp_array_hi_lo_hi =
    {_pma_checker_entries_barrier_8_io_y_ppp, _pma_checker_entries_barrier_7_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_ppp_array_hi_lo =
    {pma_checker_ppp_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_ppp_array_hi_hi_hi =
    {_pma_checker_entries_barrier_11_io_y_ppp, _pma_checker_entries_barrier_10_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_ppp_array_hi_hi =
    {pma_checker_ppp_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_ppp};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_ppp_array_hi =
    {pma_checker_ppp_array_hi_hi, pma_checker_ppp_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      pma_checker_ppp_array =
    {pma_checker_prot_pp, pma_checker_ppp_array_hi, pma_checker_ppp_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :531:22, src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_paa_array_lo_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_paa, _pma_checker_entries_barrier_1_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_paa_array_lo_lo =
    {pma_checker_paa_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_paa_array_lo_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_paa, _pma_checker_entries_barrier_4_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_paa_array_lo_hi =
    {pma_checker_paa_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_paa_array_lo =
    {pma_checker_paa_array_lo_hi, pma_checker_paa_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_paa_array_hi_lo_hi =
    {_pma_checker_entries_barrier_8_io_y_paa, _pma_checker_entries_barrier_7_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_paa_array_hi_lo =
    {pma_checker_paa_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_paa_array_hi_hi_hi =
    {_pma_checker_entries_barrier_11_io_y_paa, _pma_checker_entries_barrier_10_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_paa_array_hi_hi =
    {pma_checker_paa_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_paa};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_paa_array_hi =
    {pma_checker_paa_array_hi_hi, pma_checker_paa_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      pma_checker_paa_array =
    {pma_checker_prot_aa, pma_checker_paa_array_hi, pma_checker_paa_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :533:22, src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_pal_array_lo_lo_hi =
    {_pma_checker_entries_barrier_2_io_y_pal, _pma_checker_entries_barrier_1_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_pal_array_lo_lo =
    {pma_checker_pal_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_pal_array_lo_hi_hi =
    {_pma_checker_entries_barrier_5_io_y_pal, _pma_checker_entries_barrier_4_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_pal_array_lo_hi =
    {pma_checker_pal_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_pal_array_lo =
    {pma_checker_pal_array_lo_hi, pma_checker_pal_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_pal_array_hi_lo_hi =
    {_pma_checker_entries_barrier_8_io_y_pal, _pma_checker_entries_barrier_7_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_pal_array_hi_lo =
    {pma_checker_pal_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [1:0]       pma_checker_pal_array_hi_hi_hi =
    {_pma_checker_entries_barrier_11_io_y_pal, _pma_checker_entries_barrier_10_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_pal_array_hi_hi =
    {pma_checker_pal_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_pal};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_pal_array_hi =
    {pma_checker_pal_array_hi_hi, pma_checker_pal_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      pma_checker_pal_array =
    {pma_checker_prot_al, pma_checker_pal_array_hi, pma_checker_pal_array_lo};	// src/main/scala/rocket/TLB.scala:415:19, :535:22, src/main/scala/util/package.scala:37:27
  wire [12:0]      pma_checker_ppp_array_if_cached =
    pma_checker_ppp_array | pma_checker_c_array;	// src/main/scala/rocket/TLB.scala:529:20, :531:22, :536:39
  wire [12:0]      pma_checker_paa_array_if_cached =
    pma_checker_paa_array | pma_checker_c_array;	// src/main/scala/rocket/TLB.scala:529:20, :533:22, :537:39
  wire [12:0]      pma_checker_pal_array_if_cached =
    pma_checker_pal_array | pma_checker_c_array;	// src/main/scala/rocket/TLB.scala:529:20, :535:22, :538:39
  wire [2:0]       pma_checker_prefetchable_array_lo_lo =
    {pma_checker_prefetchable_array_lo_lo_hi, _pma_checker_entries_barrier_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_prefetchable_array_lo_hi =
    {pma_checker_prefetchable_array_lo_hi_hi, _pma_checker_entries_barrier_3_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_prefetchable_array_lo =
    {pma_checker_prefetchable_array_lo_hi, pma_checker_prefetchable_array_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [2:0]       pma_checker_prefetchable_array_hi_lo =
    {pma_checker_prefetchable_array_hi_lo_hi, _pma_checker_entries_barrier_6_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [2:0]       pma_checker_prefetchable_array_hi_hi =
    {pma_checker_prefetchable_array_hi_hi_hi, _pma_checker_entries_barrier_9_io_y_c};	// src/main/scala/util/package.scala:37:27, :259:25
  wire [5:0]       pma_checker_prefetchable_array_hi =
    {pma_checker_prefetchable_array_hi_hi, pma_checker_prefetchable_array_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [12:0]      pma_checker_prefetchable_array =
    {pma_checker_cacheable & pma_checker_homogeneous,
     pma_checker_prefetchable_array_hi,
     pma_checker_prefetchable_array_lo};	// src/main/scala/rocket/TLB.scala:417:49, :539:{31,43}, src/main/scala/rocket/TLBPermissions.scala:101:65, src/main/scala/util/package.scala:37:27
  wire [1:0]       pma_checker_io_req_bits_size;
  wire             pma_checker_misaligned =
    |(pma_checker_io_req_bits_vaddr[3:0] & (4'h1 << pma_checker_io_req_bits_size) - 4'h1);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/TLB.scala:542:{39,69,77}
  wire [42:0]      pma_checker_bad_gpa_maskedVAddr =
    pma_checker_io_req_bits_vaddr & 43'h60000000000;	// src/main/scala/rocket/TLB.scala:551:43
  wire [42:0]      pma_checker_bad_va_maskedVAddr =
    pma_checker_io_req_bits_vaddr & 43'h7C000000000;	// src/main/scala/rocket/TLB.scala:551:43
  wire [4:0]       pma_checker_io_req_bits_cmd;
  wire             pma_checker__cmd_lrsc_T = pma_checker_io_req_bits_cmd == 5'h6;	// src/main/scala/util/package.scala:16:47
  wire             pma_checker__cmd_lrsc_T_1 = pma_checker_io_req_bits_cmd == 5'h7;	// src/main/scala/util/package.scala:16:47
  wire             pma_checker_cmd_lrsc =
    pma_checker__cmd_lrsc_T | pma_checker__cmd_lrsc_T_1;	// src/main/scala/rocket/TLB.scala:562:33, src/main/scala/util/package.scala:16:47, :73:59
  wire             pma_checker__cmd_read_T_7 = pma_checker_io_req_bits_cmd == 5'h4;	// src/main/scala/util/package.scala:16:47
  wire             pma_checker__cmd_read_T_8 = pma_checker_io_req_bits_cmd == 5'h9;	// src/main/scala/util/package.scala:16:47
  wire             pma_checker__cmd_read_T_9 = pma_checker_io_req_bits_cmd == 5'hA;	// src/main/scala/util/package.scala:16:47
  wire             pma_checker__cmd_read_T_10 = pma_checker_io_req_bits_cmd == 5'hB;	// src/main/scala/util/package.scala:16:47
  wire             pma_checker_cmd_amo_logical =
    pma_checker__cmd_read_T_7 | pma_checker__cmd_read_T_8 | pma_checker__cmd_read_T_9
    | pma_checker__cmd_read_T_10;	// src/main/scala/rocket/TLB.scala:563:40, src/main/scala/util/package.scala:16:47, :73:59
  wire             pma_checker__cmd_read_T_14 = pma_checker_io_req_bits_cmd == 5'h8;	// src/main/scala/util/package.scala:16:47
  wire             pma_checker__cmd_read_T_15 = pma_checker_io_req_bits_cmd == 5'hC;	// src/main/scala/util/package.scala:16:47
  wire             pma_checker__cmd_read_T_16 = pma_checker_io_req_bits_cmd == 5'hD;	// src/main/scala/util/package.scala:16:47
  wire             pma_checker__cmd_read_T_17 = pma_checker_io_req_bits_cmd == 5'hE;	// src/main/scala/util/package.scala:16:47
  wire             pma_checker__cmd_read_T_18 = pma_checker_io_req_bits_cmd == 5'hF;	// src/main/scala/util/package.scala:16:47
  wire             pma_checker_cmd_amo_arithmetic =
    pma_checker__cmd_read_T_14 | pma_checker__cmd_read_T_15 | pma_checker__cmd_read_T_16
    | pma_checker__cmd_read_T_17 | pma_checker__cmd_read_T_18;	// src/main/scala/rocket/TLB.scala:564:43, src/main/scala/util/package.scala:16:47, :73:59
  wire             pma_checker_cmd_put_partial = pma_checker_io_req_bits_cmd == 5'h11;	// src/main/scala/rocket/TLB.scala:565:41
  wire             pma_checker_cmd_readx = pma_checker_io_req_bits_cmd == 5'h10;	// src/main/scala/rocket/TLB.scala:567:37, src/main/scala/util/package.scala:16:47
  wire             pma_checker_cmd_read =
    pma_checker_io_req_bits_cmd == 5'h0 | pma_checker_cmd_readx | pma_checker__cmd_lrsc_T
    | pma_checker__cmd_lrsc_T_1 | pma_checker__cmd_read_T_7 | pma_checker__cmd_read_T_8
    | pma_checker__cmd_read_T_9 | pma_checker__cmd_read_T_10 | pma_checker__cmd_read_T_14
    | pma_checker__cmd_read_T_15 | pma_checker__cmd_read_T_16 | pma_checker__cmd_read_T_17
    | pma_checker__cmd_read_T_18;	// src/main/scala/rocket/Consts.scala:83:44, :85:68, src/main/scala/rocket/TLB.scala:567:37, src/main/scala/util/package.scala:16:47, :73:59
  wire             pma_checker_cmd_write =
    pma_checker_io_req_bits_cmd == 5'h1 | pma_checker_cmd_put_partial
    | pma_checker__cmd_lrsc_T_1 | pma_checker__cmd_read_T_7 | pma_checker__cmd_read_T_8
    | pma_checker__cmd_read_T_9 | pma_checker__cmd_read_T_10 | pma_checker__cmd_read_T_14
    | pma_checker__cmd_read_T_15 | pma_checker__cmd_read_T_16 | pma_checker__cmd_read_T_17
    | pma_checker__cmd_read_T_18;	// src/main/scala/rocket/Consts.scala:83:44, :86:{32,42,59,76}, src/main/scala/rocket/TLB.scala:565:41, src/main/scala/util/package.scala:16:47, :73:59
  wire             pma_checker_cmd_write_perms =
    pma_checker_cmd_write | pma_checker_io_req_bits_cmd == 5'h5
    | pma_checker_io_req_bits_cmd == 5'h17;	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/TLB.scala:569:35, src/main/scala/util/package.scala:16:47, :73:59
  wire [12:0]      pma_checker_ae_array =
    (pma_checker_misaligned ? pma_checker_eff_array : 13'h0)
    | (pma_checker_cmd_lrsc ? ~pma_checker_lrscAllowed : 13'h0);	// src/main/scala/rocket/TLB.scala:527:22, :542:77, :562:33, :572:24, :574:{8,37}, :575:{8,19}
  wire [12:0]      pma_checker_ae_ld_array =
    pma_checker_cmd_read ? pma_checker_ae_array | ~pma_checker_pr_array : 13'h0;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/TLB.scala:521:87, :574:37, :578:{24,44,46}
  wire [12:0]      pma_checker_ae_st_array =
    (pma_checker_cmd_write_perms ? pma_checker_ae_array | ~pma_checker_pw_array : 13'h0)
    | (pma_checker_cmd_put_partial ? ~pma_checker_ppp_array_if_cached : 13'h0)
    | (pma_checker_cmd_amo_logical ? ~pma_checker_pal_array_if_cached : 13'h0)
    | (pma_checker_cmd_amo_arithmetic ? ~pma_checker_paa_array_if_cached : 13'h0);	// src/main/scala/rocket/TLB.scala:523:87, :536:39, :537:39, :538:39, :563:40, :564:43, :565:41, :569:35, :574:37, :580:{8,35,37,53}, :581:{8,26,53}, :582:{8,26,53}, :583:{8,29}
  wire [12:0]      pma_checker_must_alloc_array =
    (pma_checker_cmd_put_partial ? ~pma_checker_ppp_array : 13'h0)
    | (pma_checker_cmd_amo_logical ? ~pma_checker_pal_array : 13'h0)
    | (pma_checker_cmd_amo_arithmetic ? ~pma_checker_paa_array : 13'h0)
    | {13{pma_checker_cmd_lrsc}};	// src/main/scala/rocket/TLB.scala:531:22, :533:22, :535:22, :562:33, :563:40, :564:43, :565:41, :585:{8,26,43}, :586:{8,26,43}, :587:{8,29,46}, :588:8
  wire [12:0]      pma_checker_pf_ld_array =
    pma_checker_cmd_read ? pma_checker_ptw_pf_array & ~pma_checker_ptw_gf_array : 13'h0;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/TLB.scala:500:25, :501:25, :589:{24,104,106}
  wire [12:0]      pma_checker_pf_st_array =
    pma_checker_cmd_write_perms
      ? pma_checker_ptw_pf_array & ~pma_checker_ptw_gf_array
      : 13'h0;	// src/main/scala/rocket/TLB.scala:500:25, :501:25, :569:35, :589:106, :590:{24,86}
  wire [12:0]      pma_checker_pf_inst_array =
    pma_checker_ptw_pf_array & ~pma_checker_ptw_gf_array;	// src/main/scala/rocket/TLB.scala:500:25, :501:25, :589:106, :591:67
  wire             pma_checker_io_resp_pf_ld = pma_checker_pf_ld_array[12];	// src/main/scala/rocket/TLB.scala:589:24, :625:57
  wire             pma_checker_io_resp_pf_st = pma_checker_pf_st_array[12];	// src/main/scala/rocket/TLB.scala:590:24, :626:64
  wire             pma_checker_io_resp_pf_inst = pma_checker_pf_inst_array[12];	// src/main/scala/rocket/TLB.scala:591:67, :627:47
  wire             pma_checker_io_resp_ae_ld = pma_checker_ae_ld_array[12];	// src/main/scala/rocket/TLB.scala:578:24, :633:33
  wire             pma_checker_io_resp_ae_st = pma_checker_ae_st_array[12];	// src/main/scala/rocket/TLB.scala:582:53, :634:33
  wire             pma_checker_io_resp_ae_inst = ~(pma_checker_px_array[12]);	// src/main/scala/rocket/TLB.scala:525:87, :635:23
  wire             pma_checker_io_resp_ma_ld =
    pma_checker_misaligned & pma_checker_cmd_read;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/TLB.scala:542:77, :637:31
  wire             pma_checker_io_resp_ma_st =
    pma_checker_misaligned & pma_checker_cmd_write;	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/TLB.scala:542:77, :638:31
  wire             pma_checker_io_resp_cacheable = pma_checker_c_array[12];	// src/main/scala/rocket/TLB.scala:529:20, :640:33
  wire             pma_checker_io_resp_must_alloc = pma_checker_must_alloc_array[12];	// src/main/scala/rocket/TLB.scala:587:46, :641:43
  wire             pma_checker_io_resp_prefetchable = pma_checker_prefetchable_array[12];	// src/main/scala/rocket/TLB.scala:539:31, :642:47
  wire [31:0]      pma_checker_io_resp_paddr =
    {pma_checker_ppn, pma_checker_io_resp_gpa_offset};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/TLB.scala:644:23, :648:21
  wire [29:0]      pma_checker_io_resp_gpa_page = {1'h0, pma_checker_vpn};	// src/main/scala/rocket/TLB.scala:324:30, :647:{19,36}
  wire [42:0]      pma_checker_io_resp_gpa =
    {1'h0, pma_checker_io_resp_gpa_page, pma_checker_io_resp_gpa_offset};	// src/main/scala/rocket/TLB.scala:646:15, :647:19, :648:21
  wire [1:0]       lfsr_lo_lo_lo = {_lfsr_prng_io_out_1, _lfsr_prng_io_out_0};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]       lfsr_lo_lo_hi = {_lfsr_prng_io_out_3, _lfsr_prng_io_out_2};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [3:0]       lfsr_lo_lo = {lfsr_lo_lo_hi, lfsr_lo_lo_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [1:0]       lfsr_lo_hi_lo = {_lfsr_prng_io_out_5, _lfsr_prng_io_out_4};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]       lfsr_lo_hi_hi = {_lfsr_prng_io_out_7, _lfsr_prng_io_out_6};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [3:0]       lfsr_lo_hi = {lfsr_lo_hi_hi, lfsr_lo_hi_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [7:0]       lfsr_lo = {lfsr_lo_hi, lfsr_lo_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [1:0]       lfsr_hi_lo_lo = {_lfsr_prng_io_out_9, _lfsr_prng_io_out_8};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]       lfsr_hi_lo_hi = {_lfsr_prng_io_out_11, _lfsr_prng_io_out_10};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [3:0]       lfsr_hi_lo = {lfsr_hi_lo_hi, lfsr_hi_lo_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [1:0]       lfsr_hi_hi_lo = {_lfsr_prng_io_out_13, _lfsr_prng_io_out_12};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [1:0]       lfsr_hi_hi_hi = {_lfsr_prng_io_out_15, _lfsr_prng_io_out_14};	// src/main/scala/chisel3/util/random/PRNG.scala:91:22, :95:17
  wire [3:0]       lfsr_hi_hi = {lfsr_hi_hi_hi, lfsr_hi_hi_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [7:0]       lfsr_hi = {lfsr_hi_hi, lfsr_hi_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire [15:0]      lfsr = {lfsr_hi, lfsr_lo};	// src/main/scala/chisel3/util/random/PRNG.scala:95:17
  wire             metaArb_grant_1;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  wire             metaArb_grant_2;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  wire [3:0]       s2_victim_or_hit_way;	// src/main/scala/rocket/DCache.scala:409:33
  wire             metaArb_grant_3;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  wire             metaArb_grant_4;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  wire [3:0]       releaseWay;	// src/main/scala/rocket/DCache.scala:209:24
  wire             metaArb_grant_5;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  wire             metaArb_grant_6;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  wire             metaArb_grant_7;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  wire             metaArb_io_in_6_valid;
  wire [42:0]      metaArb_io_in_6_bits_addr;
  wire [5:0]       metaArb_io_in_6_bits_idx;
  wire [5:0]       metaArb_io_in_7_bits_idx;
  wire [3:0]       metaArb_io_in_6_bits_way_en;
  wire [3:0]       metaArb_io_in_7_bits_way_en;
  wire [21:0]      metaArb_io_in_6_bits_data;
  wire [21:0]      metaArb_io_in_7_bits_data;
  wire             metaArb_io_in_4_valid;
  wire [42:0]      metaArb_io_in_4_bits_addr;
  wire [5:0]       metaArb_io_in_4_bits_idx;
  wire [3:0]       metaArb_io_in_4_bits_way_en;
  wire [21:0]      metaArb_io_in_4_bits_data;
  wire             metaArb_io_in_3_valid;
  wire [42:0]      metaArb_io_in_3_bits_addr;
  wire [5:0]       metaArb_io_in_3_bits_idx;
  wire [3:0]       metaArb_io_in_3_bits_way_en;
  wire [21:0]      metaArb_io_in_3_bits_data;
  wire             metaArb_io_in_2_valid;
  wire [42:0]      metaArb_io_in_2_bits_addr;
  wire [5:0]       metaArb_io_in_2_bits_idx;
  wire [3:0]       metaArb_io_in_2_bits_way_en;
  wire [21:0]      metaArb_io_in_2_bits_data;
  wire             metaArb_io_in_0_valid;
  wire [2:0]       metaArb_io_chosen =
    metaArb_io_in_0_valid
      ? 3'h0
      : metaArb_io_in_2_valid
          ? 3'h2
          : metaArb_io_in_3_valid
              ? 3'h3
              : metaArb_io_in_4_valid ? 3'h4 : {2'h3, ~metaArb_io_in_6_valid};	// src/main/scala/chisel3/util/Arbiter.scala:136:13, :139:26, :140:17
  wire [42:0]      metaArb_io_in_0_bits_addr;
  wire             metaArb_io_out_bits_write =
    metaArb_io_in_0_valid | metaArb_io_in_2_valid | metaArb_io_in_3_valid
    | metaArb_io_in_4_valid;	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19
  wire [5:0]       metaArb_io_in_0_bits_idx;
  wire [42:0]      metaArb_io_out_bits_addr =
    metaArb_io_in_0_valid
      ? metaArb_io_in_0_bits_addr
      : metaArb_io_in_2_valid
          ? metaArb_io_in_2_bits_addr
          : metaArb_io_in_3_valid
              ? metaArb_io_in_3_bits_addr
              : metaArb_io_in_4_valid
                  ? metaArb_io_in_4_bits_addr
                  : metaArb_io_in_6_valid
                      ? metaArb_io_in_6_bits_addr
                      : metaArb_io_in_7_bits_addr;	// src/main/scala/chisel3/util/Arbiter.scala:137:15, :139:26, :141:19
  wire [5:0]       metaArb_io_out_bits_idx =
    metaArb_io_in_0_valid
      ? metaArb_io_in_0_bits_idx
      : metaArb_io_in_2_valid
          ? metaArb_io_in_2_bits_idx
          : metaArb_io_in_3_valid
              ? metaArb_io_in_3_bits_idx
              : metaArb_io_in_4_valid
                  ? metaArb_io_in_4_bits_idx
                  : metaArb_io_in_6_valid
                      ? metaArb_io_in_6_bits_idx
                      : metaArb_io_in_7_bits_idx;	// src/main/scala/chisel3/util/Arbiter.scala:137:15, :139:26, :141:19
  wire [3:0]       metaArb_io_out_bits_way_en =
    metaArb_io_in_0_valid
      ? 4'hF
      : metaArb_io_in_2_valid
          ? metaArb_io_in_2_bits_way_en
          : metaArb_io_in_3_valid
              ? metaArb_io_in_3_bits_way_en
              : metaArb_io_in_4_valid
                  ? metaArb_io_in_4_bits_way_en
                  : metaArb_io_in_6_valid
                      ? metaArb_io_in_6_bits_way_en
                      : metaArb_io_in_7_bits_way_en;	// src/main/scala/chisel3/util/Arbiter.scala:137:15, :139:26, :141:19
  wire [21:0]      metaArb_io_out_bits_data =
    metaArb_io_in_0_valid
      ? 22'h0
      : metaArb_io_in_2_valid
          ? metaArb_io_in_2_bits_data
          : metaArb_io_in_3_valid
              ? metaArb_io_in_3_bits_data
              : metaArb_io_in_4_valid
                  ? metaArb_io_in_4_bits_data
                  : metaArb_io_in_6_valid
                      ? metaArb_io_in_6_bits_data
                      : metaArb_io_in_7_bits_data;	// src/main/scala/chisel3/util/Arbiter.scala:137:15, :139:26, :141:19
  wire             metaArb__grant_T_1 = metaArb_io_in_0_valid | metaArb_io_in_2_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68
  wire             metaArb__grant_T_2 = metaArb__grant_T_1 | metaArb_io_in_3_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68
  wire             metaArb__grant_T_3 = metaArb__grant_T_2 | metaArb_io_in_4_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68
  assign metaArb_grant_1 = ~metaArb_io_in_0_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  wire             metaArb_io_in_1_ready = metaArb_grant_1;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  assign metaArb_grant_2 = ~metaArb_io_in_0_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  wire             metaArb_io_in_2_ready = metaArb_grant_2;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  assign metaArb_grant_3 = ~metaArb__grant_T_1;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}
  wire             metaArb_io_in_3_ready = metaArb_grant_3;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  assign metaArb_grant_4 = ~metaArb__grant_T_2;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}
  wire             metaArb_io_in_4_ready = metaArb_grant_4;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  assign metaArb_grant_5 = ~metaArb__grant_T_3;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}
  wire             metaArb_io_in_5_ready = metaArb_grant_5;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  assign metaArb_grant_6 = ~metaArb__grant_T_3;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}
  wire             metaArb_io_in_6_ready = metaArb_grant_6;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  assign metaArb_grant_7 = ~(metaArb__grant_T_3 | metaArb_io_in_6_valid);	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}
  wire             metaArb_io_in_7_ready = metaArb_grant_7;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  wire             metaArb_io_out_valid = ~metaArb_grant_7 | metaArb_io_in_7_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :148:{19,31}
  wire             wmask_0;	// src/main/scala/rocket/DCache.scala:288:74
  wire             wmask_1;	// src/main/scala/rocket/DCache.scala:288:74
  wire             wmask_2;	// src/main/scala/rocket/DCache.scala:288:74
  wire             wmask_3;	// src/main/scala/rocket/DCache.scala:288:74
  wire             pstore_drain;	// src/main/scala/rocket/DCache.scala:493:27
  wire             dataArb_io_in_0_bits_wordMask_eccMask;	// src/main/scala/util/package.scala:73:59
  wire             dataArb_grant_1;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  wire [63:0]      tl_d_data_encoded;	// src/main/scala/rocket/DCache.scala:301:31
  wire             dataArb_grant_2;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  wire             dataArb_grant_3;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  wire             dataArb_io_in_2_valid;
  wire [11:0]      dataArb_io_in_2_bits_addr;
  wire [11:0]      dataArb_io_in_3_bits_addr;
  wire [63:0]      dataArb_io_in_2_bits_wdata;
  wire [63:0]      dataArb_io_in_3_bits_wdata;
  wire             dataArb_io_in_1_valid;
  wire [11:0]      dataArb_io_in_1_bits_addr;
  wire             dataArb_io_in_1_bits_write;
  wire [63:0]      dataArb_io_in_1_bits_wdata;
  wire [3:0]       dataArb_io_in_1_bits_way_en;
  wire             dataArb_io_in_0_valid;
  wire [11:0]      dataArb_io_in_0_bits_addr;
  wire [1:0]       dataArb_io_chosen =
    dataArb_io_in_0_valid
      ? 2'h0
      : dataArb_io_in_1_valid ? 2'h1 : {1'h1, ~dataArb_io_in_2_valid};	// src/main/scala/chisel3/util/Arbiter.scala:136:13, :139:26, :140:17
  wire             dataArb_io_in_0_bits_write;
  wire [11:0]      dataArb_io_out_bits_addr =
    dataArb_io_in_0_valid
      ? dataArb_io_in_0_bits_addr
      : dataArb_io_in_1_valid
          ? dataArb_io_in_1_bits_addr
          : dataArb_io_in_2_valid ? dataArb_io_in_2_bits_addr : dataArb_io_in_3_bits_addr;	// src/main/scala/chisel3/util/Arbiter.scala:137:15, :139:26, :141:19
  wire [63:0]      dataArb_io_in_0_bits_wdata;
  wire             dataArb_io_out_bits_write =
    dataArb_io_in_0_valid
      ? dataArb_io_in_0_bits_write
      : dataArb_io_in_1_valid & dataArb_io_in_1_bits_write;	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19
  wire [63:0]      dataArb_io_out_bits_wdata =
    dataArb_io_in_0_valid
      ? dataArb_io_in_0_bits_wdata
      : dataArb_io_in_1_valid
          ? dataArb_io_in_1_bits_wdata
          : dataArb_io_in_2_valid
              ? dataArb_io_in_2_bits_wdata
              : dataArb_io_in_3_bits_wdata;	// src/main/scala/chisel3/util/Arbiter.scala:137:15, :139:26, :141:19
  wire             dataArb_io_in_0_bits_wordMask;
  wire [7:0]       dataArb_io_in_0_bits_eccMask;
  wire             dataArb_io_out_bits_wordMask =
    ~dataArb_io_in_0_valid | dataArb_io_in_0_bits_wordMask;	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19
  wire [3:0]       dataArb_io_in_0_bits_way_en;
  wire [7:0]       dataArb_io_out_bits_eccMask =
    dataArb_io_in_0_valid ? dataArb_io_in_0_bits_eccMask : 8'hFF;	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19
  wire [3:0]       dataArb_io_out_bits_way_en =
    dataArb_io_in_0_valid
      ? dataArb_io_in_0_bits_way_en
      : dataArb_io_in_1_valid ? dataArb_io_in_1_bits_way_en : 4'hF;	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19
  wire             dataArb__grant_T = dataArb_io_in_0_valid | dataArb_io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68
  assign dataArb_grant_1 = ~dataArb_io_in_0_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  wire             dataArb_io_in_1_ready = dataArb_grant_1;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  assign dataArb_grant_2 = ~dataArb__grant_T;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}
  wire             dataArb_io_in_2_ready = dataArb_grant_2;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  assign dataArb_grant_3 = ~(dataArb__grant_T | dataArb_io_in_2_valid);	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}
  wire             dataArb_io_in_3_ready = dataArb_grant_3;	// src/main/scala/chisel3/util/Arbiter.scala:45:78
  wire             dataArb_io_in_3_valid;
  wire             dataArb_io_out_valid = ~dataArb_grant_3 | dataArb_io_in_3_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :148:{19,31}
  assign nodeOut_a_deq_valid = tl_out_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_opcode = tl_out_a_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_param = tl_out_a_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_size = tl_out_a_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_source = tl_out_a_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_address = tl_out_a_bits_address;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_mask = tl_out_a_bits_mask;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_deq_bits_data = tl_out_a_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  wire             tl_out_a_ready = nodeOut_a_deq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/rocket/DCache.scala:136:22
  assign nodeOut_a_valid = nodeOut_a_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_a_bits_opcode = nodeOut_a_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_a_bits_param = nodeOut_a_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_a_bits_size = nodeOut_a_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_a_bits_source = nodeOut_a_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_a_bits_address = nodeOut_a_deq_bits_address;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_a_bits_mask = nodeOut_a_deq_bits_mask;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  assign nodeOut_a_bits_data = nodeOut_a_deq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:370:21, src/main/scala/diplomacy/Nodes.scala:1205:17
  reg              s1_valid;	// src/main/scala/rocket/DCache.scala:159:25
  reg              s1_probe;	// src/main/scala/rocket/DCache.scala:160:25
  reg  [2:0]       probe_bits_opcode;	// src/main/scala/rocket/DCache.scala:161:29
  reg  [1:0]       probe_bits_param;	// src/main/scala/rocket/DCache.scala:161:29
  reg  [3:0]       probe_bits_size;	// src/main/scala/rocket/DCache.scala:161:29
  wire [3:0]       nackResponseMessage_size = probe_bits_size;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:412:17
  wire [3:0]       cleanReleaseMessage_size = probe_bits_size;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:412:17
  wire [3:0]       dirtyReleaseMessage_size = probe_bits_size;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:428:17
  reg              probe_bits_source;	// src/main/scala/rocket/DCache.scala:161:29
  assign nodeOut_c_bits_source = probe_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29
  wire             nackResponseMessage_source = probe_bits_source;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:412:17
  wire             cleanReleaseMessage_source = probe_bits_source;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:412:17
  wire             dirtyReleaseMessage_source = probe_bits_source;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:428:17
  reg  [31:0]      probe_bits_address;	// src/main/scala/rocket/DCache.scala:161:29
  assign nodeOut_c_bits_address = probe_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29
  wire [31:0]      nackResponseMessage_address = probe_bits_address;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:412:17
  wire [31:0]      cleanReleaseMessage_address = probe_bits_address;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:412:17
  wire [31:0]      dirtyReleaseMessage_address = probe_bits_address;	// src/main/scala/rocket/DCache.scala:161:29, src/main/scala/tilelink/Edges.scala:428:17
  reg  [7:0]       probe_bits_mask;	// src/main/scala/rocket/DCache.scala:161:29
  reg  [63:0]      probe_bits_data;	// src/main/scala/rocket/DCache.scala:161:29
  reg              probe_bits_corrupt;	// src/main/scala/rocket/DCache.scala:161:29
  wire             s1_valid_masked = s1_valid & ~io_cpu_s1_kill_0;	// src/main/scala/rocket/DCache.scala:159:25, :163:{34,37}
  wire             s1_nack;	// src/main/scala/rocket/DCache.scala:162:28
  wire             s1_valid_not_nacked = s1_valid & ~s1_nack;	// src/main/scala/rocket/DCache.scala:159:25, :162:28, :164:{38,41}
  wire             s0_clk_en = metaArb_io_out_valid & ~metaArb_io_out_bits_write;	// src/main/scala/rocket/DCache.scala:167:{40,43}
  wire [42:0]      s0_tlb_req_vaddr = s0_req_addr;	// src/main/scala/rocket/DCache.scala:169:24, :176:28
  wire [4:0]       s0_tlb_req_cmd = s0_req_cmd;	// src/main/scala/rocket/DCache.scala:169:24, :176:28
  wire [1:0]       s0_tlb_req_size = s0_req_size;	// src/main/scala/rocket/DCache.scala:169:24, :176:28
  wire [1:0]       s0_tlb_req_prv = s0_req_dprv;	// src/main/scala/rocket/DCache.scala:169:24, :176:28
  wire             s0_tlb_req_v = s0_req_dv;	// src/main/scala/rocket/DCache.scala:169:24, :176:28
  wire             s0_tlb_req_passthrough = s0_req_phys;	// src/main/scala/rocket/DCache.scala:169:24, :176:28
  assign s0_req_addr = {metaArb_io_out_bits_addr[42:6], io_cpu_req_bits_addr_0[5:0]};	// src/main/scala/rocket/DCache.scala:169:24, :170:{21,47,84}
  assign s0_req_phys = ~metaArb_io_in_7_ready | io_cpu_req_bits_phys_0;	// src/main/scala/rocket/DCache.scala:169:24, :172:{9,34,48}
  reg  [42:0]      s1_req_addr;	// src/main/scala/rocket/DCache.scala:173:25
  assign pma_checker_io_req_bits_vaddr = s1_req_addr;	// src/main/scala/rocket/DCache.scala:173:25
  wire [42:0]      s1_vaddr = s1_req_addr;	// src/main/scala/rocket/DCache.scala:173:25, :174:21
  reg  [6:0]       s1_req_tag;	// src/main/scala/rocket/DCache.scala:173:25
  reg  [4:0]       s1_req_cmd;	// src/main/scala/rocket/DCache.scala:173:25
  assign pma_checker_io_req_bits_cmd = s1_req_cmd;	// src/main/scala/rocket/DCache.scala:173:25
  reg  [1:0]       s1_req_size;	// src/main/scala/rocket/DCache.scala:173:25
  assign pma_checker_io_req_bits_size = s1_req_size;	// src/main/scala/rocket/DCache.scala:173:25
  wire [1:0]       s1_mask_xwr_size = s1_req_size;	// src/main/scala/rocket/AMOALU.scala:11:18, src/main/scala/rocket/DCache.scala:173:25
  reg              s1_req_signed;	// src/main/scala/rocket/DCache.scala:173:25
  reg  [1:0]       s1_req_dprv;	// src/main/scala/rocket/DCache.scala:173:25
  assign pma_checker_io_req_bits_prv = s1_req_dprv;	// src/main/scala/rocket/DCache.scala:173:25
  reg              s1_req_dv;	// src/main/scala/rocket/DCache.scala:173:25
  assign pma_checker_io_req_bits_v = s1_req_dv;	// src/main/scala/rocket/DCache.scala:173:25
  reg              s1_req_phys;	// src/main/scala/rocket/DCache.scala:173:25
  reg  [42:0]      s1_tlb_req_vaddr;	// src/main/scala/rocket/DCache.scala:185:29
  assign tlb_io_req_bits_vaddr = s1_tlb_req_vaddr;	// src/main/scala/rocket/DCache.scala:185:29
  reg              s1_tlb_req_passthrough;	// src/main/scala/rocket/DCache.scala:185:29
  assign tlb_io_req_bits_passthrough = s1_tlb_req_passthrough;	// src/main/scala/rocket/DCache.scala:185:29
  reg  [1:0]       s1_tlb_req_size;	// src/main/scala/rocket/DCache.scala:185:29
  assign tlb_io_req_bits_size = s1_tlb_req_size;	// src/main/scala/rocket/DCache.scala:185:29
  reg  [4:0]       s1_tlb_req_cmd;	// src/main/scala/rocket/DCache.scala:185:29
  assign tlb_io_req_bits_cmd = s1_tlb_req_cmd;	// src/main/scala/rocket/DCache.scala:185:29
  reg  [1:0]       s1_tlb_req_prv;	// src/main/scala/rocket/DCache.scala:185:29
  assign tlb_io_req_bits_prv = s1_tlb_req_prv;	// src/main/scala/rocket/DCache.scala:185:29
  reg              s1_tlb_req_v;	// src/main/scala/rocket/DCache.scala:185:29
  assign tlb_io_req_bits_v = s1_tlb_req_v;	// src/main/scala/rocket/DCache.scala:185:29
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_1 = s1_req_cmd == 5'h0;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_2 = s1_req_cmd == 5'h10;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_3 = s1_req_cmd == 5'h6;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_29 = s1_req_cmd == 5'h7;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_31 = s1_req_cmd == 5'h4;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_32 = s1_req_cmd == 5'h9;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_33 = s1_req_cmd == 5'hA;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_34 = s1_req_cmd == 5'hB;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_38 = s1_req_cmd == 5'h8;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_39 = s1_req_cmd == 5'hC;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_40 = s1_req_cmd == 5'hD;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_41 = s1_req_cmd == 5'hE;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_42 = s1_req_cmd == 5'hF;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire             s1_read =
    _io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2
    | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29
    | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32
    | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34
    | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39
    | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41
    | _io_cpu_perf_canAcceptLoadThenLoad_T_42;	// src/main/scala/rocket/Consts.scala:83:44, :85:68, src/main/scala/util/package.scala:16:47, :73:59
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_26 = s1_req_cmd == 5'h1;	// src/main/scala/rocket/Consts.scala:86:32, src/main/scala/rocket/DCache.scala:173:25
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_51 = s1_req_cmd == 5'h11;	// src/main/scala/rocket/Consts.scala:86:49, src/main/scala/rocket/DCache.scala:173:25
  wire             s1_write =
    _io_cpu_perf_canAcceptLoadThenLoad_T_26 | _io_cpu_perf_canAcceptLoadThenLoad_T_51
    | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31
    | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33
    | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38
    | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40
    | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42;	// src/main/scala/rocket/Consts.scala:83:44, :86:{32,42,49,59,76}, src/main/scala/util/package.scala:16:47, :73:59
  wire             s1_readwrite = s1_read | s1_write;	// src/main/scala/rocket/Consts.scala:85:68, :86:76, src/main/scala/rocket/DCache.scala:189:30
  assign tlb_io_sfence_bits_hv = s1_req_cmd == 5'h15;	// src/main/scala/rocket/DCache.scala:173:25, :190:57
  assign tlb_io_sfence_bits_hg = s1_req_cmd == 5'h16;	// src/main/scala/rocket/DCache.scala:173:25, :190:85
  wire             s1_sfence =
    s1_req_cmd == 5'h14 | tlb_io_sfence_bits_hv | tlb_io_sfence_bits_hg;	// src/main/scala/rocket/DCache.scala:173:25, :190:{30,43,71}
  wire             tlb_io_sfence_bits_rs1 = s1_req_size[0];	// src/main/scala/rocket/DCache.scala:173:25, :191:64
  wire             s1_flush_line = s1_req_cmd == 5'h5 & tlb_io_sfence_bits_rs1;	// src/main/scala/rocket/DCache.scala:173:25, :191:{34,50}
  reg              s1_flush_valid;	// src/main/scala/rocket/DCache.scala:192:27
  reg              cached_grant_wait;	// src/main/scala/rocket/DCache.scala:200:34
  reg              resetting;	// src/main/scala/rocket/DCache.scala:201:26
  assign metaArb_io_in_0_valid = resetting;	// src/main/scala/rocket/DCache.scala:201:26
  reg  [7:0]       flushCounter;	// src/main/scala/rocket/DCache.scala:202:29
  reg              release_ack_wait;	// src/main/scala/rocket/DCache.scala:203:33
  reg  [31:0]      release_ack_addr;	// src/main/scala/rocket/DCache.scala:204:29
  reg  [3:0]       release_state;	// src/main/scala/rocket/DCache.scala:205:30
  reg  [3:0]       refill_way;	// src/main/scala/rocket/DCache.scala:206:23
  assign metaArb_io_in_3_bits_way_en = refill_way;	// src/main/scala/rocket/DCache.scala:206:23
  assign dataArb_io_in_1_bits_way_en = refill_way;	// src/main/scala/rocket/DCache.scala:206:23
  wire             _canAcceptCachedGrant_T = release_state == 4'h1;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
  wire             _inWriteback_T_1 = release_state == 4'h2;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
  wire             inWriteback = _canAcceptCachedGrant_T | _inWriteback_T_1;	// src/main/scala/util/package.scala:16:47, :73:59
  assign metaArb_io_in_4_bits_way_en = releaseWay;	// src/main/scala/rocket/DCache.scala:209:24
  wire [3:0]       metaArb_io_in_5_bits_way_en = releaseWay;	// src/main/scala/rocket/DCache.scala:209:24
  assign metaArb_io_in_6_bits_way_en = releaseWay;	// src/main/scala/rocket/DCache.scala:209:24
  assign metaArb_io_in_7_bits_way_en = releaseWay;	// src/main/scala/rocket/DCache.scala:209:24
  wire             _io_cpu_req_ready_T_4 =
    release_state == 4'h0 & ~cached_grant_wait & ~s1_nack;	// src/main/scala/rocket/DCache.scala:162:28, :164:41, :200:34, :205:30, :210:{38,51,54,73}
  reg              uncachedInFlight_0;	// src/main/scala/rocket/DCache.scala:213:33
  reg  [42:0]      uncachedReqs_0_addr;	// src/main/scala/rocket/DCache.scala:214:25
  wire [42:0]      uncachedResp_addr = uncachedReqs_0_addr;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg  [6:0]       uncachedReqs_0_tag;	// src/main/scala/rocket/DCache.scala:214:25
  wire [6:0]       uncachedResp_tag = uncachedReqs_0_tag;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg  [4:0]       uncachedReqs_0_cmd;	// src/main/scala/rocket/DCache.scala:214:25
  wire [4:0]       uncachedResp_cmd = uncachedReqs_0_cmd;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg  [1:0]       uncachedReqs_0_size;	// src/main/scala/rocket/DCache.scala:214:25
  wire [1:0]       uncachedResp_size = uncachedReqs_0_size;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg              uncachedReqs_0_signed;	// src/main/scala/rocket/DCache.scala:214:25
  wire             uncachedResp_signed = uncachedReqs_0_signed;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg  [1:0]       uncachedReqs_0_dprv;	// src/main/scala/rocket/DCache.scala:214:25
  wire [1:0]       uncachedResp_dprv = uncachedReqs_0_dprv;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg              uncachedReqs_0_dv;	// src/main/scala/rocket/DCache.scala:214:25
  wire             uncachedResp_dv = uncachedReqs_0_dv;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg              uncachedReqs_0_phys;	// src/main/scala/rocket/DCache.scala:214:25
  wire             uncachedResp_phys = uncachedReqs_0_phys;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg              uncachedReqs_0_no_alloc;	// src/main/scala/rocket/DCache.scala:214:25
  wire             uncachedResp_no_alloc = uncachedReqs_0_no_alloc;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg              uncachedReqs_0_no_xcpt;	// src/main/scala/rocket/DCache.scala:214:25
  wire             uncachedResp_no_xcpt = uncachedReqs_0_no_xcpt;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg  [63:0]      uncachedReqs_0_data;	// src/main/scala/rocket/DCache.scala:214:25
  wire [63:0]      uncachedResp_data = uncachedReqs_0_data;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  reg  [7:0]       uncachedReqs_0_mask;	// src/main/scala/rocket/DCache.scala:214:25
  wire [7:0]       uncachedResp_mask = uncachedReqs_0_mask;	// src/main/scala/rocket/DCache.scala:214:25, :215:30
  wire             _pstore_drain_opportunistic_T = io_cpu_req_bits_cmd_0 == 5'h0;	// src/main/scala/util/package.scala:16:47
  wire             _pstore_drain_opportunistic_T_1 = io_cpu_req_bits_cmd_0 == 5'h10;	// src/main/scala/util/package.scala:16:47
  wire             _pstore_drain_opportunistic_T_2 = io_cpu_req_bits_cmd_0 == 5'h6;	// src/main/scala/util/package.scala:16:47
  wire             _pstore_drain_opportunistic_T_28 = io_cpu_req_bits_cmd_0 == 5'h7;	// src/main/scala/util/package.scala:16:47
  wire             _pstore_drain_opportunistic_T_30 = io_cpu_req_bits_cmd_0 == 5'h4;	// src/main/scala/util/package.scala:16:47
  wire             _pstore_drain_opportunistic_T_31 = io_cpu_req_bits_cmd_0 == 5'h9;	// src/main/scala/util/package.scala:16:47
  wire             _pstore_drain_opportunistic_T_32 = io_cpu_req_bits_cmd_0 == 5'hA;	// src/main/scala/util/package.scala:16:47
  wire             _pstore_drain_opportunistic_T_33 = io_cpu_req_bits_cmd_0 == 5'hB;	// src/main/scala/util/package.scala:16:47
  wire             _pstore_drain_opportunistic_T_37 = io_cpu_req_bits_cmd_0 == 5'h8;	// src/main/scala/util/package.scala:16:47
  wire             _pstore_drain_opportunistic_T_38 = io_cpu_req_bits_cmd_0 == 5'hC;	// src/main/scala/util/package.scala:16:47
  wire             _pstore_drain_opportunistic_T_39 = io_cpu_req_bits_cmd_0 == 5'hD;	// src/main/scala/util/package.scala:16:47
  wire             _pstore_drain_opportunistic_T_40 = io_cpu_req_bits_cmd_0 == 5'hE;	// src/main/scala/util/package.scala:16:47
  wire             _pstore_drain_opportunistic_T_41 = io_cpu_req_bits_cmd_0 == 5'hF;	// src/main/scala/util/package.scala:16:47
  wire             s0_read =
    _pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1
    | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28
    | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31
    | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33
    | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38
    | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40
    | _pstore_drain_opportunistic_T_41;	// src/main/scala/rocket/Consts.scala:83:44, :85:68, src/main/scala/util/package.scala:16:47, :73:59
  wire             _pstore_drain_opportunistic_T_25 = io_cpu_req_bits_cmd_0 == 5'h1;	// src/main/scala/util/package.scala:16:47
  wire             _pstore_drain_opportunistic_res_T_1 = io_cpu_req_bits_cmd_0 == 5'h3;	// src/main/scala/util/package.scala:16:47
  wire             dataArb_io_in_3_valid_res =
    ~(_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_res_T_1);	// src/main/scala/rocket/DCache.scala:1161:{15,46}, src/main/scala/util/package.scala:16:47, :73:59
  wire             _pstore_drain_opportunistic_T_50 = io_cpu_req_bits_cmd_0 == 5'h11;	// src/main/scala/rocket/Consts.scala:86:49
  assign dataArb_io_in_3_valid = io_cpu_req_valid_0 & dataArb_io_in_3_valid_res;	// src/main/scala/rocket/DCache.scala:219:46, :1161:46
  assign dataArb_io_in_3_bits_addr = io_cpu_req_bits_addr_0[11:0];	// src/main/scala/rocket/DCache.scala:222:30
  wire             _GEN_103 = ~dataArb_io_in_3_ready & s0_read;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/DCache.scala:235:{9,33}
  reg              s1_did_read;	// src/main/scala/rocket/DCache.scala:236:30
  assign metaArb_io_in_7_bits_idx = io_cpu_req_bits_addr_0[11:6];	// src/main/scala/rocket/DCache.scala:240:58
  wire             s1_cmd_uses_tlb = s1_readwrite | s1_flush_line | s1_req_cmd == 5'h17;	// src/main/scala/rocket/DCache.scala:173:25, :189:30, :191:50, :247:{38,55,69}
  wire             tlb_io_req_valid = s1_valid & ~io_cpu_s1_kill_0 & s1_cmd_uses_tlb;	// src/main/scala/rocket/DCache.scala:159:25, :163:37, :247:55, :250:{52,71}
  wire             _GEN_104 =
    ~tlb_io_req_ready & ~io_ptw_resp_valid_0 & ~io_cpu_req_bits_phys_0;	// src/main/scala/rocket/DCache.scala:252:{9,27,30,53,56}
  wire             _GEN_105 = s1_valid & s1_cmd_uses_tlb & tlb_io_resp_miss;	// src/main/scala/rocket/DCache.scala:159:25, :247:55, :253:{39,58}
  assign tlb_io_sfence_valid = s1_valid & ~io_cpu_s1_kill_0 & s1_sfence;	// src/main/scala/rocket/DCache.scala:159:25, :163:37, :190:71, :255:{35,54}
  wire             tlb_io_sfence_bits_rs2 = s1_req_size[1];	// src/main/scala/rocket/DCache.scala:173:25, :257:40
  wire             tlb_io_sfence_bits_asid = io_cpu_s1_data_data_0[0];	// src/main/scala/rocket/DCache.scala:258:27
  wire [40:0]      tlb_io_sfence_bits_addr = s1_req_addr[40:0];	// src/main/scala/rocket/DCache.scala:173:25, :259:27
  wire [31:0]      s1_paddr = {tlb_io_resp_paddr[31:12], s1_req_addr[11:0]};	// src/main/scala/rocket/DCache.scala:173:25, :174:78, :275:{21,99}
  assign tag_array_MPORT_en = metaArb_io_out_valid & metaArb_io_out_bits_write;	// src/main/scala/rocket/DCache.scala:287:27
  assign wmask_0 = metaArb_io_out_bits_way_en[0];	// src/main/scala/rocket/DCache.scala:288:74
  assign wmask_1 = metaArb_io_out_bits_way_en[1];	// src/main/scala/rocket/DCache.scala:288:74
  assign wmask_2 = metaArb_io_out_bits_way_en[2];	// src/main/scala/rocket/DCache.scala:288:74
  assign wmask_3 = metaArb_io_out_bits_way_en[3];	// src/main/scala/rocket/DCache.scala:288:74
  assign tag_array_s1_meta_en = metaArb_io_out_valid & ~metaArb_io_out_bits_write;	// src/main/scala/rocket/DCache.scala:167:43, :291:59
  wire [19:0]      s1_meta_uncorrected_0_tag = _tag_array_ext_RW0_rdata[19:0];	// src/main/scala/rocket/DCache.scala:292:80, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]       s1_meta_uncorrected_0_coh_state = _tag_array_ext_RW0_rdata[21:20];	// src/main/scala/rocket/DCache.scala:292:80, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [19:0]      s1_meta_uncorrected_1_tag = _tag_array_ext_RW0_rdata[41:22];	// src/main/scala/rocket/DCache.scala:292:80, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]       s1_meta_uncorrected_1_coh_state = _tag_array_ext_RW0_rdata[43:42];	// src/main/scala/rocket/DCache.scala:292:80, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [19:0]      s1_meta_uncorrected_2_tag = _tag_array_ext_RW0_rdata[63:44];	// src/main/scala/rocket/DCache.scala:292:80, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]       s1_meta_uncorrected_2_coh_state = _tag_array_ext_RW0_rdata[65:64];	// src/main/scala/rocket/DCache.scala:292:80, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [19:0]      s1_meta_uncorrected_3_tag = _tag_array_ext_RW0_rdata[85:66];	// src/main/scala/rocket/DCache.scala:292:80, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [1:0]       s1_meta_uncorrected_3_coh_state = _tag_array_ext_RW0_rdata[87:86];	// src/main/scala/rocket/DCache.scala:292:80, src/main/scala/util/DescribedSRAM.scala:17:26
  wire [19:0]      s1_tag = s1_paddr[31:12];	// src/main/scala/rocket/DCache.scala:275:21, :293:29
  wire             _s1_meta_hit_state_T = s1_meta_uncorrected_0_tag == s1_tag;	// src/main/scala/rocket/DCache.scala:292:80, :293:29, :294:83
  wire             _s1_meta_hit_state_T_4 = s1_meta_uncorrected_1_tag == s1_tag;	// src/main/scala/rocket/DCache.scala:292:80, :293:29, :294:83
  wire             _s1_meta_hit_state_T_8 = s1_meta_uncorrected_2_tag == s1_tag;	// src/main/scala/rocket/DCache.scala:292:80, :293:29, :294:83
  wire             _s1_meta_hit_state_T_12 = s1_meta_uncorrected_3_tag == s1_tag;	// src/main/scala/rocket/DCache.scala:292:80, :293:29, :294:83
  wire [1:0]       s1_meta_hit_way_lo =
    {(|s1_meta_uncorrected_1_coh_state) & _s1_meta_hit_state_T_4,
     (|s1_meta_uncorrected_0_coh_state) & _s1_meta_hit_state_T};	// src/main/scala/rocket/DCache.scala:292:80, :294:{74,83}, src/main/scala/tilelink/Metadata.scala:50:45, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_meta_hit_way_hi =
    {(|s1_meta_uncorrected_3_coh_state) & _s1_meta_hit_state_T_12,
     (|s1_meta_uncorrected_2_coh_state) & _s1_meta_hit_state_T_8};	// src/main/scala/rocket/DCache.scala:292:80, :294:{74,83}, src/main/scala/tilelink/Metadata.scala:50:45, src/main/scala/util/package.scala:37:27
  wire [3:0]       s1_hit_way = {s1_meta_hit_way_hi, s1_meta_hit_way_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hit_state_state =
    (_s1_meta_hit_state_T & ~s1_flush_valid ? s1_meta_uncorrected_0_coh_state : 2'h0)
    | (_s1_meta_hit_state_T_4 & ~s1_flush_valid ? s1_meta_uncorrected_1_coh_state : 2'h0)
    | (_s1_meta_hit_state_T_8 & ~s1_flush_valid ? s1_meta_uncorrected_2_coh_state : 2'h0)
    | (_s1_meta_hit_state_T_12 & ~s1_flush_valid
         ? s1_meta_uncorrected_3_coh_state
         : 2'h0);	// src/main/scala/rocket/DCache.scala:192:27, :292:80, :294:83, :296:{41,59,62}, :297:{19,32}
  wire [15:0]      tl_d_data_encoded_lo_lo = nodeOut_d_bits_data[15:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:37:27
  wire [15:0]      tl_d_data_encoded_lo_lo_1 = nodeOut_d_bits_data[15:0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:37:27
  wire [15:0]      tl_d_data_encoded_lo_hi = nodeOut_d_bits_data[31:16];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:37:27
  wire [15:0]      tl_d_data_encoded_lo_hi_1 = nodeOut_d_bits_data[31:16];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:37:27
  wire [31:0]      tl_d_data_encoded_lo =
    {tl_d_data_encoded_lo_hi, tl_d_data_encoded_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [15:0]      tl_d_data_encoded_hi_lo = nodeOut_d_bits_data[47:32];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:37:27
  wire [15:0]      tl_d_data_encoded_hi_lo_1 = nodeOut_d_bits_data[47:32];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:37:27
  wire [15:0]      tl_d_data_encoded_hi_hi = nodeOut_d_bits_data[63:48];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:37:27
  wire [15:0]      tl_d_data_encoded_hi_hi_1 = nodeOut_d_bits_data[63:48];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:37:27
  wire [31:0]      tl_d_data_encoded_hi =
    {tl_d_data_encoded_hi_hi, tl_d_data_encoded_hi_lo};	// src/main/scala/util/package.scala:37:27
  assign dataArb_io_in_1_bits_wdata = tl_d_data_encoded;	// src/main/scala/rocket/DCache.scala:301:31
  assign dataArb_io_in_2_bits_wdata = tl_d_data_encoded;	// src/main/scala/rocket/DCache.scala:301:31
  assign dataArb_io_in_3_bits_wdata = tl_d_data_encoded;	// src/main/scala/rocket/DCache.scala:301:31
  wire [63:0]      s1_all_data_ways_4 = tl_d_data_encoded;	// src/main/scala/rocket/DCache.scala:301:31, :302:33
  wire [63:0]      s2_data_s1_way_words_0_0 = s1_all_data_ways_0;	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:203:50
  wire [63:0]      s2_data_s1_way_words_1_0 = s1_all_data_ways_1;	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:203:50
  wire [63:0]      s2_data_s1_way_words_2_0 = s1_all_data_ways_2;	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:203:50
  wire [63:0]      s2_data_s1_way_words_3_0 = s1_all_data_ways_3;	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:203:50
  wire [63:0]      s2_data_s1_way_words_4_0 = s1_all_data_ways_4;	// src/main/scala/rocket/DCache.scala:302:33, src/main/scala/util/package.scala:203:50
  wire             s1_mask_xwr_upper = s1_req_addr[0] | (|s1_mask_xwr_size);	// src/main/scala/rocket/AMOALU.scala:11:18, :19:{27,42,53}, src/main/scala/rocket/DCache.scala:173:25
  wire             s1_mask_xwr_lower = ~(s1_req_addr[0]);	// src/main/scala/rocket/AMOALU.scala:19:27, :20:22, src/main/scala/rocket/DCache.scala:173:25
  wire [1:0]       _s1_mask_xwr_T = {s1_mask_xwr_upper, s1_mask_xwr_lower};	// src/main/scala/rocket/AMOALU.scala:19:42, :20:22, :21:16
  wire [1:0]       s1_mask_xwr_upper_1 =
    (s1_req_addr[1] ? _s1_mask_xwr_T : 2'h0) | {2{s1_mask_xwr_size[1]}};	// src/main/scala/rocket/AMOALU.scala:11:18, :19:{22,27,42,47,53}, :21:16, src/main/scala/rocket/DCache.scala:173:25
  wire [1:0]       s1_mask_xwr_lower_1 = s1_req_addr[1] ? 2'h0 : _s1_mask_xwr_T;	// src/main/scala/rocket/AMOALU.scala:19:27, :20:22, :21:16, src/main/scala/rocket/DCache.scala:173:25
  wire [3:0]       _s1_mask_xwr_T_1 = {s1_mask_xwr_upper_1, s1_mask_xwr_lower_1};	// src/main/scala/rocket/AMOALU.scala:19:42, :20:22, :21:16
  wire [3:0]       s1_mask_xwr_upper_2 =
    (s1_req_addr[2] ? _s1_mask_xwr_T_1 : 4'h0) | {4{&s1_mask_xwr_size}};	// src/main/scala/rocket/AMOALU.scala:11:18, :19:{22,27,42,47,53}, :21:16, src/main/scala/rocket/DCache.scala:173:25
  wire [3:0]       s1_mask_xwr_lower_2 = s1_req_addr[2] ? 4'h0 : _s1_mask_xwr_T_1;	// src/main/scala/rocket/AMOALU.scala:19:27, :20:22, :21:16, src/main/scala/rocket/DCache.scala:173:25
  wire [7:0]       s1_mask_xwr = {s1_mask_xwr_upper_2, s1_mask_xwr_lower_2};	// src/main/scala/rocket/AMOALU.scala:19:42, :20:22, :21:16
  wire [7:0]       s1_mask =
    _io_cpu_perf_canAcceptLoadThenLoad_T_51 ? io_cpu_s1_data_mask_0 : s1_mask_xwr;	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/rocket/Consts.scala:86:49, src/main/scala/rocket/DCache.scala:304:20
  reg              s2_valid;	// src/main/scala/rocket/DCache.scala:308:25
  wire             io_cpu_s2_xcpt_ae_ld_0;
  wire             io_cpu_s2_xcpt_ae_st_0;
  wire [1:0]       s2_valid_no_xcpt_lo_lo =
    {io_cpu_s2_xcpt_ae_ld_0, io_cpu_s2_xcpt_ae_st_0};	// src/main/scala/rocket/DCache.scala:309:54
  wire             io_cpu_s2_xcpt_gf_ld_0;
  wire             io_cpu_s2_xcpt_gf_st_0;
  wire [1:0]       s2_valid_no_xcpt_lo_hi =
    {io_cpu_s2_xcpt_gf_ld_0, io_cpu_s2_xcpt_gf_st_0};	// src/main/scala/rocket/DCache.scala:309:54
  wire [3:0]       s2_valid_no_xcpt_lo = {s2_valid_no_xcpt_lo_hi, s2_valid_no_xcpt_lo_lo};	// src/main/scala/rocket/DCache.scala:309:54
  wire             io_cpu_s2_xcpt_pf_ld_0;
  wire             io_cpu_s2_xcpt_pf_st_0;
  wire [1:0]       s2_valid_no_xcpt_hi_lo =
    {io_cpu_s2_xcpt_pf_ld_0, io_cpu_s2_xcpt_pf_st_0};	// src/main/scala/rocket/DCache.scala:309:54
  wire             io_cpu_s2_xcpt_ma_ld_0;
  wire             io_cpu_s2_xcpt_ma_st_0;
  wire [1:0]       s2_valid_no_xcpt_hi_hi =
    {io_cpu_s2_xcpt_ma_ld_0, io_cpu_s2_xcpt_ma_st_0};	// src/main/scala/rocket/DCache.scala:309:54
  wire [3:0]       s2_valid_no_xcpt_hi = {s2_valid_no_xcpt_hi_hi, s2_valid_no_xcpt_hi_lo};	// src/main/scala/rocket/DCache.scala:309:54
  wire             s2_valid_no_xcpt =
    s2_valid & {s2_valid_no_xcpt_hi, s2_valid_no_xcpt_lo} == 8'h0;	// src/main/scala/rocket/DCache.scala:308:25, :309:{35,54,61}
  reg              s2_probe;	// src/main/scala/rocket/DCache.scala:310:25
  wire             releaseInFlight = s1_probe | s2_probe | (|release_state);	// src/main/scala/rocket/DCache.scala:160:25, :205:30, :310:25, :311:{34,46,63}
  reg              s2_not_nacked_in_s1;	// src/main/scala/rocket/DCache.scala:312:36
  wire             s2_valid_not_nacked_in_s1 = s2_valid & s2_not_nacked_in_s1;	// src/main/scala/rocket/DCache.scala:308:25, :312:36, :313:44
  wire             s2_valid_masked = s2_valid_no_xcpt & s2_not_nacked_in_s1;	// src/main/scala/rocket/DCache.scala:309:35, :312:36, :314:42
  wire             s2_valid_not_killed = s2_valid_masked;	// src/main/scala/rocket/DCache.scala:314:42, :315:45
  reg  [42:0]      s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19
  reg  [6:0]       s2_req_tag;	// src/main/scala/rocket/DCache.scala:316:19
  wire [6:0]       io_cpu_resp_bits_tag_0 = s2_req_tag;	// src/main/scala/rocket/DCache.scala:316:19
  reg  [4:0]       s2_req_cmd;	// src/main/scala/rocket/DCache.scala:316:19
  wire [4:0]       io_cpu_resp_bits_cmd_0 = s2_req_cmd;	// src/main/scala/rocket/DCache.scala:316:19
  reg  [1:0]       s2_req_size;	// src/main/scala/rocket/DCache.scala:316:19
  wire [1:0]       io_cpu_resp_bits_size_0 = s2_req_size;	// src/main/scala/rocket/DCache.scala:316:19
  wire [1:0]       get_a_mask_sizeOH_shiftAmount = s2_req_size;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/DCache.scala:316:19
  wire [1:0]       put_a_mask_sizeOH_shiftAmount = s2_req_size;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/DCache.scala:316:19
  wire [1:0]       atomics_a_mask_sizeOH_shiftAmount = s2_req_size;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/DCache.scala:316:19
  wire [1:0]       atomics_a_mask_sizeOH_shiftAmount_1 = s2_req_size;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/DCache.scala:316:19
  wire [1:0]       atomics_a_mask_sizeOH_shiftAmount_2 = s2_req_size;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/DCache.scala:316:19
  wire [1:0]       atomics_a_mask_sizeOH_shiftAmount_3 = s2_req_size;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/DCache.scala:316:19
  wire [1:0]       atomics_a_mask_sizeOH_shiftAmount_4 = s2_req_size;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/DCache.scala:316:19
  wire [1:0]       atomics_a_mask_sizeOH_shiftAmount_5 = s2_req_size;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/DCache.scala:316:19
  wire [1:0]       atomics_a_mask_sizeOH_shiftAmount_6 = s2_req_size;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/DCache.scala:316:19
  wire [1:0]       atomics_a_mask_sizeOH_shiftAmount_7 = s2_req_size;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/DCache.scala:316:19
  wire [1:0]       atomics_a_mask_sizeOH_shiftAmount_8 = s2_req_size;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/DCache.scala:316:19
  wire [1:0]       size = s2_req_size;	// src/main/scala/rocket/AMOALU.scala:11:18, src/main/scala/rocket/DCache.scala:316:19
  reg              s2_req_signed;	// src/main/scala/rocket/DCache.scala:316:19
  wire             io_cpu_resp_bits_signed_0 = s2_req_signed;	// src/main/scala/rocket/DCache.scala:316:19
  reg  [1:0]       s2_req_dprv;	// src/main/scala/rocket/DCache.scala:316:19
  wire [1:0]       io_cpu_resp_bits_dprv_0 = s2_req_dprv;	// src/main/scala/rocket/DCache.scala:316:19
  reg              s2_req_dv;	// src/main/scala/rocket/DCache.scala:316:19
  wire             io_cpu_resp_bits_dv_0 = s2_req_dv;	// src/main/scala/rocket/DCache.scala:316:19
  reg              s2_req_phys;	// src/main/scala/rocket/DCache.scala:316:19
  reg              s2_req_no_alloc;	// src/main/scala/rocket/DCache.scala:316:19
  reg              s2_req_no_xcpt;	// src/main/scala/rocket/DCache.scala:316:19
  reg  [63:0]      s2_req_data;	// src/main/scala/rocket/DCache.scala:316:19
  reg  [7:0]       s2_req_mask;	// src/main/scala/rocket/DCache.scala:316:19
  wire [7:0]       io_cpu_resp_bits_mask_0 = s2_req_mask;	// src/main/scala/rocket/DCache.scala:316:19
  wire             _s2_cmd_flush_line_T = s2_req_cmd == 5'h5;	// src/main/scala/rocket/DCache.scala:316:19, :317:37
  wire             s2_cmd_flush_all = _s2_cmd_flush_line_T & ~(s2_req_size[0]);	// src/main/scala/rocket/DCache.scala:316:19, :317:{37,53,56,68}
  wire             s2_cmd_flush_line = _s2_cmd_flush_line_T & s2_req_size[0];	// src/main/scala/rocket/DCache.scala:316:19, :317:{37,68}, :318:54
  reg              s2_tlb_xcpt_miss;	// src/main/scala/rocket/DCache.scala:319:24
  reg  [31:0]      s2_tlb_xcpt_paddr;	// src/main/scala/rocket/DCache.scala:319:24
  reg  [42:0]      s2_tlb_xcpt_gpa;	// src/main/scala/rocket/DCache.scala:319:24
  wire [42:0]      io_cpu_s2_gpa_0 = s2_tlb_xcpt_gpa;	// src/main/scala/rocket/DCache.scala:319:24
  reg              s2_tlb_xcpt_gpa_is_pte;	// src/main/scala/rocket/DCache.scala:319:24
  wire             io_cpu_s2_gpa_is_pte_0 = s2_tlb_xcpt_gpa_is_pte;	// src/main/scala/rocket/DCache.scala:319:24
  reg              s2_tlb_xcpt_pf_ld;	// src/main/scala/rocket/DCache.scala:319:24
  reg              s2_tlb_xcpt_pf_st;	// src/main/scala/rocket/DCache.scala:319:24
  reg              s2_tlb_xcpt_pf_inst;	// src/main/scala/rocket/DCache.scala:319:24
  reg              s2_tlb_xcpt_gf_ld;	// src/main/scala/rocket/DCache.scala:319:24
  reg              s2_tlb_xcpt_gf_st;	// src/main/scala/rocket/DCache.scala:319:24
  reg              s2_tlb_xcpt_gf_inst;	// src/main/scala/rocket/DCache.scala:319:24
  reg              s2_tlb_xcpt_ae_ld;	// src/main/scala/rocket/DCache.scala:319:24
  reg              s2_tlb_xcpt_ae_st;	// src/main/scala/rocket/DCache.scala:319:24
  reg              s2_tlb_xcpt_ae_inst;	// src/main/scala/rocket/DCache.scala:319:24
  reg              s2_tlb_xcpt_ma_ld;	// src/main/scala/rocket/DCache.scala:319:24
  reg              s2_tlb_xcpt_ma_st;	// src/main/scala/rocket/DCache.scala:319:24
  reg              s2_tlb_xcpt_cacheable;	// src/main/scala/rocket/DCache.scala:319:24
  reg              s2_tlb_xcpt_must_alloc;	// src/main/scala/rocket/DCache.scala:319:24
  reg              s2_tlb_xcpt_prefetchable;	// src/main/scala/rocket/DCache.scala:319:24
  reg              s2_pma_miss;	// src/main/scala/rocket/DCache.scala:320:19
  reg  [31:0]      s2_pma_paddr;	// src/main/scala/rocket/DCache.scala:320:19
  reg  [42:0]      s2_pma_gpa;	// src/main/scala/rocket/DCache.scala:320:19
  reg              s2_pma_gpa_is_pte;	// src/main/scala/rocket/DCache.scala:320:19
  reg              s2_pma_pf_ld;	// src/main/scala/rocket/DCache.scala:320:19
  reg              s2_pma_pf_st;	// src/main/scala/rocket/DCache.scala:320:19
  reg              s2_pma_pf_inst;	// src/main/scala/rocket/DCache.scala:320:19
  reg              s2_pma_gf_ld;	// src/main/scala/rocket/DCache.scala:320:19
  reg              s2_pma_gf_st;	// src/main/scala/rocket/DCache.scala:320:19
  reg              s2_pma_gf_inst;	// src/main/scala/rocket/DCache.scala:320:19
  reg              s2_pma_ae_ld;	// src/main/scala/rocket/DCache.scala:320:19
  reg              s2_pma_ae_st;	// src/main/scala/rocket/DCache.scala:320:19
  reg              s2_pma_ae_inst;	// src/main/scala/rocket/DCache.scala:320:19
  reg              s2_pma_ma_ld;	// src/main/scala/rocket/DCache.scala:320:19
  reg              s2_pma_ma_st;	// src/main/scala/rocket/DCache.scala:320:19
  reg              s2_pma_cacheable;	// src/main/scala/rocket/DCache.scala:320:19
  reg              s2_pma_must_alloc;	// src/main/scala/rocket/DCache.scala:320:19
  reg              s2_pma_prefetchable;	// src/main/scala/rocket/DCache.scala:320:19
  reg  [42:0]      s2_uncached_resp_addr;	// src/main/scala/rocket/DCache.scala:321:34
  wire             _s2_victim_way_T = s1_valid_not_nacked | s1_flush_valid;	// src/main/scala/rocket/DCache.scala:164:38, :192:27, :322:29
  reg  [42:0]      s2_vaddr_r;	// src/main/scala/rocket/DCache.scala:328:31
  wire [42:0]      s2_vaddr = {s2_vaddr_r[42:12], s2_req_addr[11:0]};	// src/main/scala/rocket/DCache.scala:316:19, :328:{21,31,81,103}
  wire             s2_lr = s2_req_cmd == 5'h6;	// src/main/scala/rocket/DCache.scala:316:19, :447:56, src/main/scala/util/package.scala:16:47
  wire             s2_sc = s2_req_cmd == 5'h7;	// src/main/scala/rocket/DCache.scala:316:19, :448:56, src/main/scala/util/package.scala:16:47
  wire             _metaArb_io_in_3_bits_data_c_cat_T_28 = s2_req_cmd == 5'h4;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire             _metaArb_io_in_3_bits_data_c_cat_T_29 = s2_req_cmd == 5'h9;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire             _metaArb_io_in_3_bits_data_c_cat_T_30 = s2_req_cmd == 5'hA;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire             _metaArb_io_in_3_bits_data_c_cat_T_31 = s2_req_cmd == 5'hB;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire             _metaArb_io_in_3_bits_data_c_cat_T_35 = s2_req_cmd == 5'h8;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire             _metaArb_io_in_3_bits_data_c_cat_T_36 = s2_req_cmd == 5'hC;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire             _metaArb_io_in_3_bits_data_c_cat_T_37 = s2_req_cmd == 5'hD;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire             _metaArb_io_in_3_bits_data_c_cat_T_38 = s2_req_cmd == 5'hE;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire             _metaArb_io_in_3_bits_data_c_cat_T_39 = s2_req_cmd == 5'hF;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  assign s2_read =
    s2_req_cmd == 5'h0 | s2_req_cmd == 5'h10 | s2_lr | s2_sc
    | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
    | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
    | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
    | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
    | _metaArb_io_in_3_bits_data_c_cat_T_39;	// src/main/scala/rocket/Consts.scala:83:44, :85:68, src/main/scala/rocket/DCache.scala:316:19, :447:56, :448:56, src/main/scala/util/package.scala:16:47, :73:59
  wire             io_cpu_resp_bits_has_data_0 = s2_read;	// src/main/scala/rocket/Consts.scala:85:68
  wire             _metaArb_io_in_3_bits_data_c_cat_T_23 = s2_req_cmd == 5'h1;	// src/main/scala/rocket/Consts.scala:86:32, src/main/scala/rocket/DCache.scala:316:19
  wire             _metaArb_io_in_3_bits_data_c_cat_T_24 = s2_req_cmd == 5'h11;	// src/main/scala/rocket/Consts.scala:86:49, src/main/scala/rocket/DCache.scala:316:19
  wire             s2_write =
    _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc
    | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
    | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
    | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
    | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
    | _metaArb_io_in_3_bits_data_c_cat_T_39;	// src/main/scala/rocket/Consts.scala:83:44, :86:{32,42,49,59,76}, src/main/scala/rocket/DCache.scala:448:56, src/main/scala/util/package.scala:16:47, :73:59
  wire             s2_readwrite = s2_read | s2_write;	// src/main/scala/rocket/Consts.scala:85:68, :86:76, src/main/scala/rocket/DCache.scala:331:30
  reg              s2_flush_valid_pre_tag_ecc;	// src/main/scala/rocket/DCache.scala:332:43
  wire             s2_flush_valid = s2_flush_valid_pre_tag_ecc;	// src/main/scala/rocket/DCache.scala:332:43, :340:51
  wire             s1_meta_clk_en = _s2_victim_way_T | s1_probe;	// src/main/scala/rocket/DCache.scala:160:25, :322:29, :334:62
  reg  [21:0]      s2_meta_corrected_r;	// src/main/scala/rocket/DCache.scala:338:61
  wire [19:0]      s2_meta_corrected_0_tag = s2_meta_corrected_r[19:0];	// src/main/scala/rocket/DCache.scala:338:{61,99}
  wire [1:0]       s2_meta_corrected_0_coh_state = s2_meta_corrected_r[21:20];	// src/main/scala/rocket/DCache.scala:338:{61,99}
  reg  [21:0]      s2_meta_corrected_r_1;	// src/main/scala/rocket/DCache.scala:338:61
  wire [19:0]      s2_meta_corrected_1_tag = s2_meta_corrected_r_1[19:0];	// src/main/scala/rocket/DCache.scala:338:{61,99}
  wire [1:0]       s2_meta_corrected_1_coh_state = s2_meta_corrected_r_1[21:20];	// src/main/scala/rocket/DCache.scala:338:{61,99}
  reg  [21:0]      s2_meta_corrected_r_2;	// src/main/scala/rocket/DCache.scala:338:61
  wire [19:0]      s2_meta_corrected_2_tag = s2_meta_corrected_r_2[19:0];	// src/main/scala/rocket/DCache.scala:338:{61,99}
  wire [1:0]       s2_meta_corrected_2_coh_state = s2_meta_corrected_r_2[21:20];	// src/main/scala/rocket/DCache.scala:338:{61,99}
  reg  [21:0]      s2_meta_corrected_r_3;	// src/main/scala/rocket/DCache.scala:338:61
  wire [1:0]       s2_first_meta_corrected_coh_state = s2_meta_corrected_3_coh_state;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket/DCache.scala:338:99
  wire [19:0]      s2_first_meta_corrected_tag = s2_meta_corrected_3_tag;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket/DCache.scala:338:99
  assign s2_meta_corrected_3_tag = s2_meta_corrected_r_3[19:0];	// src/main/scala/rocket/DCache.scala:338:{61,99}
  assign s2_meta_corrected_3_coh_state = s2_meta_corrected_r_3[21:20];	// src/main/scala/rocket/DCache.scala:338:{61,99}
  wire             io_cpu_replay_next_0;
  wire             s2_data_en = s1_valid | inWriteback | io_cpu_replay_next_0;	// src/main/scala/rocket/DCache.scala:159:25, :343:{23,38}, src/main/scala/util/package.scala:73:59
  wire             s2_data_word_en = inWriteback | s1_did_read;	// src/main/scala/rocket/DCache.scala:236:30, :344:22, src/main/scala/util/package.scala:73:59
  wire             s2_data_s1_word_en = io_cpu_replay_next_0 | s2_data_word_en;	// src/main/scala/rocket/DCache.scala:344:22, :354:27
  reg  [63:0]      s2_data;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [3:0]       s2_probe_way;	// src/main/scala/rocket/DCache.scala:360:31
  reg  [1:0]       s2_probe_state_state;	// src/main/scala/rocket/DCache.scala:361:33
  reg  [3:0]       s2_hit_way;	// src/main/scala/rocket/DCache.scala:362:29
  reg  [1:0]       s2_hit_state_state;	// src/main/scala/rocket/DCache.scala:363:31
  wire             s2_hit_valid = |s2_hit_state_state;	// src/main/scala/rocket/DCache.scala:363:31, src/main/scala/tilelink/Metadata.scala:50:45
  wire             _metaArb_io_in_3_bits_data_c_cat_T_46 = s2_req_cmd == 5'h3;	// src/main/scala/rocket/Consts.scala:87:54, src/main/scala/rocket/DCache.scala:316:19
  wire [1:0]       c =
    {_metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc
       | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
       | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
       | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
       | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
       | _metaArb_io_in_3_bits_data_c_cat_T_39,
     _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc
       | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
       | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
       | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
       | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
       | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_46
       | s2_lr};	// src/main/scala/rocket/Consts.scala:83:44, :86:{32,42,49,59,76}, :87:{47,54,64}, src/main/scala/rocket/DCache.scala:447:56, :448:56, src/main/scala/tilelink/Metadata.scala:29:18, src/main/scala/util/package.scala:16:47, :73:59
  wire [3:0]       _GEN_106 = {c, s2_hit_state_state};	// src/main/scala/rocket/DCache.scala:363:31, src/main/scala/tilelink/Metadata.scala:29:18, :58:19
  wire [1:0]       _GEN_107 = {1'h0, _GEN_106 == 4'hC};	// src/main/scala/tilelink/Metadata.scala:58:19, src/main/scala/util/Misc.scala:35:36, :49:20
  wire             s2_hit =
    _GEN_106 == 4'h3 | _GEN_106 == 4'h2 | _GEN_106 == 4'h1 | _GEN_106 == 4'h7
    | _GEN_106 == 4'h6 | (&_GEN_106) | _GEN_106 == 4'hE;	// src/main/scala/tilelink/Metadata.scala:58:19, src/main/scala/util/Misc.scala:35:9, :49:20
  wire [15:0][1:0] _GEN_108 =
    {{2'h3},
     {2'h3},
     {2'h2},
     {_GEN_107},
     {_GEN_107},
     {_GEN_107},
     {_GEN_107},
     {_GEN_107},
     {2'h3},
     {2'h2},
     {2'h2},
     {2'h1},
     {2'h3},
     {2'h2},
     {2'h1},
     {2'h0}};	// src/main/scala/util/Misc.scala:35:36, :49:20
  wire [1:0]       s2_grow_param = _GEN_108[_GEN_106];	// src/main/scala/tilelink/Metadata.scala:58:19, src/main/scala/util/Misc.scala:35:36, :49:20
  wire [1:0]       s2_new_hit_state_state = s2_grow_param;	// src/main/scala/tilelink/Metadata.scala:160:20, src/main/scala/util/Misc.scala:35:36
  wire [1:0]       metaArb_io_in_2_bits_data_meta_coh_state = s2_new_hit_state_state;	// src/main/scala/rocket/HellaCache.scala:299:20, src/main/scala/tilelink/Metadata.scala:160:20
  wire [15:0]      s2_data_corrected_lo_lo = s2_data[15:0];	// src/main/scala/rocket/DCache.scala:356:18, src/main/scala/util/package.scala:37:27
  wire [15:0]      s2_data_uncorrected_lo_lo = s2_data[15:0];	// src/main/scala/rocket/DCache.scala:356:18, src/main/scala/util/package.scala:37:27
  wire [15:0]      s2_data_corrected_lo_hi = s2_data[31:16];	// src/main/scala/rocket/DCache.scala:356:18, src/main/scala/util/package.scala:37:27
  wire [15:0]      s2_data_uncorrected_lo_hi = s2_data[31:16];	// src/main/scala/rocket/DCache.scala:356:18, src/main/scala/util/package.scala:37:27
  wire [31:0]      s2_data_corrected_lo =
    {s2_data_corrected_lo_hi, s2_data_corrected_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [15:0]      s2_data_corrected_hi_lo = s2_data[47:32];	// src/main/scala/rocket/DCache.scala:356:18, src/main/scala/util/package.scala:37:27
  wire [15:0]      s2_data_uncorrected_hi_lo = s2_data[47:32];	// src/main/scala/rocket/DCache.scala:356:18, src/main/scala/util/package.scala:37:27
  wire [15:0]      s2_data_corrected_hi_hi = s2_data[63:48];	// src/main/scala/rocket/DCache.scala:356:18, src/main/scala/util/package.scala:37:27
  wire [15:0]      s2_data_uncorrected_hi_hi = s2_data[63:48];	// src/main/scala/rocket/DCache.scala:356:18, src/main/scala/util/package.scala:37:27
  wire [31:0]      s2_data_corrected_hi =
    {s2_data_corrected_hi_hi, s2_data_corrected_hi_lo};	// src/main/scala/util/package.scala:37:27
  assign s2_data_corrected = {s2_data_corrected_hi, s2_data_corrected_lo};	// src/main/scala/util/package.scala:37:27
  assign nodeOut_c_bits_data = s2_data_corrected;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:37:27
  wire [63:0]      s2_data_word_corrected = s2_data_corrected;	// src/main/scala/rocket/DCache.scala:947:88, src/main/scala/util/package.scala:37:27
  wire [31:0]      s2_data_uncorrected_lo =
    {s2_data_uncorrected_lo_hi, s2_data_uncorrected_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [31:0]      s2_data_uncorrected_hi =
    {s2_data_uncorrected_hi_hi, s2_data_uncorrected_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [63:0]      s2_data_uncorrected = {s2_data_uncorrected_hi, s2_data_uncorrected_lo};	// src/main/scala/util/package.scala:37:27
  assign s2_data_word = s2_data_uncorrected;	// src/main/scala/rocket/DCache.scala:946:80, src/main/scala/util/package.scala:37:27
  wire             s2_valid_hit_maybe_flush_pre_data_ecc_and_waw =
    s2_valid_masked & s2_hit;	// src/main/scala/rocket/DCache.scala:314:42, :374:89, src/main/scala/util/Misc.scala:35:9
  wire             s2_valid_hit_pre_data_ecc_and_waw =
    s2_valid_hit_maybe_flush_pre_data_ecc_and_waw & s2_readwrite;	// src/main/scala/rocket/DCache.scala:331:30, :374:89, :395:{89,105}
  wire             s2_valid_hit_pre_data_ecc = s2_valid_hit_pre_data_ecc_and_waw;	// src/main/scala/rocket/DCache.scala:395:105, :397:69
  wire             s2_valid_flush_line =
    s2_valid_hit_maybe_flush_pre_data_ecc_and_waw & s2_cmd_flush_line;	// src/main/scala/rocket/DCache.scala:318:54, :374:89, :396:75
  wire             s2_valid_hit = s2_valid_hit_pre_data_ecc;	// src/main/scala/rocket/DCache.scala:397:69, :399:48
  wire             s2_valid_miss = s2_valid_masked & s2_readwrite & ~s2_hit;	// src/main/scala/rocket/DCache.scala:314:42, :331:30, :400:{39,73,76}, src/main/scala/util/Misc.scala:35:9
  wire             s2_uncached =
    ~s2_pma_cacheable | s2_req_no_alloc & ~s2_pma_must_alloc & ~s2_hit_valid;	// src/main/scala/rocket/DCache.scala:316:19, :320:19, :401:{21,39,58,61,80,83}, src/main/scala/tilelink/Metadata.scala:50:45
  wire             s2_valid_cached_miss =
    s2_valid_miss & ~s2_uncached & ~uncachedInFlight_0;	// src/main/scala/rocket/DCache.scala:213:33, :400:73, :401:39, :402:{44,47,60,63}
  wire             s2_want_victimize =
    s2_valid_cached_miss | s2_valid_flush_line | s2_flush_valid;	// src/main/scala/rocket/DCache.scala:340:51, :396:75, :402:60, :404:{52,77,123}
  wire             s2_victimize = s2_want_victimize;	// src/main/scala/rocket/DCache.scala:404:52, :406:40
  wire             s2_valid_uncached_pending =
    s2_valid_miss & s2_uncached & ~uncachedInFlight_0;	// src/main/scala/rocket/DCache.scala:213:33, :400:73, :401:39, :407:{49,64,67}
  reg  [1:0]       s2_victim_way_r;	// src/main/scala/rocket/DCache.scala:408:41
  wire [3:0]       s2_victim_way = 4'h1 << s2_victim_way_r;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/DCache.scala:408:41
  assign s2_victim_or_hit_way = s2_hit_valid ? s2_hit_way : s2_victim_way;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/DCache.scala:362:29, :409:33, src/main/scala/tilelink/Metadata.scala:50:45
  assign metaArb_io_in_2_bits_way_en = s2_victim_or_hit_way;	// src/main/scala/rocket/DCache.scala:409:33
  wire [19:0]      s2_victim_tag =
    s2_valid_flush_line
      ? s2_req_addr[31:12]
      : (s2_victim_way[0] ? s2_meta_corrected_0_tag : 20'h0)
        | (s2_victim_way[1] ? s2_meta_corrected_1_tag : 20'h0)
        | (s2_victim_way[2] ? s2_meta_corrected_2_tag : 20'h0)
        | (s2_victim_way[3] ? s2_meta_corrected_3_tag : 20'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/DCache.scala:316:19, :338:99, :396:75, :410:{26,82}
  wire [1:0]       s2_victim_state_state =
    s2_hit_valid
      ? s2_hit_state_state
      : (s2_victim_way[0] ? s2_meta_corrected_0_coh_state : 2'h0)
        | (s2_victim_way[1] ? s2_meta_corrected_1_coh_state : 2'h0)
        | (s2_victim_way[2] ? s2_meta_corrected_2_coh_state : 2'h0)
        | (s2_victim_way[3] ? s2_meta_corrected_3_coh_state : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/DCache.scala:338:99, :363:31, :411:28, src/main/scala/tilelink/Metadata.scala:50:45
  wire [3:0]       _GEN_109 = {probe_bits_param, s2_probe_state_state};	// src/main/scala/rocket/DCache.scala:161:29, :361:33, src/main/scala/tilelink/Metadata.scala:120:19
  wire             _GEN_110 = _GEN_109 == 4'hB;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire             _GEN_111 = _GEN_109 == 4'h4;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire             _GEN_112 = _GEN_109 == 4'h5;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire             _GEN_113 = _GEN_109 == 4'h6;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire             _GEN_114 = _GEN_109 == 4'h7;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire             _GEN_115 = _GEN_109 == 4'h0;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire             _GEN_116 = _GEN_109 == 4'h1;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire             _GEN_117 = _GEN_109 == 4'h2;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire             _GEN_118 = _GEN_109 == 4'h3;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire             s2_prb_ack_data =
    _GEN_118 | ~(_GEN_117 | _GEN_116 | _GEN_115)
    & (_GEN_114 | ~(_GEN_113 | _GEN_112 | _GEN_111) & _GEN_110);	// src/main/scala/util/Misc.scala:38:9, :56:20
  wire             _GEN_119 = _GEN_118 | _GEN_117;	// src/main/scala/util/Misc.scala:38:36, :56:20
  wire [2:0]       s2_report_param =
    _GEN_119
      ? 3'h3
      : _GEN_116
          ? 3'h4
          : _GEN_115
              ? 3'h5
              : _GEN_114 | _GEN_113
                  ? 3'h0
                  : _GEN_112
                      ? 3'h4
                      : _GEN_111
                          ? 3'h5
                          : _GEN_110 | _GEN_109 == 4'hA
                              ? 3'h1
                              : _GEN_109 == 4'h9 ? 3'h2 : _GEN_109 == 4'h8 ? 3'h5 : 3'h0;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:38:36, :56:20
  wire [2:0]       cleanReleaseMessage_param = s2_report_param;	// src/main/scala/tilelink/Edges.scala:412:17, src/main/scala/util/Misc.scala:38:36
  wire [2:0]       dirtyReleaseMessage_param = s2_report_param;	// src/main/scala/tilelink/Edges.scala:428:17, src/main/scala/util/Misc.scala:38:36
  wire [1:0]       probeNewCoh_state =
    _GEN_119
      ? 2'h2
      : _GEN_116 ? 2'h1 : _GEN_115 ? 2'h0 : {1'h0, _GEN_114 | _GEN_113 | _GEN_112};	// src/main/scala/tilelink/Metadata.scala:160:20, src/main/scala/util/Misc.scala:38:{36,63}, :56:20
  wire [2:0]       s2_shrink_param =
    (&s2_victim_state_state) | s2_victim_state_state == 2'h2
      ? 3'h1
      : s2_victim_state_state == 2'h1
          ? 3'h2
          : s2_victim_state_state == 2'h0 ? 3'h5 : 3'h0;	// src/main/scala/rocket/DCache.scala:411:28, src/main/scala/util/Misc.scala:38:36, :56:20
  wire             s2_victim_dirty = &s2_victim_state_state;	// src/main/scala/rocket/DCache.scala:411:28, src/main/scala/util/Misc.scala:38:9, :56:20
  wire [2:0]       nodeOut_c_bits_c_param = s2_shrink_param;	// src/main/scala/tilelink/Edges.scala:378:17, src/main/scala/util/Misc.scala:38:36
  wire [2:0]       nodeOut_c_bits_c_1_param = s2_shrink_param;	// src/main/scala/tilelink/Edges.scala:393:17, src/main/scala/util/Misc.scala:38:36
  wire             s2_update_meta = s2_hit_state_state != s2_new_hit_state_state;	// src/main/scala/rocket/DCache.scala:363:31, src/main/scala/tilelink/Metadata.scala:46:46, :47:40, :160:20
  wire             s2_dont_nack_uncached = s2_valid_uncached_pending & tl_out_a_ready;	// src/main/scala/rocket/DCache.scala:136:22, :407:64, :417:57
  wire             s2_dont_nack_misc = s2_valid_masked & s2_req_cmd == 5'h17;	// src/main/scala/rocket/DCache.scala:314:42, :316:19, :418:61, :421:17
  wire             io_cpu_s2_nack_0 =
    s2_valid_no_xcpt & ~s2_dont_nack_uncached & ~s2_dont_nack_misc & ~s2_valid_hit;	// src/main/scala/rocket/DCache.scala:309:35, :399:48, :417:57, :418:61, :422:{38,41,64,67,86,89}
  assign metaArb_io_in_2_valid = s2_valid_hit_pre_data_ecc_and_waw & s2_update_meta;	// src/main/scala/rocket/DCache.scala:395:105, :423:62, src/main/scala/tilelink/Metadata.scala:47:40
  wire             _GEN_120 = io_cpu_s2_nack_0 | metaArb_io_in_2_valid;	// src/main/scala/rocket/DCache.scala:423:24
  wire [1:0]       metaArb_io_in_1_bits_data_new_meta_coh_state =
    s2_first_meta_corrected_coh_state;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket/DCache.scala:433:31
  wire [19:0]      metaArb_io_in_1_bits_data_new_meta_tag = s2_first_meta_corrected_tag;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket/DCache.scala:433:31
  assign metaArb_io_in_4_bits_idx = probe_bits_address[11:6];	// src/main/scala/rocket/DCache.scala:161:29, :1176:47
  assign metaArb_io_in_2_bits_idx = s2_vaddr[11:6];	// src/main/scala/rocket/DCache.scala:328:21, :430:76
  assign metaArb_io_in_3_bits_idx = s2_vaddr[11:6];	// src/main/scala/rocket/DCache.scala:328:21, :430:76
  wire [5:0]       metaArb_io_in_1_bits_idx =
    s2_probe ? metaArb_io_in_4_bits_idx : s2_vaddr[11:6];	// src/main/scala/rocket/DCache.scala:310:25, :328:21, :430:{35,76}
  wire [42:0]      metaArb_io_in_1_bits_addr =
    {io_cpu_req_bits_addr_0[42:12], metaArb_io_in_1_bits_idx, 6'h0};	// src/main/scala/rocket/DCache.scala:222:89, :431:36
  wire [21:0]      metaArb_io_in_1_bits_data =
    {metaArb_io_in_1_bits_data_new_meta_coh_state,
     metaArb_io_in_1_bits_data_new_meta_tag};	// src/main/scala/rocket/DCache.scala:433:31, :435:14
  assign metaArb_io_in_2_bits_addr = {io_cpu_req_bits_addr_0[42:12], s2_vaddr[11:0]};	// src/main/scala/rocket/DCache.scala:222:89, :328:21, :443:{36,80}
  wire [19:0]      metaArb_io_in_2_bits_data_meta_tag = s2_req_addr[31:12];	// src/main/scala/rocket/DCache.scala:316:19, :444:68, src/main/scala/rocket/HellaCache.scala:299:20, :300:14
  wire [19:0]      metaArb_io_in_3_bits_data_meta_1_tag = s2_req_addr[31:12];	// src/main/scala/rocket/DCache.scala:316:19, :444:68, src/main/scala/rocket/HellaCache.scala:299:20, :300:14
  assign metaArb_io_in_2_bits_data =
    {metaArb_io_in_2_bits_data_meta_coh_state, metaArb_io_in_2_bits_data_meta_tag};	// src/main/scala/rocket/DCache.scala:444:97, src/main/scala/rocket/HellaCache.scala:299:20
  wire             io_cpu_resp_bits_data_doZero_2 = s2_sc;	// src/main/scala/rocket/AMOALU.scala:42:31, src/main/scala/rocket/DCache.scala:448:56
  reg  [6:0]       lrscCount;	// src/main/scala/rocket/DCache.scala:449:26
  wire             lrscValid = |(lrscCount[6:2]);	// src/main/scala/rocket/DCache.scala:449:26, :450:29
  wire             lrscBackingOff = (|lrscCount) & ~lrscValid;	// src/main/scala/rocket/DCache.scala:449:26, :450:29, :451:{34,40,43}
  reg  [36:0]      lrscAddr;	// src/main/scala/rocket/DCache.scala:452:21
  wire             lrscAddrMatch = lrscAddr == s2_req_addr[42:6];	// src/main/scala/rocket/DCache.scala:316:19, :452:21, :453:{32,49}
  wire             s2_sc_fail = s2_sc & ~(lrscValid & lrscAddrMatch);	// src/main/scala/rocket/DCache.scala:448:56, :450:29, :453:32, :454:{26,29,41}
  reg              s2_correct_REG;	// src/main/scala/rocket/DCache.scala:464:66
  reg  [4:0]       pstore1_cmd;	// src/main/scala/rocket/DCache.scala:469:30
  reg  [42:0]      pstore1_addr;	// src/main/scala/rocket/DCache.scala:470:31
  reg  [63:0]      pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31
  wire [63:0]      io_cpu_resp_bits_store_data_0 = pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31
  wire [63:0]      put_data = pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31, src/main/scala/tilelink/Edges.scala:473:17
  wire [63:0]      putpartial_data = pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31, src/main/scala/tilelink/Edges.scala:492:17
  wire [63:0]      atomics_a_data = pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31, src/main/scala/tilelink/Edges.scala:524:17
  wire [63:0]      atomics_a_1_data = pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31, src/main/scala/tilelink/Edges.scala:524:17
  wire [63:0]      atomics_a_2_data = pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31, src/main/scala/tilelink/Edges.scala:524:17
  wire [63:0]      atomics_a_3_data = pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31, src/main/scala/tilelink/Edges.scala:524:17
  wire [63:0]      atomics_a_4_data = pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31, src/main/scala/tilelink/Edges.scala:508:17
  wire [63:0]      atomics_a_5_data = pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31, src/main/scala/tilelink/Edges.scala:508:17
  wire [63:0]      atomics_a_6_data = pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31, src/main/scala/tilelink/Edges.scala:508:17
  wire [63:0]      atomics_a_7_data = pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31, src/main/scala/tilelink/Edges.scala:508:17
  wire [63:0]      atomics_a_8_data = pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31, src/main/scala/tilelink/Edges.scala:508:17
  reg  [3:0]       pstore1_way;	// src/main/scala/rocket/DCache.scala:472:30
  reg  [7:0]       pstore1_mask;	// src/main/scala/rocket/DCache.scala:473:31
  wire [7:0]       pstore2_storegen_mask_mergedMask = pstore1_mask;	// src/main/scala/rocket/DCache.scala:473:31, :510:37
  reg              pstore1_rmw_r;	// src/main/scala/rocket/DCache.scala:475:44
  wire             pstore1_rmw = pstore1_rmw_r;	// src/main/scala/rocket/DCache.scala:475:{32,44}
  wire             _pstore1_held_T = s2_valid_hit & s2_write;	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/DCache.scala:399:48, :467:46
  reg              pstore2_valid;	// src/main/scala/rocket/DCache.scala:478:30
  wire             pstore_drain_opportunistic_res =
    ~(_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_res_T_1);	// src/main/scala/rocket/DCache.scala:1161:{15,46}, src/main/scala/util/package.scala:16:47, :73:59
  wire             pstore_drain_opportunistic =
    ~(io_cpu_req_valid_0 & pstore_drain_opportunistic_res);	// src/main/scala/rocket/DCache.scala:479:{36,55,92}, :1161:46
  reg              pstore_drain_on_miss_REG;	// src/main/scala/rocket/DCache.scala:480:56
  wire             pstore_drain_on_miss = releaseInFlight | pstore_drain_on_miss_REG;	// src/main/scala/rocket/DCache.scala:311:46, :480:{46,56}
  reg              pstore1_held;	// src/main/scala/rocket/DCache.scala:481:29
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T_55 = s2_valid & s2_write;	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/DCache.scala:308:25, :482:39
  wire             pstore1_valid_likely =
    _io_cpu_perf_canAcceptLoadThenLoad_T_55 | pstore1_held;	// src/main/scala/rocket/DCache.scala:481:29, :482:{39,51}
  wire             pstore1_valid = _pstore1_held_T & ~s2_sc_fail | pstore1_held;	// src/main/scala/rocket/DCache.scala:454:26, :467:{46,58,61}, :481:29, :484:38
  wire             any_pstore_valid = pstore1_held | pstore2_valid;	// src/main/scala/rocket/DCache.scala:207:30, :478:30, :481:29, :485:36
  wire             _io_cpu_perf_canAcceptStoreThenLoad_T_6 =
    pstore1_valid_likely & pstore2_valid;	// src/main/scala/rocket/DCache.scala:478:30, :482:51, :486:54
  wire             _io_cpu_perf_canAcceptLoadThenLoad_T = s1_valid & s1_write;	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/DCache.scala:159:25, :486:85
  wire             pstore_drain_structural =
    _io_cpu_perf_canAcceptStoreThenLoad_T_6
    & (_io_cpu_perf_canAcceptLoadThenLoad_T | pstore1_rmw);	// src/main/scala/rocket/DCache.scala:475:32, :486:{54,71,85,98}
  wire             _dataArb_io_in_0_valid_T_2 = s2_valid_hit_pre_data_ecc & s2_write;	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/DCache.scala:397:69, :483:72
  wire             _dataArb_io_in_0_valid_T_9 =
    pstore_drain_opportunistic | pstore_drain_on_miss;	// src/main/scala/rocket/DCache.scala:479:92, :480:46, :495:107
  assign pstore_drain =
    pstore_drain_structural
    | ((_dataArb_io_in_0_valid_T_2 | pstore1_held) & ~pstore1_rmw | pstore2_valid)
    & _dataArb_io_in_0_valid_T_9;	// src/main/scala/rocket/DCache.scala:475:32, :478:30, :481:29, :483:{72,96}, :486:71, :493:27, :494:44, :495:{41,44,58,76,107}
  assign dataArb_io_in_0_bits_write = pstore_drain;	// src/main/scala/rocket/DCache.scala:493:27
  wire             advance_pstore1 = pstore1_valid & pstore2_valid == pstore_drain;	// src/main/scala/rocket/DCache.scala:478:30, :484:38, :493:27, :499:{61,79}
  reg  [42:0]      pstore2_addr;	// src/main/scala/rocket/DCache.scala:501:31
  reg  [3:0]       pstore2_way;	// src/main/scala/rocket/DCache.scala:502:30
  reg  [7:0]       pstore2_storegen_data_r;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]       pstore2_storegen_data_r_1;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]       pstore2_storegen_data_r_2;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]       pstore2_storegen_data_r_3;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]       pstore2_storegen_data_r_4;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]       pstore2_storegen_data_r_5;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]       pstore2_storegen_data_r_6;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]       pstore2_storegen_data_r_7;	// src/main/scala/rocket/DCache.scala:505:22
  wire [15:0]      pstore2_storegen_data_lo_lo =
    {pstore2_storegen_data_r_1, pstore2_storegen_data_r};	// src/main/scala/rocket/DCache.scala:505:22, src/main/scala/util/package.scala:37:27
  wire [15:0]      pstore2_storegen_data_lo_hi =
    {pstore2_storegen_data_r_3, pstore2_storegen_data_r_2};	// src/main/scala/rocket/DCache.scala:505:22, src/main/scala/util/package.scala:37:27
  wire [31:0]      pstore2_storegen_data_lo =
    {pstore2_storegen_data_lo_hi, pstore2_storegen_data_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [15:0]      pstore2_storegen_data_hi_lo =
    {pstore2_storegen_data_r_5, pstore2_storegen_data_r_4};	// src/main/scala/rocket/DCache.scala:505:22, src/main/scala/util/package.scala:37:27
  wire [15:0]      pstore2_storegen_data_hi_hi =
    {pstore2_storegen_data_r_7, pstore2_storegen_data_r_6};	// src/main/scala/rocket/DCache.scala:505:22, src/main/scala/util/package.scala:37:27
  wire [31:0]      pstore2_storegen_data_hi =
    {pstore2_storegen_data_hi_hi, pstore2_storegen_data_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [63:0]      pstore2_storegen_data =
    {pstore2_storegen_data_hi, pstore2_storegen_data_lo};	// src/main/scala/util/package.scala:37:27
  reg  [7:0]       pstore2_storegen_mask;	// src/main/scala/rocket/DCache.scala:508:19
  assign dataArb_io_in_0_valid =
    pstore_drain_structural
    | ((_dataArb_io_in_0_valid_T_2 | pstore1_held) & ~pstore1_rmw | pstore2_valid)
    & _dataArb_io_in_0_valid_T_9;	// src/main/scala/rocket/DCache.scala:475:32, :478:30, :481:29, :483:{72,96}, :486:71, :494:44, :495:{41,44,58,76,107}
  assign dataArb_io_in_0_bits_addr =
    pstore2_valid ? pstore2_addr[11:0] : pstore1_addr[11:0];	// src/main/scala/rocket/DCache.scala:470:31, :478:30, :501:31, :526:36
  assign dataArb_io_in_0_bits_way_en = pstore2_valid ? pstore2_way : pstore1_way;	// src/main/scala/rocket/DCache.scala:472:30, :478:30, :502:30, :527:38
  wire [63:0]      _dataArb_io_in_0_bits_wdata_T =
    pstore2_valid ? pstore2_storegen_data : pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31, :478:30, :528:63, src/main/scala/util/package.scala:37:27
  wire [15:0]      dataArb_io_in_0_bits_wdata_lo_lo = _dataArb_io_in_0_bits_wdata_T[15:0];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:37:27
  wire [15:0]      dataArb_io_in_0_bits_wdata_lo_hi =
    _dataArb_io_in_0_bits_wdata_T[31:16];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:37:27
  wire [31:0]      dataArb_io_in_0_bits_wdata_lo =
    {dataArb_io_in_0_bits_wdata_lo_hi, dataArb_io_in_0_bits_wdata_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [15:0]      dataArb_io_in_0_bits_wdata_hi_lo =
    _dataArb_io_in_0_bits_wdata_T[47:32];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:37:27
  wire [15:0]      dataArb_io_in_0_bits_wdata_hi_hi =
    _dataArb_io_in_0_bits_wdata_T[63:48];	// src/main/scala/rocket/DCache.scala:528:63, src/main/scala/util/package.scala:37:27
  wire [31:0]      dataArb_io_in_0_bits_wdata_hi =
    {dataArb_io_in_0_bits_wdata_hi_hi, dataArb_io_in_0_bits_wdata_hi_lo};	// src/main/scala/util/package.scala:37:27
  assign dataArb_io_in_0_bits_wdata =
    {dataArb_io_in_0_bits_wdata_hi, dataArb_io_in_0_bits_wdata_lo};	// src/main/scala/util/package.scala:37:27
  wire [3:0]       dataArb_io_in_0_bits_eccMask_lo;	// src/main/scala/util/package.scala:37:27
  wire [3:0]       dataArb_io_in_0_bits_eccMask_hi;	// src/main/scala/util/package.scala:37:27
  assign dataArb_io_in_0_bits_wordMask_eccMask =
    dataArb_io_in_0_bits_eccMask_lo[0] | dataArb_io_in_0_bits_eccMask_lo[1]
    | dataArb_io_in_0_bits_eccMask_lo[2] | dataArb_io_in_0_bits_eccMask_lo[3]
    | dataArb_io_in_0_bits_eccMask_hi[0] | dataArb_io_in_0_bits_eccMask_hi[1]
    | dataArb_io_in_0_bits_eccMask_hi[2] | dataArb_io_in_0_bits_eccMask_hi[3];	// src/main/scala/rocket/DCache.scala:530:49, src/main/scala/util/package.scala:37:27, :73:59
  assign dataArb_io_in_0_bits_wordMask = dataArb_io_in_0_bits_wordMask_eccMask;	// src/main/scala/util/package.scala:73:59
  wire [7:0]       _dataArb_io_in_0_bits_eccMask_T =
    pstore2_valid ? pstore2_storegen_mask : pstore1_mask;	// src/main/scala/rocket/DCache.scala:473:31, :478:30, :508:19, :534:47
  wire [1:0]       dataArb_io_in_0_bits_eccMask_lo_lo =
    _dataArb_io_in_0_bits_eccMask_T[1:0];	// src/main/scala/rocket/DCache.scala:534:47, src/main/scala/util/package.scala:37:27
  wire [1:0]       dataArb_io_in_0_bits_eccMask_lo_hi =
    _dataArb_io_in_0_bits_eccMask_T[3:2];	// src/main/scala/rocket/DCache.scala:534:47, src/main/scala/util/package.scala:37:27
  assign dataArb_io_in_0_bits_eccMask_lo =
    {dataArb_io_in_0_bits_eccMask_lo_hi, dataArb_io_in_0_bits_eccMask_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       dataArb_io_in_0_bits_eccMask_hi_lo =
    _dataArb_io_in_0_bits_eccMask_T[5:4];	// src/main/scala/rocket/DCache.scala:534:47, src/main/scala/util/package.scala:37:27
  wire [1:0]       dataArb_io_in_0_bits_eccMask_hi_hi =
    _dataArb_io_in_0_bits_eccMask_T[7:6];	// src/main/scala/rocket/DCache.scala:534:47, src/main/scala/util/package.scala:37:27
  assign dataArb_io_in_0_bits_eccMask_hi =
    {dataArb_io_in_0_bits_eccMask_hi_hi, dataArb_io_in_0_bits_eccMask_hi_lo};	// src/main/scala/util/package.scala:37:27
  assign dataArb_io_in_0_bits_eccMask =
    {dataArb_io_in_0_bits_eccMask_hi, dataArb_io_in_0_bits_eccMask_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_lo_lo = pstore1_mask[1:0];	// src/main/scala/rocket/DCache.scala:473:31, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_lo_hi = pstore1_mask[3:2];	// src/main/scala/rocket/DCache.scala:473:31, src/main/scala/util/package.scala:37:27
  wire [3:0]       s1_hazard_lo = {s1_hazard_lo_hi, s1_hazard_lo_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_hi_lo = pstore1_mask[5:4];	// src/main/scala/rocket/DCache.scala:473:31, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_hi_hi = pstore1_mask[7:6];	// src/main/scala/rocket/DCache.scala:473:31, src/main/scala/util/package.scala:37:27
  wire [3:0]       s1_hazard_hi = {s1_hazard_hi_hi, s1_hazard_hi_lo};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_lo_lo_1 = s1_hazard_lo[1:0];	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_lo_hi_1 = s1_hazard_lo[3:2];	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:37:27
  wire [3:0]       s1_hazard_lo_1 = {s1_hazard_lo_hi_1, s1_hazard_lo_lo_1};	// src/main/scala/rocket/DCache.scala:1158:52
  wire [1:0]       s1_hazard_hi_lo_1 = s1_hazard_hi[1:0];	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_hi_hi_1 = s1_hazard_hi[3:2];	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:37:27
  wire [3:0]       s1_hazard_hi_1 = {s1_hazard_hi_hi_1, s1_hazard_hi_lo_1};	// src/main/scala/rocket/DCache.scala:1158:52
  wire [1:0]       s1_hazard_lo_lo_2 = s1_mask_xwr[1:0];	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_lo_lo_6 = s1_mask_xwr[1:0];	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_lo_hi_2 = s1_mask_xwr[3:2];	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_lo_hi_6 = s1_mask_xwr[3:2];	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/util/package.scala:37:27
  wire [3:0]       s1_hazard_lo_2 = {s1_hazard_lo_hi_2, s1_hazard_lo_lo_2};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_hi_lo_2 = s1_mask_xwr[5:4];	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_hi_lo_6 = s1_mask_xwr[5:4];	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_hi_hi_2 = s1_mask_xwr[7:6];	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_hi_hi_6 = s1_mask_xwr[7:6];	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/util/package.scala:37:27
  wire [3:0]       s1_hazard_hi_2 = {s1_hazard_hi_hi_2, s1_hazard_hi_lo_2};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_lo_lo_3 = s1_hazard_lo_2[1:0];	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_lo_hi_3 = s1_hazard_lo_2[3:2];	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:37:27
  wire [3:0]       s1_hazard_lo_3 = {s1_hazard_lo_hi_3, s1_hazard_lo_lo_3};	// src/main/scala/rocket/DCache.scala:1158:52
  wire [1:0]       s1_hazard_hi_lo_3 = s1_hazard_hi_2[1:0];	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_hi_hi_3 = s1_hazard_hi_2[3:2];	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:37:27
  wire [3:0]       s1_hazard_hi_3 = {s1_hazard_hi_hi_3, s1_hazard_hi_lo_3};	// src/main/scala/rocket/DCache.scala:1158:52
  wire [1:0]       s1_hazard_lo_lo_4 = pstore2_storegen_mask[1:0];	// src/main/scala/rocket/DCache.scala:508:19, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_lo_hi_4 = pstore2_storegen_mask[3:2];	// src/main/scala/rocket/DCache.scala:508:19, src/main/scala/util/package.scala:37:27
  wire [3:0]       s1_hazard_lo_4 = {s1_hazard_lo_hi_4, s1_hazard_lo_lo_4};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_hi_lo_4 = pstore2_storegen_mask[5:4];	// src/main/scala/rocket/DCache.scala:508:19, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_hi_hi_4 = pstore2_storegen_mask[7:6];	// src/main/scala/rocket/DCache.scala:508:19, src/main/scala/util/package.scala:37:27
  wire [3:0]       s1_hazard_hi_4 = {s1_hazard_hi_hi_4, s1_hazard_hi_lo_4};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_lo_lo_5 = s1_hazard_lo_4[1:0];	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_lo_hi_5 = s1_hazard_lo_4[3:2];	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:37:27
  wire [3:0]       s1_hazard_lo_5 = {s1_hazard_lo_hi_5, s1_hazard_lo_lo_5};	// src/main/scala/rocket/DCache.scala:1158:52
  wire [1:0]       s1_hazard_hi_lo_5 = s1_hazard_hi_4[1:0];	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_hi_hi_5 = s1_hazard_hi_4[3:2];	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:37:27
  wire [3:0]       s1_hazard_hi_5 = {s1_hazard_hi_hi_5, s1_hazard_hi_lo_5};	// src/main/scala/rocket/DCache.scala:1158:52
  wire [3:0]       s1_hazard_lo_6 = {s1_hazard_lo_hi_6, s1_hazard_lo_lo_6};	// src/main/scala/util/package.scala:37:27
  wire [3:0]       s1_hazard_hi_6 = {s1_hazard_hi_hi_6, s1_hazard_hi_lo_6};	// src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_lo_lo_7 = s1_hazard_lo_6[1:0];	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_lo_hi_7 = s1_hazard_lo_6[3:2];	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:37:27
  wire [3:0]       s1_hazard_lo_7 = {s1_hazard_lo_hi_7, s1_hazard_lo_lo_7};	// src/main/scala/rocket/DCache.scala:1158:52
  wire [1:0]       s1_hazard_hi_lo_7 = s1_hazard_hi_6[1:0];	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:37:27
  wire [1:0]       s1_hazard_hi_hi_7 = s1_hazard_hi_6[3:2];	// src/main/scala/rocket/DCache.scala:1158:52, src/main/scala/util/package.scala:37:27
  wire [3:0]       s1_hazard_hi_7 = {s1_hazard_hi_hi_7, s1_hazard_hi_lo_7};	// src/main/scala/rocket/DCache.scala:1158:52
  wire             s1_hazard =
    pstore1_valid_likely & pstore1_addr[11:3] == s1_vaddr[11:3]
    & (s1_write
         ? (|({s1_hazard_hi_1, s1_hazard_lo_1} & {s1_hazard_hi_3, s1_hazard_lo_3}))
         : (|(pstore1_mask & s1_mask_xwr))) | pstore2_valid
    & pstore2_addr[11:3] == s1_vaddr[11:3]
    & (s1_write
         ? (|({s1_hazard_hi_5, s1_hazard_lo_5} & {s1_hazard_hi_7, s1_hazard_lo_7}))
         : (|(pstore2_storegen_mask & s1_mask_xwr)));	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/DCache.scala:174:21, :470:31, :473:31, :478:30, :482:51, :501:31, :508:19, :538:{9,31,43,65}, :539:{8,38,66,77,92}, :541:{27,69}, :542:21, :1158:52
  wire             s1_raw_hazard = s1_read & s1_hazard;	// src/main/scala/rocket/Consts.scala:85:68, src/main/scala/rocket/DCache.scala:541:69, :543:31
  wire             _GEN_121 = s1_valid & s1_raw_hazard;	// src/main/scala/rocket/DCache.scala:159:25, :543:31, :548:18
  reg              io_cpu_s2_nack_cause_raw_REG;	// src/main/scala/rocket/DCache.scala:551:38
  wire             io_cpu_s2_nack_cause_raw_0 = io_cpu_s2_nack_cause_raw_REG;	// src/main/scala/rocket/DCache.scala:551:38
  wire             get_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:454:17
  wire             put_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:473:17
  wire             putpartial_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:492:17
  wire             atomics_a_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:524:17
  wire             atomics_a_1_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:524:17
  wire             atomics_a_2_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:524:17
  wire             atomics_a_3_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:524:17
  wire             atomics_a_4_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:508:17
  wire             atomics_a_5_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:508:17
  wire             atomics_a_6_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:508:17
  wire             atomics_a_7_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:508:17
  wire             atomics_a_8_source = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tilelink/Edges.scala:508:17
  wire             a_sel_shiftAmount = a_source;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:64:49
  wire [42:0]      acquire_address = {s2_req_addr[42:6], 6'h0};	// src/main/scala/rocket/DCache.scala:316:19, :453:49, :555:49
  wire [22:0]      a_mask = {15'h0, pstore1_mask};	// src/main/scala/rocket/DCache.scala:473:31, :559:{29,90}
  wire [7:0]       _GEN_122 =
    {s2_req_addr[31:27], s2_req_addr[25], s2_req_addr[16], ~(s2_req_addr[13])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/DCache.scala:316:19
  wire [7:0]       _GEN_123 =
    {s2_req_addr[31:27], s2_req_addr[25], s2_req_addr[16], s2_req_addr[13]};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/DCache.scala:316:19
  wire [6:0]       _GEN_124 = {s2_req_addr[31:27], ~(s2_req_addr[25]), s2_req_addr[16]};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/DCache.scala:316:19
  wire [9:0]       _GEN_125 = s2_req_addr[25:16] ^ 10'h201;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:316:19
  wire [7:0]       _GEN_126 =
    {s2_req_addr[31:27], _GEN_125[9], _GEN_125[0], s2_req_addr[13]};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/DCache.scala:316:19
  wire [4:0]       _GEN_127 = {s2_req_addr[31:28], ~(s2_req_addr[27])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/DCache.scala:316:19
  wire [3:0]       _GEN_128 = {s2_req_addr[31:29], ~(s2_req_addr[28])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/DCache.scala:316:19
  wire [2:0]       _GEN_129 = {s2_req_addr[31:30], ~(s2_req_addr[29])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/DCache.scala:316:19
  wire             tl_out_a_bits_legal = s2_req_addr[31];	// src/main/scala/diplomacy/Parameters.scala:137:{41,46}, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Parameters.scala:673:26
  wire [1:0]       _GEN_130 = {tl_out_a_bits_legal, ~(s2_req_addr[30])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Parameters.scala:673:26
  wire [31:0]      io_cpu_s2_paddr_0 = s2_req_addr[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:316:19
  wire [31:0]      get_address = s2_req_addr[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:454:17
  wire [31:0]      put_address = s2_req_addr[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:473:17
  wire [31:0]      putpartial_address = s2_req_addr[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:492:17
  wire [31:0]      atomics_a_address = s2_req_addr[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:524:17
  wire [31:0]      atomics_a_1_address = s2_req_addr[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:524:17
  wire [31:0]      atomics_a_2_address = s2_req_addr[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:524:17
  wire [31:0]      atomics_a_3_address = s2_req_addr[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:524:17
  wire [31:0]      atomics_a_4_address = s2_req_addr[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:508:17
  wire [31:0]      atomics_a_5_address = s2_req_addr[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:508:17
  wire [31:0]      atomics_a_6_address = s2_req_addr[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:508:17
  wire [31:0]      atomics_a_7_address = s2_req_addr[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:508:17
  wire [31:0]      atomics_a_8_address = s2_req_addr[31:0];	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:508:17
  wire             get_legal =
    ~(|_GEN_122) | ~(|_GEN_123)
    | {s2_req_addr[31:27], s2_req_addr[25], ~(s2_req_addr[16])} == 7'h0 | ~(|_GEN_124)
    | ~(|_GEN_126) | ~(|_GEN_127) | ~(|_GEN_128) | ~(|_GEN_129) | ~(|_GEN_130)
    | tl_out_a_bits_legal;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Parameters.scala:672:42, :673:26
  wire [3:0]       _GEN_131 = {2'h0, s2_req_size};	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:458:15
  wire [3:0]       get_size;	// src/main/scala/tilelink/Edges.scala:454:17
  assign get_size = _GEN_131;	// src/main/scala/tilelink/Edges.scala:454:17, :458:15
  wire [3:0]       put_size;	// src/main/scala/tilelink/Edges.scala:473:17
  assign put_size = _GEN_131;	// src/main/scala/tilelink/Edges.scala:458:15, :473:17
  wire [3:0]       putpartial_size;	// src/main/scala/tilelink/Edges.scala:492:17
  assign putpartial_size = _GEN_131;	// src/main/scala/tilelink/Edges.scala:458:15, :492:17
  wire [3:0]       atomics_a_size;	// src/main/scala/tilelink/Edges.scala:524:17
  assign atomics_a_size = _GEN_131;	// src/main/scala/tilelink/Edges.scala:458:15, :524:17
  wire [3:0]       atomics_a_1_size;	// src/main/scala/tilelink/Edges.scala:524:17
  assign atomics_a_1_size = _GEN_131;	// src/main/scala/tilelink/Edges.scala:458:15, :524:17
  wire [3:0]       atomics_a_2_size;	// src/main/scala/tilelink/Edges.scala:524:17
  assign atomics_a_2_size = _GEN_131;	// src/main/scala/tilelink/Edges.scala:458:15, :524:17
  wire [3:0]       atomics_a_3_size;	// src/main/scala/tilelink/Edges.scala:524:17
  assign atomics_a_3_size = _GEN_131;	// src/main/scala/tilelink/Edges.scala:458:15, :524:17
  wire [3:0]       atomics_a_4_size;	// src/main/scala/tilelink/Edges.scala:508:17
  assign atomics_a_4_size = _GEN_131;	// src/main/scala/tilelink/Edges.scala:458:15, :508:17
  wire [3:0]       atomics_a_5_size;	// src/main/scala/tilelink/Edges.scala:508:17
  assign atomics_a_5_size = _GEN_131;	// src/main/scala/tilelink/Edges.scala:458:15, :508:17
  wire [3:0]       atomics_a_6_size;	// src/main/scala/tilelink/Edges.scala:508:17
  assign atomics_a_6_size = _GEN_131;	// src/main/scala/tilelink/Edges.scala:458:15, :508:17
  wire [3:0]       atomics_a_7_size;	// src/main/scala/tilelink/Edges.scala:508:17
  assign atomics_a_7_size = _GEN_131;	// src/main/scala/tilelink/Edges.scala:458:15, :508:17
  wire [3:0]       atomics_a_8_size;	// src/main/scala/tilelink/Edges.scala:508:17
  assign atomics_a_8_size = _GEN_131;	// src/main/scala/tilelink/Edges.scala:458:15, :508:17
  wire [3:0]       _get_a_mask_sizeOH_T_1 = 4'h1 << get_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]       get_a_mask_sizeOH = {_get_a_mask_sizeOH_T_1[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/util/Misc.scala:202:81
  wire             get_a_mask_size = get_a_mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             get_a_mask_bit = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             put_a_mask_bit = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_3 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_6 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_9 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_12 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_15 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_18 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_21 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_24 = s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             get_a_mask_eq_1 = get_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             get_a_mask_nbit = ~get_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             get_a_mask_eq = get_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             get_a_mask_acc = (&s2_req_size) | get_a_mask_size & get_a_mask_eq;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             get_a_mask_acc_1 = (&s2_req_size) | get_a_mask_size & get_a_mask_eq_1;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             get_a_mask_size_1 = get_a_mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             get_a_mask_bit_1 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             put_a_mask_bit_1 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_1 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_4 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_7 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_10 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_13 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_16 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_19 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_22 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_25 = s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             get_a_mask_nbit_1 = ~get_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             get_a_mask_eq_2 = get_a_mask_eq & get_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             get_a_mask_acc_2 =
    get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             get_a_mask_eq_3 = get_a_mask_eq & get_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             get_a_mask_acc_3 =
    get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             get_a_mask_eq_4 = get_a_mask_eq_1 & get_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             get_a_mask_acc_4 =
    get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             get_a_mask_eq_5 = get_a_mask_eq_1 & get_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             get_a_mask_acc_5 =
    get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             get_a_mask_size_2 = get_a_mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             get_a_mask_bit_2 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             put_a_mask_bit_2 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_2 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_5 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_8 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_11 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_14 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_17 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_20 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_23 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             atomics_a_mask_bit_26 = s2_req_addr[0];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire             get_a_mask_nbit_2 = ~get_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             get_a_mask_eq_6 = get_a_mask_eq_2 & get_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             get_a_mask_acc_6 =
    get_a_mask_acc_2 | get_a_mask_size_2 & get_a_mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             get_a_mask_eq_7 = get_a_mask_eq_2 & get_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             get_a_mask_acc_7 =
    get_a_mask_acc_2 | get_a_mask_size_2 & get_a_mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             get_a_mask_eq_8 = get_a_mask_eq_3 & get_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             get_a_mask_acc_8 =
    get_a_mask_acc_3 | get_a_mask_size_2 & get_a_mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             get_a_mask_eq_9 = get_a_mask_eq_3 & get_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             get_a_mask_acc_9 =
    get_a_mask_acc_3 | get_a_mask_size_2 & get_a_mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             get_a_mask_eq_10 = get_a_mask_eq_4 & get_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             get_a_mask_acc_10 =
    get_a_mask_acc_4 | get_a_mask_size_2 & get_a_mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             get_a_mask_eq_11 = get_a_mask_eq_4 & get_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             get_a_mask_acc_11 =
    get_a_mask_acc_4 | get_a_mask_size_2 & get_a_mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             get_a_mask_eq_12 = get_a_mask_eq_5 & get_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             get_a_mask_acc_12 =
    get_a_mask_acc_5 | get_a_mask_size_2 & get_a_mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             get_a_mask_eq_13 = get_a_mask_eq_5 & get_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             get_a_mask_acc_13 =
    get_a_mask_acc_5 | get_a_mask_size_2 & get_a_mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]       get_a_mask_lo_lo = {get_a_mask_acc_7, get_a_mask_acc_6};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       get_a_mask_lo_hi = {get_a_mask_acc_9, get_a_mask_acc_8};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       get_a_mask_lo = {get_a_mask_lo_hi, get_a_mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       get_a_mask_hi_lo = {get_a_mask_acc_11, get_a_mask_acc_10};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       get_a_mask_hi_hi = {get_a_mask_acc_13, get_a_mask_acc_12};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       get_a_mask_hi = {get_a_mask_hi_hi, get_a_mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]       get_mask = {get_a_mask_hi, get_a_mask_lo};	// src/main/scala/tilelink/Edges.scala:454:17, src/main/scala/util/Misc.scala:222:10
  wire             put_legal =
    ~(|_GEN_122) | ~(|_GEN_123) | ~(|_GEN_124) | ~(|_GEN_126) | ~(|_GEN_127)
    | tl_out_a_bits_legal | ~(|_GEN_128) | ~(|_GEN_129) | ~(|_GEN_130);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Parameters.scala:672:42, :673:26
  wire [3:0]       _put_a_mask_sizeOH_T_1 = 4'h1 << put_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]       put_a_mask_sizeOH = {_put_a_mask_sizeOH_T_1[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/util/Misc.scala:202:81
  wire             put_a_mask_size = put_a_mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             put_a_mask_eq_1 = put_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             put_a_mask_nbit = ~put_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             put_a_mask_eq = put_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             put_a_mask_acc = (&s2_req_size) | put_a_mask_size & put_a_mask_eq;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             put_a_mask_acc_1 = (&s2_req_size) | put_a_mask_size & put_a_mask_eq_1;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             put_a_mask_size_1 = put_a_mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             put_a_mask_nbit_1 = ~put_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             put_a_mask_eq_2 = put_a_mask_eq & put_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             put_a_mask_acc_2 =
    put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             put_a_mask_eq_3 = put_a_mask_eq & put_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             put_a_mask_acc_3 =
    put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             put_a_mask_eq_4 = put_a_mask_eq_1 & put_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             put_a_mask_acc_4 =
    put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             put_a_mask_eq_5 = put_a_mask_eq_1 & put_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             put_a_mask_acc_5 =
    put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             put_a_mask_size_2 = put_a_mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             put_a_mask_nbit_2 = ~put_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             put_a_mask_eq_6 = put_a_mask_eq_2 & put_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             put_a_mask_acc_6 =
    put_a_mask_acc_2 | put_a_mask_size_2 & put_a_mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             put_a_mask_eq_7 = put_a_mask_eq_2 & put_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             put_a_mask_acc_7 =
    put_a_mask_acc_2 | put_a_mask_size_2 & put_a_mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             put_a_mask_eq_8 = put_a_mask_eq_3 & put_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             put_a_mask_acc_8 =
    put_a_mask_acc_3 | put_a_mask_size_2 & put_a_mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             put_a_mask_eq_9 = put_a_mask_eq_3 & put_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             put_a_mask_acc_9 =
    put_a_mask_acc_3 | put_a_mask_size_2 & put_a_mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             put_a_mask_eq_10 = put_a_mask_eq_4 & put_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             put_a_mask_acc_10 =
    put_a_mask_acc_4 | put_a_mask_size_2 & put_a_mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             put_a_mask_eq_11 = put_a_mask_eq_4 & put_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             put_a_mask_acc_11 =
    put_a_mask_acc_4 | put_a_mask_size_2 & put_a_mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             put_a_mask_eq_12 = put_a_mask_eq_5 & put_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             put_a_mask_acc_12 =
    put_a_mask_acc_5 | put_a_mask_size_2 & put_a_mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             put_a_mask_eq_13 = put_a_mask_eq_5 & put_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             put_a_mask_acc_13 =
    put_a_mask_acc_5 | put_a_mask_size_2 & put_a_mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]       put_a_mask_lo_lo = {put_a_mask_acc_7, put_a_mask_acc_6};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       put_a_mask_lo_hi = {put_a_mask_acc_9, put_a_mask_acc_8};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       put_a_mask_lo = {put_a_mask_lo_hi, put_a_mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       put_a_mask_hi_lo = {put_a_mask_acc_11, put_a_mask_acc_10};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       put_a_mask_hi_hi = {put_a_mask_acc_13, put_a_mask_acc_12};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       put_a_mask_hi = {put_a_mask_hi_hi, put_a_mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]       put_mask = {put_a_mask_hi, put_a_mask_lo};	// src/main/scala/tilelink/Edges.scala:473:17, src/main/scala/util/Misc.scala:222:10
  wire             putpartial_legal =
    ~(|_GEN_122) | ~(|_GEN_123) | ~(|_GEN_124) | ~(|_GEN_126) | ~(|_GEN_127)
    | tl_out_a_bits_legal | ~(|_GEN_128) | ~(|_GEN_129) | ~(|_GEN_130);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Parameters.scala:672:42, :673:26
  wire [7:0]       putpartial_mask = a_mask[7:0];	// src/main/scala/rocket/DCache.scala:559:29, src/main/scala/tilelink/Edges.scala:492:17, :499:15
  wire [6:0]       _GEN_132 = {s2_req_addr[31:27], s2_req_addr[25], s2_req_addr[16]};	// src/main/scala/diplomacy/Parameters.scala:137:{41,46}, src/main/scala/rocket/DCache.scala:316:19
  wire [5:0]       _GEN_133 = {s2_req_addr[31:27], ~(s2_req_addr[25])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/DCache.scala:316:19
  wire             atomics_legal =
    ~(|_GEN_132) | ~(|_GEN_133) | ~(|_GEN_127) | tl_out_a_bits_legal;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Parameters.scala:672:42, :673:26
  wire [3:0]       _atomics_a_mask_sizeOH_T_1 = 4'h1 << atomics_a_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]       atomics_a_mask_sizeOH = {_atomics_a_mask_sizeOH_T_1[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/util/Misc.scala:202:81
  wire             atomics_a_mask_size = atomics_a_mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_eq_1 = atomics_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_nbit = ~atomics_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq = atomics_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc =
    (&s2_req_size) | atomics_a_mask_size & atomics_a_mask_eq;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_acc_1 =
    (&s2_req_size) | atomics_a_mask_size & atomics_a_mask_eq_1;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_1 = atomics_a_mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_1 = ~atomics_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_2 = atomics_a_mask_eq & atomics_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_2 =
    atomics_a_mask_acc | atomics_a_mask_size_1 & atomics_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_3 = atomics_a_mask_eq & atomics_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_3 =
    atomics_a_mask_acc | atomics_a_mask_size_1 & atomics_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_4 = atomics_a_mask_eq_1 & atomics_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_4 =
    atomics_a_mask_acc_1 | atomics_a_mask_size_1 & atomics_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_5 = atomics_a_mask_eq_1 & atomics_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_5 =
    atomics_a_mask_acc_1 | atomics_a_mask_size_1 & atomics_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_2 = atomics_a_mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_2 = ~atomics_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_6 = atomics_a_mask_eq_2 & atomics_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_6 =
    atomics_a_mask_acc_2 | atomics_a_mask_size_2 & atomics_a_mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_7 = atomics_a_mask_eq_2 & atomics_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_7 =
    atomics_a_mask_acc_2 | atomics_a_mask_size_2 & atomics_a_mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_8 = atomics_a_mask_eq_3 & atomics_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_8 =
    atomics_a_mask_acc_3 | atomics_a_mask_size_2 & atomics_a_mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_9 = atomics_a_mask_eq_3 & atomics_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_9 =
    atomics_a_mask_acc_3 | atomics_a_mask_size_2 & atomics_a_mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_10 = atomics_a_mask_eq_4 & atomics_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_10 =
    atomics_a_mask_acc_4 | atomics_a_mask_size_2 & atomics_a_mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_11 = atomics_a_mask_eq_4 & atomics_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_11 =
    atomics_a_mask_acc_4 | atomics_a_mask_size_2 & atomics_a_mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_12 = atomics_a_mask_eq_5 & atomics_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_12 =
    atomics_a_mask_acc_5 | atomics_a_mask_size_2 & atomics_a_mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_13 = atomics_a_mask_eq_5 & atomics_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_13 =
    atomics_a_mask_acc_5 | atomics_a_mask_size_2 & atomics_a_mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]       atomics_a_mask_lo_lo = {atomics_a_mask_acc_7, atomics_a_mask_acc_6};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_lo_hi = {atomics_a_mask_acc_9, atomics_a_mask_acc_8};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_lo = {atomics_a_mask_lo_hi, atomics_a_mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       atomics_a_mask_hi_lo = {atomics_a_mask_acc_11, atomics_a_mask_acc_10};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_hi_hi = {atomics_a_mask_acc_13, atomics_a_mask_acc_12};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_hi = {atomics_a_mask_hi_hi, atomics_a_mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]       atomics_a_mask = {atomics_a_mask_hi, atomics_a_mask_lo};	// src/main/scala/tilelink/Edges.scala:524:17, src/main/scala/util/Misc.scala:222:10
  wire             atomics_legal_1 =
    ~(|_GEN_132) | ~(|_GEN_133) | ~(|_GEN_127) | tl_out_a_bits_legal;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Parameters.scala:672:42, :673:26
  wire [3:0]       _atomics_a_mask_sizeOH_T_4 =
    4'h1 << atomics_a_mask_sizeOH_shiftAmount_1;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]       atomics_a_mask_sizeOH_1 = {_atomics_a_mask_sizeOH_T_4[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/util/Misc.scala:202:81
  wire             atomics_a_mask_size_3 = atomics_a_mask_sizeOH_1[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_eq_15 = atomics_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_nbit_3 = ~atomics_a_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_14 = atomics_a_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_14 =
    (&s2_req_size) | atomics_a_mask_size_3 & atomics_a_mask_eq_14;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_acc_15 =
    (&s2_req_size) | atomics_a_mask_size_3 & atomics_a_mask_eq_15;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_4 = atomics_a_mask_sizeOH_1[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_4 = ~atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_16 = atomics_a_mask_eq_14 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_16 =
    atomics_a_mask_acc_14 | atomics_a_mask_size_4 & atomics_a_mask_eq_16;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_17 = atomics_a_mask_eq_14 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_17 =
    atomics_a_mask_acc_14 | atomics_a_mask_size_4 & atomics_a_mask_eq_17;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_18 = atomics_a_mask_eq_15 & atomics_a_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_18 =
    atomics_a_mask_acc_15 | atomics_a_mask_size_4 & atomics_a_mask_eq_18;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_19 = atomics_a_mask_eq_15 & atomics_a_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_19 =
    atomics_a_mask_acc_15 | atomics_a_mask_size_4 & atomics_a_mask_eq_19;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_5 = atomics_a_mask_sizeOH_1[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_5 = ~atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_20 = atomics_a_mask_eq_16 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_20 =
    atomics_a_mask_acc_16 | atomics_a_mask_size_5 & atomics_a_mask_eq_20;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_21 = atomics_a_mask_eq_16 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_21 =
    atomics_a_mask_acc_16 | atomics_a_mask_size_5 & atomics_a_mask_eq_21;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_22 = atomics_a_mask_eq_17 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_22 =
    atomics_a_mask_acc_17 | atomics_a_mask_size_5 & atomics_a_mask_eq_22;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_23 = atomics_a_mask_eq_17 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_23 =
    atomics_a_mask_acc_17 | atomics_a_mask_size_5 & atomics_a_mask_eq_23;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_24 = atomics_a_mask_eq_18 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_24 =
    atomics_a_mask_acc_18 | atomics_a_mask_size_5 & atomics_a_mask_eq_24;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_25 = atomics_a_mask_eq_18 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_25 =
    atomics_a_mask_acc_18 | atomics_a_mask_size_5 & atomics_a_mask_eq_25;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_26 = atomics_a_mask_eq_19 & atomics_a_mask_nbit_5;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_26 =
    atomics_a_mask_acc_19 | atomics_a_mask_size_5 & atomics_a_mask_eq_26;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_27 = atomics_a_mask_eq_19 & atomics_a_mask_bit_5;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_27 =
    atomics_a_mask_acc_19 | atomics_a_mask_size_5 & atomics_a_mask_eq_27;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]       atomics_a_mask_lo_lo_1 =
    {atomics_a_mask_acc_21, atomics_a_mask_acc_20};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_lo_hi_1 =
    {atomics_a_mask_acc_23, atomics_a_mask_acc_22};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_lo_1 = {atomics_a_mask_lo_hi_1, atomics_a_mask_lo_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       atomics_a_mask_hi_lo_1 =
    {atomics_a_mask_acc_25, atomics_a_mask_acc_24};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_hi_hi_1 =
    {atomics_a_mask_acc_27, atomics_a_mask_acc_26};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_hi_1 = {atomics_a_mask_hi_hi_1, atomics_a_mask_hi_lo_1};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]       atomics_a_1_mask = {atomics_a_mask_hi_1, atomics_a_mask_lo_1};	// src/main/scala/tilelink/Edges.scala:524:17, src/main/scala/util/Misc.scala:222:10
  wire             atomics_legal_2 =
    ~(|_GEN_132) | ~(|_GEN_133) | ~(|_GEN_127) | tl_out_a_bits_legal;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Parameters.scala:672:42, :673:26
  wire [3:0]       _atomics_a_mask_sizeOH_T_7 =
    4'h1 << atomics_a_mask_sizeOH_shiftAmount_2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]       atomics_a_mask_sizeOH_2 = {_atomics_a_mask_sizeOH_T_7[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/util/Misc.scala:202:81
  wire             atomics_a_mask_size_6 = atomics_a_mask_sizeOH_2[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_eq_29 = atomics_a_mask_bit_6;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_nbit_6 = ~atomics_a_mask_bit_6;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_28 = atomics_a_mask_nbit_6;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_28 =
    (&s2_req_size) | atomics_a_mask_size_6 & atomics_a_mask_eq_28;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_acc_29 =
    (&s2_req_size) | atomics_a_mask_size_6 & atomics_a_mask_eq_29;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_7 = atomics_a_mask_sizeOH_2[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_7 = ~atomics_a_mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_30 = atomics_a_mask_eq_28 & atomics_a_mask_nbit_7;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_30 =
    atomics_a_mask_acc_28 | atomics_a_mask_size_7 & atomics_a_mask_eq_30;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_31 = atomics_a_mask_eq_28 & atomics_a_mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_31 =
    atomics_a_mask_acc_28 | atomics_a_mask_size_7 & atomics_a_mask_eq_31;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_32 = atomics_a_mask_eq_29 & atomics_a_mask_nbit_7;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_32 =
    atomics_a_mask_acc_29 | atomics_a_mask_size_7 & atomics_a_mask_eq_32;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_33 = atomics_a_mask_eq_29 & atomics_a_mask_bit_7;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_33 =
    atomics_a_mask_acc_29 | atomics_a_mask_size_7 & atomics_a_mask_eq_33;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_8 = atomics_a_mask_sizeOH_2[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_8 = ~atomics_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_34 = atomics_a_mask_eq_30 & atomics_a_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_34 =
    atomics_a_mask_acc_30 | atomics_a_mask_size_8 & atomics_a_mask_eq_34;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_35 = atomics_a_mask_eq_30 & atomics_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_35 =
    atomics_a_mask_acc_30 | atomics_a_mask_size_8 & atomics_a_mask_eq_35;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_36 = atomics_a_mask_eq_31 & atomics_a_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_36 =
    atomics_a_mask_acc_31 | atomics_a_mask_size_8 & atomics_a_mask_eq_36;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_37 = atomics_a_mask_eq_31 & atomics_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_37 =
    atomics_a_mask_acc_31 | atomics_a_mask_size_8 & atomics_a_mask_eq_37;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_38 = atomics_a_mask_eq_32 & atomics_a_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_38 =
    atomics_a_mask_acc_32 | atomics_a_mask_size_8 & atomics_a_mask_eq_38;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_39 = atomics_a_mask_eq_32 & atomics_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_39 =
    atomics_a_mask_acc_32 | atomics_a_mask_size_8 & atomics_a_mask_eq_39;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_40 = atomics_a_mask_eq_33 & atomics_a_mask_nbit_8;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_40 =
    atomics_a_mask_acc_33 | atomics_a_mask_size_8 & atomics_a_mask_eq_40;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_41 = atomics_a_mask_eq_33 & atomics_a_mask_bit_8;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_41 =
    atomics_a_mask_acc_33 | atomics_a_mask_size_8 & atomics_a_mask_eq_41;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]       atomics_a_mask_lo_lo_2 =
    {atomics_a_mask_acc_35, atomics_a_mask_acc_34};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_lo_hi_2 =
    {atomics_a_mask_acc_37, atomics_a_mask_acc_36};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_lo_2 = {atomics_a_mask_lo_hi_2, atomics_a_mask_lo_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       atomics_a_mask_hi_lo_2 =
    {atomics_a_mask_acc_39, atomics_a_mask_acc_38};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_hi_hi_2 =
    {atomics_a_mask_acc_41, atomics_a_mask_acc_40};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_hi_2 = {atomics_a_mask_hi_hi_2, atomics_a_mask_hi_lo_2};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]       atomics_a_2_mask = {atomics_a_mask_hi_2, atomics_a_mask_lo_2};	// src/main/scala/tilelink/Edges.scala:524:17, src/main/scala/util/Misc.scala:222:10
  wire             atomics_legal_3 =
    ~(|_GEN_132) | ~(|_GEN_133) | ~(|_GEN_127) | tl_out_a_bits_legal;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Parameters.scala:672:42, :673:26
  wire [3:0]       _atomics_a_mask_sizeOH_T_10 =
    4'h1 << atomics_a_mask_sizeOH_shiftAmount_3;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]       atomics_a_mask_sizeOH_3 = {_atomics_a_mask_sizeOH_T_10[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/util/Misc.scala:202:81
  wire             atomics_a_mask_size_9 = atomics_a_mask_sizeOH_3[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_eq_43 = atomics_a_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_nbit_9 = ~atomics_a_mask_bit_9;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_42 = atomics_a_mask_nbit_9;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_42 =
    (&s2_req_size) | atomics_a_mask_size_9 & atomics_a_mask_eq_42;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_acc_43 =
    (&s2_req_size) | atomics_a_mask_size_9 & atomics_a_mask_eq_43;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_10 = atomics_a_mask_sizeOH_3[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_10 = ~atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_44 = atomics_a_mask_eq_42 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_44 =
    atomics_a_mask_acc_42 | atomics_a_mask_size_10 & atomics_a_mask_eq_44;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_45 = atomics_a_mask_eq_42 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_45 =
    atomics_a_mask_acc_42 | atomics_a_mask_size_10 & atomics_a_mask_eq_45;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_46 = atomics_a_mask_eq_43 & atomics_a_mask_nbit_10;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_46 =
    atomics_a_mask_acc_43 | atomics_a_mask_size_10 & atomics_a_mask_eq_46;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_47 = atomics_a_mask_eq_43 & atomics_a_mask_bit_10;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_47 =
    atomics_a_mask_acc_43 | atomics_a_mask_size_10 & atomics_a_mask_eq_47;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_11 = atomics_a_mask_sizeOH_3[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_11 = ~atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_48 = atomics_a_mask_eq_44 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_48 =
    atomics_a_mask_acc_44 | atomics_a_mask_size_11 & atomics_a_mask_eq_48;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_49 = atomics_a_mask_eq_44 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_49 =
    atomics_a_mask_acc_44 | atomics_a_mask_size_11 & atomics_a_mask_eq_49;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_50 = atomics_a_mask_eq_45 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_50 =
    atomics_a_mask_acc_45 | atomics_a_mask_size_11 & atomics_a_mask_eq_50;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_51 = atomics_a_mask_eq_45 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_51 =
    atomics_a_mask_acc_45 | atomics_a_mask_size_11 & atomics_a_mask_eq_51;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_52 = atomics_a_mask_eq_46 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_52 =
    atomics_a_mask_acc_46 | atomics_a_mask_size_11 & atomics_a_mask_eq_52;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_53 = atomics_a_mask_eq_46 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_53 =
    atomics_a_mask_acc_46 | atomics_a_mask_size_11 & atomics_a_mask_eq_53;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_54 = atomics_a_mask_eq_47 & atomics_a_mask_nbit_11;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_54 =
    atomics_a_mask_acc_47 | atomics_a_mask_size_11 & atomics_a_mask_eq_54;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_55 = atomics_a_mask_eq_47 & atomics_a_mask_bit_11;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_55 =
    atomics_a_mask_acc_47 | atomics_a_mask_size_11 & atomics_a_mask_eq_55;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]       atomics_a_mask_lo_lo_3 =
    {atomics_a_mask_acc_49, atomics_a_mask_acc_48};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_lo_hi_3 =
    {atomics_a_mask_acc_51, atomics_a_mask_acc_50};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_lo_3 = {atomics_a_mask_lo_hi_3, atomics_a_mask_lo_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       atomics_a_mask_hi_lo_3 =
    {atomics_a_mask_acc_53, atomics_a_mask_acc_52};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_hi_hi_3 =
    {atomics_a_mask_acc_55, atomics_a_mask_acc_54};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_hi_3 = {atomics_a_mask_hi_hi_3, atomics_a_mask_hi_lo_3};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]       atomics_a_3_mask = {atomics_a_mask_hi_3, atomics_a_mask_lo_3};	// src/main/scala/tilelink/Edges.scala:524:17, src/main/scala/util/Misc.scala:222:10
  wire             atomics_legal_4 =
    ~(|_GEN_132) | ~(|_GEN_133) | ~(|_GEN_127) | tl_out_a_bits_legal;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Parameters.scala:672:42, :673:26
  wire [3:0]       _atomics_a_mask_sizeOH_T_13 =
    4'h1 << atomics_a_mask_sizeOH_shiftAmount_4;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]       atomics_a_mask_sizeOH_4 = {_atomics_a_mask_sizeOH_T_13[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/util/Misc.scala:202:81
  wire             atomics_a_mask_size_12 = atomics_a_mask_sizeOH_4[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_eq_57 = atomics_a_mask_bit_12;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_nbit_12 = ~atomics_a_mask_bit_12;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_56 = atomics_a_mask_nbit_12;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_56 =
    (&s2_req_size) | atomics_a_mask_size_12 & atomics_a_mask_eq_56;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_acc_57 =
    (&s2_req_size) | atomics_a_mask_size_12 & atomics_a_mask_eq_57;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_13 = atomics_a_mask_sizeOH_4[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_13 = ~atomics_a_mask_bit_13;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_58 = atomics_a_mask_eq_56 & atomics_a_mask_nbit_13;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_58 =
    atomics_a_mask_acc_56 | atomics_a_mask_size_13 & atomics_a_mask_eq_58;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_59 = atomics_a_mask_eq_56 & atomics_a_mask_bit_13;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_59 =
    atomics_a_mask_acc_56 | atomics_a_mask_size_13 & atomics_a_mask_eq_59;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_60 = atomics_a_mask_eq_57 & atomics_a_mask_nbit_13;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_60 =
    atomics_a_mask_acc_57 | atomics_a_mask_size_13 & atomics_a_mask_eq_60;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_61 = atomics_a_mask_eq_57 & atomics_a_mask_bit_13;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_61 =
    atomics_a_mask_acc_57 | atomics_a_mask_size_13 & atomics_a_mask_eq_61;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_14 = atomics_a_mask_sizeOH_4[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_14 = ~atomics_a_mask_bit_14;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_62 = atomics_a_mask_eq_58 & atomics_a_mask_nbit_14;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_62 =
    atomics_a_mask_acc_58 | atomics_a_mask_size_14 & atomics_a_mask_eq_62;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_63 = atomics_a_mask_eq_58 & atomics_a_mask_bit_14;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_63 =
    atomics_a_mask_acc_58 | atomics_a_mask_size_14 & atomics_a_mask_eq_63;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_64 = atomics_a_mask_eq_59 & atomics_a_mask_nbit_14;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_64 =
    atomics_a_mask_acc_59 | atomics_a_mask_size_14 & atomics_a_mask_eq_64;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_65 = atomics_a_mask_eq_59 & atomics_a_mask_bit_14;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_65 =
    atomics_a_mask_acc_59 | atomics_a_mask_size_14 & atomics_a_mask_eq_65;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_66 = atomics_a_mask_eq_60 & atomics_a_mask_nbit_14;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_66 =
    atomics_a_mask_acc_60 | atomics_a_mask_size_14 & atomics_a_mask_eq_66;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_67 = atomics_a_mask_eq_60 & atomics_a_mask_bit_14;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_67 =
    atomics_a_mask_acc_60 | atomics_a_mask_size_14 & atomics_a_mask_eq_67;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_68 = atomics_a_mask_eq_61 & atomics_a_mask_nbit_14;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_68 =
    atomics_a_mask_acc_61 | atomics_a_mask_size_14 & atomics_a_mask_eq_68;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_69 = atomics_a_mask_eq_61 & atomics_a_mask_bit_14;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_69 =
    atomics_a_mask_acc_61 | atomics_a_mask_size_14 & atomics_a_mask_eq_69;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]       atomics_a_mask_lo_lo_4 =
    {atomics_a_mask_acc_63, atomics_a_mask_acc_62};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_lo_hi_4 =
    {atomics_a_mask_acc_65, atomics_a_mask_acc_64};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_lo_4 = {atomics_a_mask_lo_hi_4, atomics_a_mask_lo_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       atomics_a_mask_hi_lo_4 =
    {atomics_a_mask_acc_67, atomics_a_mask_acc_66};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_hi_hi_4 =
    {atomics_a_mask_acc_69, atomics_a_mask_acc_68};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_hi_4 = {atomics_a_mask_hi_hi_4, atomics_a_mask_hi_lo_4};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]       atomics_a_4_mask = {atomics_a_mask_hi_4, atomics_a_mask_lo_4};	// src/main/scala/tilelink/Edges.scala:508:17, src/main/scala/util/Misc.scala:222:10
  wire             atomics_legal_5 =
    ~(|_GEN_132) | ~(|_GEN_133) | ~(|_GEN_127) | tl_out_a_bits_legal;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Parameters.scala:672:42, :673:26
  wire [3:0]       _atomics_a_mask_sizeOH_T_16 =
    4'h1 << atomics_a_mask_sizeOH_shiftAmount_5;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]       atomics_a_mask_sizeOH_5 = {_atomics_a_mask_sizeOH_T_16[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/util/Misc.scala:202:81
  wire             atomics_a_mask_size_15 = atomics_a_mask_sizeOH_5[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_eq_71 = atomics_a_mask_bit_15;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_nbit_15 = ~atomics_a_mask_bit_15;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_70 = atomics_a_mask_nbit_15;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_70 =
    (&s2_req_size) | atomics_a_mask_size_15 & atomics_a_mask_eq_70;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_acc_71 =
    (&s2_req_size) | atomics_a_mask_size_15 & atomics_a_mask_eq_71;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_16 = atomics_a_mask_sizeOH_5[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_16 = ~atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_72 = atomics_a_mask_eq_70 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_72 =
    atomics_a_mask_acc_70 | atomics_a_mask_size_16 & atomics_a_mask_eq_72;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_73 = atomics_a_mask_eq_70 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_73 =
    atomics_a_mask_acc_70 | atomics_a_mask_size_16 & atomics_a_mask_eq_73;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_74 = atomics_a_mask_eq_71 & atomics_a_mask_nbit_16;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_74 =
    atomics_a_mask_acc_71 | atomics_a_mask_size_16 & atomics_a_mask_eq_74;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_75 = atomics_a_mask_eq_71 & atomics_a_mask_bit_16;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_75 =
    atomics_a_mask_acc_71 | atomics_a_mask_size_16 & atomics_a_mask_eq_75;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_17 = atomics_a_mask_sizeOH_5[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_17 = ~atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_76 = atomics_a_mask_eq_72 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_76 =
    atomics_a_mask_acc_72 | atomics_a_mask_size_17 & atomics_a_mask_eq_76;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_77 = atomics_a_mask_eq_72 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_77 =
    atomics_a_mask_acc_72 | atomics_a_mask_size_17 & atomics_a_mask_eq_77;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_78 = atomics_a_mask_eq_73 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_78 =
    atomics_a_mask_acc_73 | atomics_a_mask_size_17 & atomics_a_mask_eq_78;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_79 = atomics_a_mask_eq_73 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_79 =
    atomics_a_mask_acc_73 | atomics_a_mask_size_17 & atomics_a_mask_eq_79;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_80 = atomics_a_mask_eq_74 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_80 =
    atomics_a_mask_acc_74 | atomics_a_mask_size_17 & atomics_a_mask_eq_80;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_81 = atomics_a_mask_eq_74 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_81 =
    atomics_a_mask_acc_74 | atomics_a_mask_size_17 & atomics_a_mask_eq_81;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_82 = atomics_a_mask_eq_75 & atomics_a_mask_nbit_17;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_82 =
    atomics_a_mask_acc_75 | atomics_a_mask_size_17 & atomics_a_mask_eq_82;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_83 = atomics_a_mask_eq_75 & atomics_a_mask_bit_17;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_83 =
    atomics_a_mask_acc_75 | atomics_a_mask_size_17 & atomics_a_mask_eq_83;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]       atomics_a_mask_lo_lo_5 =
    {atomics_a_mask_acc_77, atomics_a_mask_acc_76};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_lo_hi_5 =
    {atomics_a_mask_acc_79, atomics_a_mask_acc_78};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_lo_5 = {atomics_a_mask_lo_hi_5, atomics_a_mask_lo_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       atomics_a_mask_hi_lo_5 =
    {atomics_a_mask_acc_81, atomics_a_mask_acc_80};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_hi_hi_5 =
    {atomics_a_mask_acc_83, atomics_a_mask_acc_82};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_hi_5 = {atomics_a_mask_hi_hi_5, atomics_a_mask_hi_lo_5};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]       atomics_a_5_mask = {atomics_a_mask_hi_5, atomics_a_mask_lo_5};	// src/main/scala/tilelink/Edges.scala:508:17, src/main/scala/util/Misc.scala:222:10
  wire             atomics_legal_6 =
    ~(|_GEN_132) | ~(|_GEN_133) | ~(|_GEN_127) | tl_out_a_bits_legal;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Parameters.scala:672:42, :673:26
  wire [3:0]       _atomics_a_mask_sizeOH_T_19 =
    4'h1 << atomics_a_mask_sizeOH_shiftAmount_6;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]       atomics_a_mask_sizeOH_6 = {_atomics_a_mask_sizeOH_T_19[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/util/Misc.scala:202:81
  wire             atomics_a_mask_size_18 = atomics_a_mask_sizeOH_6[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_eq_85 = atomics_a_mask_bit_18;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_nbit_18 = ~atomics_a_mask_bit_18;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_84 = atomics_a_mask_nbit_18;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_84 =
    (&s2_req_size) | atomics_a_mask_size_18 & atomics_a_mask_eq_84;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_acc_85 =
    (&s2_req_size) | atomics_a_mask_size_18 & atomics_a_mask_eq_85;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_19 = atomics_a_mask_sizeOH_6[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_19 = ~atomics_a_mask_bit_19;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_86 = atomics_a_mask_eq_84 & atomics_a_mask_nbit_19;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_86 =
    atomics_a_mask_acc_84 | atomics_a_mask_size_19 & atomics_a_mask_eq_86;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_87 = atomics_a_mask_eq_84 & atomics_a_mask_bit_19;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_87 =
    atomics_a_mask_acc_84 | atomics_a_mask_size_19 & atomics_a_mask_eq_87;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_88 = atomics_a_mask_eq_85 & atomics_a_mask_nbit_19;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_88 =
    atomics_a_mask_acc_85 | atomics_a_mask_size_19 & atomics_a_mask_eq_88;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_89 = atomics_a_mask_eq_85 & atomics_a_mask_bit_19;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_89 =
    atomics_a_mask_acc_85 | atomics_a_mask_size_19 & atomics_a_mask_eq_89;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_20 = atomics_a_mask_sizeOH_6[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_20 = ~atomics_a_mask_bit_20;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_90 = atomics_a_mask_eq_86 & atomics_a_mask_nbit_20;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_90 =
    atomics_a_mask_acc_86 | atomics_a_mask_size_20 & atomics_a_mask_eq_90;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_91 = atomics_a_mask_eq_86 & atomics_a_mask_bit_20;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_91 =
    atomics_a_mask_acc_86 | atomics_a_mask_size_20 & atomics_a_mask_eq_91;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_92 = atomics_a_mask_eq_87 & atomics_a_mask_nbit_20;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_92 =
    atomics_a_mask_acc_87 | atomics_a_mask_size_20 & atomics_a_mask_eq_92;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_93 = atomics_a_mask_eq_87 & atomics_a_mask_bit_20;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_93 =
    atomics_a_mask_acc_87 | atomics_a_mask_size_20 & atomics_a_mask_eq_93;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_94 = atomics_a_mask_eq_88 & atomics_a_mask_nbit_20;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_94 =
    atomics_a_mask_acc_88 | atomics_a_mask_size_20 & atomics_a_mask_eq_94;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_95 = atomics_a_mask_eq_88 & atomics_a_mask_bit_20;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_95 =
    atomics_a_mask_acc_88 | atomics_a_mask_size_20 & atomics_a_mask_eq_95;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_96 = atomics_a_mask_eq_89 & atomics_a_mask_nbit_20;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_96 =
    atomics_a_mask_acc_89 | atomics_a_mask_size_20 & atomics_a_mask_eq_96;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_97 = atomics_a_mask_eq_89 & atomics_a_mask_bit_20;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_97 =
    atomics_a_mask_acc_89 | atomics_a_mask_size_20 & atomics_a_mask_eq_97;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]       atomics_a_mask_lo_lo_6 =
    {atomics_a_mask_acc_91, atomics_a_mask_acc_90};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_lo_hi_6 =
    {atomics_a_mask_acc_93, atomics_a_mask_acc_92};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_lo_6 = {atomics_a_mask_lo_hi_6, atomics_a_mask_lo_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       atomics_a_mask_hi_lo_6 =
    {atomics_a_mask_acc_95, atomics_a_mask_acc_94};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_hi_hi_6 =
    {atomics_a_mask_acc_97, atomics_a_mask_acc_96};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_hi_6 = {atomics_a_mask_hi_hi_6, atomics_a_mask_hi_lo_6};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]       atomics_a_6_mask = {atomics_a_mask_hi_6, atomics_a_mask_lo_6};	// src/main/scala/tilelink/Edges.scala:508:17, src/main/scala/util/Misc.scala:222:10
  wire             atomics_legal_7 =
    ~(|_GEN_132) | ~(|_GEN_133) | ~(|_GEN_127) | tl_out_a_bits_legal;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Parameters.scala:672:42, :673:26
  wire [3:0]       _atomics_a_mask_sizeOH_T_22 =
    4'h1 << atomics_a_mask_sizeOH_shiftAmount_7;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]       atomics_a_mask_sizeOH_7 = {_atomics_a_mask_sizeOH_T_22[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/util/Misc.scala:202:81
  wire             atomics_a_mask_size_21 = atomics_a_mask_sizeOH_7[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_eq_99 = atomics_a_mask_bit_21;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_nbit_21 = ~atomics_a_mask_bit_21;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_98 = atomics_a_mask_nbit_21;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_98 =
    (&s2_req_size) | atomics_a_mask_size_21 & atomics_a_mask_eq_98;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_acc_99 =
    (&s2_req_size) | atomics_a_mask_size_21 & atomics_a_mask_eq_99;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_22 = atomics_a_mask_sizeOH_7[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_22 = ~atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_100 = atomics_a_mask_eq_98 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_100 =
    atomics_a_mask_acc_98 | atomics_a_mask_size_22 & atomics_a_mask_eq_100;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_101 = atomics_a_mask_eq_98 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_101 =
    atomics_a_mask_acc_98 | atomics_a_mask_size_22 & atomics_a_mask_eq_101;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_102 = atomics_a_mask_eq_99 & atomics_a_mask_nbit_22;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_102 =
    atomics_a_mask_acc_99 | atomics_a_mask_size_22 & atomics_a_mask_eq_102;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_103 = atomics_a_mask_eq_99 & atomics_a_mask_bit_22;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_103 =
    atomics_a_mask_acc_99 | atomics_a_mask_size_22 & atomics_a_mask_eq_103;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_23 = atomics_a_mask_sizeOH_7[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_23 = ~atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_104 = atomics_a_mask_eq_100 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_104 =
    atomics_a_mask_acc_100 | atomics_a_mask_size_23 & atomics_a_mask_eq_104;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_105 = atomics_a_mask_eq_100 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_105 =
    atomics_a_mask_acc_100 | atomics_a_mask_size_23 & atomics_a_mask_eq_105;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_106 = atomics_a_mask_eq_101 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_106 =
    atomics_a_mask_acc_101 | atomics_a_mask_size_23 & atomics_a_mask_eq_106;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_107 = atomics_a_mask_eq_101 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_107 =
    atomics_a_mask_acc_101 | atomics_a_mask_size_23 & atomics_a_mask_eq_107;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_108 = atomics_a_mask_eq_102 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_108 =
    atomics_a_mask_acc_102 | atomics_a_mask_size_23 & atomics_a_mask_eq_108;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_109 = atomics_a_mask_eq_102 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_109 =
    atomics_a_mask_acc_102 | atomics_a_mask_size_23 & atomics_a_mask_eq_109;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_110 = atomics_a_mask_eq_103 & atomics_a_mask_nbit_23;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_110 =
    atomics_a_mask_acc_103 | atomics_a_mask_size_23 & atomics_a_mask_eq_110;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_111 = atomics_a_mask_eq_103 & atomics_a_mask_bit_23;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_111 =
    atomics_a_mask_acc_103 | atomics_a_mask_size_23 & atomics_a_mask_eq_111;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]       atomics_a_mask_lo_lo_7 =
    {atomics_a_mask_acc_105, atomics_a_mask_acc_104};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_lo_hi_7 =
    {atomics_a_mask_acc_107, atomics_a_mask_acc_106};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_lo_7 = {atomics_a_mask_lo_hi_7, atomics_a_mask_lo_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       atomics_a_mask_hi_lo_7 =
    {atomics_a_mask_acc_109, atomics_a_mask_acc_108};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_hi_hi_7 =
    {atomics_a_mask_acc_111, atomics_a_mask_acc_110};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_hi_7 = {atomics_a_mask_hi_hi_7, atomics_a_mask_hi_lo_7};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]       atomics_a_7_mask = {atomics_a_mask_hi_7, atomics_a_mask_lo_7};	// src/main/scala/tilelink/Edges.scala:508:17, src/main/scala/util/Misc.scala:222:10
  wire             atomics_legal_8 =
    ~(|_GEN_132) | ~(|_GEN_133) | ~(|_GEN_127) | tl_out_a_bits_legal;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Parameters.scala:672:42, :673:26
  wire [3:0]       _atomics_a_mask_sizeOH_T_25 =
    4'h1 << atomics_a_mask_sizeOH_shiftAmount_8;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [2:0]       atomics_a_mask_sizeOH_8 = {_atomics_a_mask_sizeOH_T_25[2:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/util/Misc.scala:202:81
  wire             atomics_a_mask_size_24 = atomics_a_mask_sizeOH_8[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_eq_113 = atomics_a_mask_bit_24;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_nbit_24 = ~atomics_a_mask_bit_24;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_112 = atomics_a_mask_nbit_24;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_112 =
    (&s2_req_size) | atomics_a_mask_size_24 & atomics_a_mask_eq_112;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_acc_113 =
    (&s2_req_size) | atomics_a_mask_size_24 & atomics_a_mask_eq_113;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_25 = atomics_a_mask_sizeOH_8[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_25 = ~atomics_a_mask_bit_25;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_114 = atomics_a_mask_eq_112 & atomics_a_mask_nbit_25;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_114 =
    atomics_a_mask_acc_112 | atomics_a_mask_size_25 & atomics_a_mask_eq_114;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_115 = atomics_a_mask_eq_112 & atomics_a_mask_bit_25;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_115 =
    atomics_a_mask_acc_112 | atomics_a_mask_size_25 & atomics_a_mask_eq_115;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_116 = atomics_a_mask_eq_113 & atomics_a_mask_nbit_25;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_116 =
    atomics_a_mask_acc_113 | atomics_a_mask_size_25 & atomics_a_mask_eq_116;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_117 = atomics_a_mask_eq_113 & atomics_a_mask_bit_25;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_117 =
    atomics_a_mask_acc_113 | atomics_a_mask_size_25 & atomics_a_mask_eq_117;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_size_26 = atomics_a_mask_sizeOH_8[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             atomics_a_mask_nbit_26 = ~atomics_a_mask_bit_26;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             atomics_a_mask_eq_118 = atomics_a_mask_eq_114 & atomics_a_mask_nbit_26;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_118 =
    atomics_a_mask_acc_114 | atomics_a_mask_size_26 & atomics_a_mask_eq_118;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_119 = atomics_a_mask_eq_114 & atomics_a_mask_bit_26;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_119 =
    atomics_a_mask_acc_114 | atomics_a_mask_size_26 & atomics_a_mask_eq_119;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_120 = atomics_a_mask_eq_115 & atomics_a_mask_nbit_26;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_120 =
    atomics_a_mask_acc_115 | atomics_a_mask_size_26 & atomics_a_mask_eq_120;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_121 = atomics_a_mask_eq_115 & atomics_a_mask_bit_26;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_121 =
    atomics_a_mask_acc_115 | atomics_a_mask_size_26 & atomics_a_mask_eq_121;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_122 = atomics_a_mask_eq_116 & atomics_a_mask_nbit_26;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_122 =
    atomics_a_mask_acc_116 | atomics_a_mask_size_26 & atomics_a_mask_eq_122;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_123 = atomics_a_mask_eq_116 & atomics_a_mask_bit_26;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_123 =
    atomics_a_mask_acc_116 | atomics_a_mask_size_26 & atomics_a_mask_eq_123;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_124 = atomics_a_mask_eq_117 & atomics_a_mask_nbit_26;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             atomics_a_mask_acc_124 =
    atomics_a_mask_acc_117 | atomics_a_mask_size_26 & atomics_a_mask_eq_124;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             atomics_a_mask_eq_125 = atomics_a_mask_eq_117 & atomics_a_mask_bit_26;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             atomics_a_mask_acc_125 =
    atomics_a_mask_acc_117 | atomics_a_mask_size_26 & atomics_a_mask_eq_125;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]       atomics_a_mask_lo_lo_8 =
    {atomics_a_mask_acc_119, atomics_a_mask_acc_118};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_lo_hi_8 =
    {atomics_a_mask_acc_121, atomics_a_mask_acc_120};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_lo_8 = {atomics_a_mask_lo_hi_8, atomics_a_mask_lo_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       atomics_a_mask_hi_lo_8 =
    {atomics_a_mask_acc_123, atomics_a_mask_acc_122};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       atomics_a_mask_hi_hi_8 =
    {atomics_a_mask_acc_125, atomics_a_mask_acc_124};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       atomics_a_mask_hi_8 = {atomics_a_mask_hi_hi_8, atomics_a_mask_hi_lo_8};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]       atomics_a_8_mask = {atomics_a_mask_hi_8, atomics_a_mask_lo_8};	// src/main/scala/tilelink/Edges.scala:508:17, src/main/scala/util/Misc.scala:222:10
  wire [2:0]       atomics_opcode =
    _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_38
    | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_36
    | _metaArb_io_in_3_bits_data_c_cat_T_35
      ? 3'h2
      : _metaArb_io_in_3_bits_data_c_cat_T_31 | _metaArb_io_in_3_bits_data_c_cat_T_30
        | _metaArb_io_in_3_bits_data_c_cat_T_29 | _metaArb_io_in_3_bits_data_c_cat_T_28
          ? 3'h3
          : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/util/package.scala:16:47
  wire [2:0]       atomics_param =
    _metaArb_io_in_3_bits_data_c_cat_T_39
      ? 3'h3
      : _metaArb_io_in_3_bits_data_c_cat_T_38
          ? 3'h2
          : _metaArb_io_in_3_bits_data_c_cat_T_37
              ? 3'h1
              : _metaArb_io_in_3_bits_data_c_cat_T_36
                  ? 3'h0
                  : _metaArb_io_in_3_bits_data_c_cat_T_35
                      ? 3'h4
                      : _metaArb_io_in_3_bits_data_c_cat_T_31
                          ? 3'h2
                          : _metaArb_io_in_3_bits_data_c_cat_T_30
                              ? 3'h1
                              : _metaArb_io_in_3_bits_data_c_cat_T_29
                                | ~_metaArb_io_in_3_bits_data_c_cat_T_28
                                  ? 3'h0
                                  : 3'h3;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/util/package.scala:16:47
  wire [3:0]       atomics_size =
    _metaArb_io_in_3_bits_data_c_cat_T_39
      ? atomics_a_8_size
      : _metaArb_io_in_3_bits_data_c_cat_T_38
          ? atomics_a_7_size
          : _metaArb_io_in_3_bits_data_c_cat_T_37
              ? atomics_a_6_size
              : _metaArb_io_in_3_bits_data_c_cat_T_36
                  ? atomics_a_5_size
                  : _metaArb_io_in_3_bits_data_c_cat_T_35
                      ? atomics_a_4_size
                      : _metaArb_io_in_3_bits_data_c_cat_T_31
                          ? atomics_a_3_size
                          : _metaArb_io_in_3_bits_data_c_cat_T_30
                              ? atomics_a_2_size
                              : _metaArb_io_in_3_bits_data_c_cat_T_29
                                  ? atomics_a_1_size
                                  : _metaArb_io_in_3_bits_data_c_cat_T_28
                                      ? atomics_a_size
                                      : 4'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/tilelink/Edges.scala:508:17, :524:17, src/main/scala/util/package.scala:16:47
  wire             atomics_source =
    _metaArb_io_in_3_bits_data_c_cat_T_39
      ? atomics_a_8_source
      : _metaArb_io_in_3_bits_data_c_cat_T_38
          ? atomics_a_7_source
          : _metaArb_io_in_3_bits_data_c_cat_T_37
              ? atomics_a_6_source
              : _metaArb_io_in_3_bits_data_c_cat_T_36
                  ? atomics_a_5_source
                  : _metaArb_io_in_3_bits_data_c_cat_T_35
                      ? atomics_a_4_source
                      : _metaArb_io_in_3_bits_data_c_cat_T_31
                          ? atomics_a_3_source
                          : _metaArb_io_in_3_bits_data_c_cat_T_30
                              ? atomics_a_2_source
                              : _metaArb_io_in_3_bits_data_c_cat_T_29
                                  ? atomics_a_1_source
                                  : _metaArb_io_in_3_bits_data_c_cat_T_28
                                    & atomics_a_source;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/tilelink/Edges.scala:508:17, :524:17, src/main/scala/util/package.scala:16:47
  wire [31:0]      atomics_address =
    _metaArb_io_in_3_bits_data_c_cat_T_39
      ? atomics_a_8_address
      : _metaArb_io_in_3_bits_data_c_cat_T_38
          ? atomics_a_7_address
          : _metaArb_io_in_3_bits_data_c_cat_T_37
              ? atomics_a_6_address
              : _metaArb_io_in_3_bits_data_c_cat_T_36
                  ? atomics_a_5_address
                  : _metaArb_io_in_3_bits_data_c_cat_T_35
                      ? atomics_a_4_address
                      : _metaArb_io_in_3_bits_data_c_cat_T_31
                          ? atomics_a_3_address
                          : _metaArb_io_in_3_bits_data_c_cat_T_30
                              ? atomics_a_2_address
                              : _metaArb_io_in_3_bits_data_c_cat_T_29
                                  ? atomics_a_1_address
                                  : _metaArb_io_in_3_bits_data_c_cat_T_28
                                      ? atomics_a_address
                                      : 32'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/tilelink/Edges.scala:508:17, :524:17, src/main/scala/util/package.scala:16:47
  wire [7:0]       atomics_mask =
    _metaArb_io_in_3_bits_data_c_cat_T_39
      ? atomics_a_8_mask
      : _metaArb_io_in_3_bits_data_c_cat_T_38
          ? atomics_a_7_mask
          : _metaArb_io_in_3_bits_data_c_cat_T_37
              ? atomics_a_6_mask
              : _metaArb_io_in_3_bits_data_c_cat_T_36
                  ? atomics_a_5_mask
                  : _metaArb_io_in_3_bits_data_c_cat_T_35
                      ? atomics_a_4_mask
                      : _metaArb_io_in_3_bits_data_c_cat_T_31
                          ? atomics_a_3_mask
                          : _metaArb_io_in_3_bits_data_c_cat_T_30
                              ? atomics_a_2_mask
                              : _metaArb_io_in_3_bits_data_c_cat_T_29
                                  ? atomics_a_1_mask
                                  : _metaArb_io_in_3_bits_data_c_cat_T_28
                                      ? atomics_a_mask
                                      : 8'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/tilelink/Edges.scala:508:17, :524:17, src/main/scala/util/package.scala:16:47
  wire [63:0]      atomics_data =
    _metaArb_io_in_3_bits_data_c_cat_T_39
      ? atomics_a_8_data
      : _metaArb_io_in_3_bits_data_c_cat_T_38
          ? atomics_a_7_data
          : _metaArb_io_in_3_bits_data_c_cat_T_37
              ? atomics_a_6_data
              : _metaArb_io_in_3_bits_data_c_cat_T_36
                  ? atomics_a_5_data
                  : _metaArb_io_in_3_bits_data_c_cat_T_35
                      ? atomics_a_4_data
                      : _metaArb_io_in_3_bits_data_c_cat_T_31
                          ? atomics_a_3_data
                          : _metaArb_io_in_3_bits_data_c_cat_T_30
                              ? atomics_a_2_data
                              : _metaArb_io_in_3_bits_data_c_cat_T_29
                                  ? atomics_a_1_data
                                  : _metaArb_io_in_3_bits_data_c_cat_T_28
                                      ? atomics_a_data
                                      : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/tilelink/Edges.scala:508:17, :524:17, src/main/scala/util/package.scala:16:47
  assign tl_out_a_valid =
    s2_valid_uncached_pending | s2_valid_cached_miss
    & ~(release_ack_wait & (s2_req_addr[20:6] ^ release_ack_addr[20:6]) == 15'h0)
    & ~s2_victim_dirty;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:136:22, :203:33, :204:29, :316:19, :402:60, :407:64, :581:32, :582:29, :583:{8,27,43,118,127}, :584:91, src/main/scala/util/Misc.scala:38:9
  wire [31:0]      tl_out_a_bits_a_address = {s2_req_addr[31:6], 6'h0};	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/tilelink/Edges.scala:347:17
  wire [2:0]       tl_out_a_bits_a_param = {1'h0, s2_grow_param};	// src/main/scala/tilelink/Edges.scala:347:17, :350:15, src/main/scala/util/Misc.scala:35:36
  wire             tl_out_a_bits_a_mask_eq_1 = tl_out_a_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             tl_out_a_bits_a_mask_nbit = ~tl_out_a_bits_a_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             tl_out_a_bits_a_mask_eq = tl_out_a_bits_a_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             tl_out_a_bits_a_mask_nbit_1 = ~tl_out_a_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             tl_out_a_bits_a_mask_eq_2 =
    tl_out_a_bits_a_mask_eq & tl_out_a_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             tl_out_a_bits_a_mask_eq_3 =
    tl_out_a_bits_a_mask_eq & tl_out_a_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             tl_out_a_bits_a_mask_eq_4 =
    tl_out_a_bits_a_mask_eq_1 & tl_out_a_bits_a_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             tl_out_a_bits_a_mask_eq_5 =
    tl_out_a_bits_a_mask_eq_1 & tl_out_a_bits_a_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             tl_out_a_bits_a_mask_nbit_2 = ~tl_out_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             tl_out_a_bits_a_mask_eq_6 =
    tl_out_a_bits_a_mask_eq_2 & tl_out_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             tl_out_a_bits_a_mask_eq_7 =
    tl_out_a_bits_a_mask_eq_2 & tl_out_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             tl_out_a_bits_a_mask_eq_8 =
    tl_out_a_bits_a_mask_eq_3 & tl_out_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             tl_out_a_bits_a_mask_eq_9 =
    tl_out_a_bits_a_mask_eq_3 & tl_out_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             tl_out_a_bits_a_mask_eq_10 =
    tl_out_a_bits_a_mask_eq_4 & tl_out_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             tl_out_a_bits_a_mask_eq_11 =
    tl_out_a_bits_a_mask_eq_4 & tl_out_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             tl_out_a_bits_a_mask_eq_12 =
    tl_out_a_bits_a_mask_eq_5 & tl_out_a_bits_a_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             tl_out_a_bits_a_mask_eq_13 =
    tl_out_a_bits_a_mask_eq_5 & tl_out_a_bits_a_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  assign tl_out_a_bits_opcode =
    s2_uncached
      ? (s2_write
           ? (_metaArb_io_in_3_bits_data_c_cat_T_24
                ? 3'h1
                : s2_read ? atomics_opcode : 3'h0)
           : 3'h4)
      : 3'h6;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:85:68, :86:{49,76}, src/main/scala/rocket/DCache.scala:136:22, :401:39, :585:23, :586:8, :587:8, :588:8
  assign tl_out_a_bits_param =
    s2_uncached
      ? (~s2_write | _metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read
           ? 3'h0
           : atomics_param)
      : tl_out_a_bits_a_param;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:85:68, :86:{49,76}, src/main/scala/rocket/DCache.scala:136:22, :401:39, :585:23, :586:{8,9}, :587:8, :588:{8,9}, src/main/scala/tilelink/Edges.scala:347:17
  assign tl_out_a_bits_size =
    s2_uncached
      ? (s2_write
           ? (_metaArb_io_in_3_bits_data_c_cat_T_24
                ? putpartial_size
                : s2_read ? atomics_size : put_size)
           : get_size)
      : 4'h6;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:85:68, :86:{49,76}, src/main/scala/rocket/DCache.scala:136:22, :401:39, :585:23, :586:8, :587:8, :588:8, src/main/scala/tilelink/Edges.scala:454:17, :473:17, :492:17
  assign tl_out_a_bits_source =
    s2_uncached
    & (s2_write
         ? (_metaArb_io_in_3_bits_data_c_cat_T_24
              ? putpartial_source
              : s2_read ? atomics_source : put_source)
         : get_source);	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:85:68, :86:{49,76}, src/main/scala/rocket/DCache.scala:136:22, :401:39, :585:23, :586:8, :587:8, :588:8, src/main/scala/tilelink/Edges.scala:454:17, :473:17, :492:17
  assign tl_out_a_bits_address =
    s2_uncached
      ? (s2_write
           ? (_metaArb_io_in_3_bits_data_c_cat_T_24
                ? putpartial_address
                : s2_read ? atomics_address : put_address)
           : get_address)
      : tl_out_a_bits_a_address;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:85:68, :86:{49,76}, src/main/scala/rocket/DCache.scala:136:22, :401:39, :585:23, :586:8, :587:8, :588:8, src/main/scala/tilelink/Edges.scala:347:17, :454:17, :473:17, :492:17
  assign tl_out_a_bits_mask =
    s2_uncached
      ? (s2_write
           ? (_metaArb_io_in_3_bits_data_c_cat_T_24
                ? putpartial_mask
                : s2_read ? atomics_mask : put_mask)
           : get_mask)
      : 8'hFF;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:85:68, :86:{49,76}, src/main/scala/rocket/DCache.scala:136:22, :401:39, :585:23, :586:8, :587:8, :588:8, src/main/scala/tilelink/Edges.scala:454:17, :473:17, :492:17
  assign tl_out_a_bits_data =
    s2_uncached & s2_write
      ? (_metaArb_io_in_3_bits_data_c_cat_T_24
           ? putpartial_data
           : s2_read ? atomics_data : put_data)
      : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:85:68, :86:{49,76}, src/main/scala/rocket/DCache.scala:136:22, :401:39, :585:23, :586:8, :587:8, :588:8, src/main/scala/tilelink/Edges.scala:473:17, :492:17
  wire             a_sel = a_sel_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/DCache.scala:607:66
  wire             _io_cpu_perf_acquire_T = tl_out_a_ready & tl_out_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:136:22
  wire             _io_errors_bus_valid_T = nodeOut_d_ready & nodeOut_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [26:0]      _beats1_decode_T_1 = 27'hFFF << nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:235:71
  wire [8:0]       beats1_decode = ~(_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire             beats1_opdata = nodeOut_d_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:107:36
  wire [8:0]       beats1 = beats1_opdata ? beats1_decode : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  reg  [8:0]       counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [8:0]       counter1 = counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire             d_first = counter == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire             d_last = counter == 9'h1 | beats1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire             d_done = d_last & _io_errors_bus_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [8:0]       count = beats1 & ~counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [11:0]      d_address_inc = {count, 3'h0};	// src/main/scala/tilelink/Edges.scala:235:25, :270:29
  wire             grantIsUncachedData = nodeOut_d_bits_opcode == 3'h1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:16:47
  wire             grantIsUncached =
    grantIsUncachedData | nodeOut_d_bits_opcode == 3'h0 | nodeOut_d_bits_opcode == 3'h2;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:16:47, :73:59
  wire [31:0]      tl_d_data_encoded_lo_1 =
    {tl_d_data_encoded_lo_hi_1, tl_d_data_encoded_lo_lo_1};	// src/main/scala/util/package.scala:37:27
  wire [31:0]      tl_d_data_encoded_hi_1 =
    {tl_d_data_encoded_hi_hi_1, tl_d_data_encoded_hi_lo_1};	// src/main/scala/util/package.scala:37:27
  assign tl_d_data_encoded = {tl_d_data_encoded_hi_1, tl_d_data_encoded_lo_1};	// src/main/scala/rocket/DCache.scala:301:31, src/main/scala/util/package.scala:37:27
  wire             grantIsRefill = nodeOut_d_bits_opcode == 3'h5;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:643:29, src/main/scala/util/package.scala:16:47
  wire             grantIsCached = nodeOut_d_bits_opcode == 3'h4 | grantIsRefill;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:643:29, src/main/scala/util/package.scala:16:47, :73:59
  wire             grantIsVoluntary = nodeOut_d_bits_opcode == 3'h6;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:642:32
  reg              grantInProgress;	// src/main/scala/rocket/DCache.scala:644:32
  reg  [2:0]       blockProbeAfterGrantCount;	// src/main/scala/rocket/DCache.scala:645:42
  wire             _metaArb_io_in_4_valid_T = release_state == 4'h6;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
  wire             _nodeOut_c_valid_T_1 = release_state == 4'h9;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
  wire             canAcceptCachedGrant =
    ~(_canAcceptCachedGrant_T | _metaArb_io_in_4_valid_T | _nodeOut_c_valid_T_1);	// src/main/scala/rocket/DCache.scala:647:30, src/main/scala/util/package.scala:16:47, :73:59
  wire             uncachedRespIdxOH = uncachedRespIdxOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket/DCache.scala:649:90
  wire             _GEN_134 = _io_errors_bus_valid_T & grantIsCached;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:652:26, src/main/scala/util/package.scala:73:59
  wire             replace = _GEN_134 & d_last;	// src/main/scala/rocket/DCache.scala:651:24, :652:26, :655:20, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/Replacement.scala:37:29, :38:11
  wire             _GEN_135 = uncachedRespIdxOH & d_last;	// src/main/scala/rocket/DCache.scala:649:90, :663:17, src/main/scala/tilelink/Edges.scala:233:33
  wire [4:0]       s1_data_way =
    ~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & grantIsUncachedData)
      ? {1'h0, inWriteback ? releaseWay : s1_hit_way}
      : 5'h10;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:209:24, :300:{32,61}, :608:24, :651:24, :652:26, :661:35, :668:34, :671:25, src/main/scala/util/package.scala:16:47, :37:27, :73:59
  wire [31:0]      s2_req_addr_dontCareBits = {s1_paddr[31:3], 3'h0};	// src/main/scala/rocket/DCache.scala:275:21, :678:{41,55}
  assign nodeOut_e_bits_sink = nodeOut_e_bits_e_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:445:17
  wire             _GEN_136 = grantIsRefill & ~dataArb_io_in_1_ready;	// src/main/scala/rocket/DCache.scala:643:29, :699:{23,26}
  assign nodeOut_e_valid =
    ~_GEN_136 & nodeOut_d_valid & d_first & grantIsCached & canAcceptCachedGrant;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:647:30, :691:{18,36,47,64}, :699:{23,51}, :700:20, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:73:59
  assign dataArb_io_in_1_bits_addr = {s2_vaddr[11:6], 6'h0} | d_address_inc;	// src/main/scala/rocket/DCache.scala:328:21, :705:67, src/main/scala/tilelink/Edges.scala:270:29
  assign metaArb_io_in_3_valid = grantIsCached & d_done & ~nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:718:{43,53,56}, src/main/scala/tilelink/Edges.scala:234:22, src/main/scala/util/package.scala:73:59
  assign metaArb_io_in_3_bits_addr = {io_cpu_req_bits_addr_0[42:12], s2_vaddr[11:0]};	// src/main/scala/rocket/DCache.scala:222:89, :328:21, :443:80, :722:36
  wire [1:0]       metaArb_io_in_3_bits_data_c =
    {_metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc
       | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
       | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
       | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
       | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
       | _metaArb_io_in_3_bits_data_c_cat_T_39,
     _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc
       | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
       | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
       | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
       | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
       | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_46
       | s2_lr};	// src/main/scala/rocket/Consts.scala:83:44, :86:{32,42,49,59,76}, :87:{47,54,64}, src/main/scala/rocket/DCache.scala:447:56, :448:56, src/main/scala/tilelink/Metadata.scala:29:18, src/main/scala/util/package.scala:16:47, :73:59
  wire [3:0]       _metaArb_io_in_3_bits_data_T_1 =
    {metaArb_io_in_3_bits_data_c, nodeOut_d_bits_param};	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Metadata.scala:29:18, :84:18
  wire [1:0]       metaArb_io_in_3_bits_data_meta_state =
    _metaArb_io_in_3_bits_data_T_1 == 4'hC
      ? 2'h3
      : _metaArb_io_in_3_bits_data_T_1 == 4'h4 | _metaArb_io_in_3_bits_data_T_1 == 4'h0
          ? 2'h2
          : {1'h0, _metaArb_io_in_3_bits_data_T_1 == 4'h1};	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/tilelink/Metadata.scala:84:18, :160:20
  wire [1:0]       metaArb_io_in_3_bits_data_meta_1_coh_state =
    metaArb_io_in_3_bits_data_meta_state;	// src/main/scala/rocket/HellaCache.scala:299:20, src/main/scala/tilelink/Metadata.scala:160:20
  assign metaArb_io_in_3_bits_data =
    {metaArb_io_in_3_bits_data_meta_1_coh_state, metaArb_io_in_3_bits_data_meta_1_tag};	// src/main/scala/rocket/DCache.scala:723:134, src/main/scala/rocket/HellaCache.scala:299:20
  reg              blockUncachedGrant;	// src/main/scala/rocket/DCache.scala:727:33
  wire             _GEN_137 = grantIsUncachedData & (blockUncachedGrant | s1_valid);	// src/main/scala/rocket/DCache.scala:159:25, :727:33, :729:{31,54}, src/main/scala/util/package.scala:16:47
  assign nodeOut_d_ready =
    ~(_GEN_137 | _GEN_136)
    & (~grantIsCached | (~d_first | nodeOut_e_ready) & canAcceptCachedGrant);	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:647:30, :648:{18,24,41,50,69}, :699:{23,51}, :701:20, :729:{31,68}, :730:22, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:73:59
  wire             io_cpu_req_ready_0 =
    _GEN_137
      ? ~(nodeOut_d_valid | _GEN_104 | ~metaArb_io_in_7_ready | _GEN_103)
        & _io_cpu_req_ready_T_4
      : ~(_GEN_104 | ~metaArb_io_in_7_ready | _GEN_103) & _io_cpu_req_ready_T_4;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:172:9, :210:{20,51,73}, :235:{33,45,64}, :244:{34,53}, :252:{27,53,79,98}, :729:{31,68}, :732:29, :733:26
  wire             _GEN_138 = _GEN_137 & nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:698:26, :729:{31,68}, :732:29, :734:32
  assign dataArb_io_in_1_valid =
    _GEN_138 | nodeOut_d_valid & grantIsRefill & canAcceptCachedGrant;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:643:29, :647:30, :698:{26,44,61}, :729:68, :732:29, :734:32
  assign dataArb_io_in_1_bits_write = ~_GEN_137 | ~nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:704:33, :729:{31,68}, :732:29, :735:37
  wire             block_probe_for_core_progress =
    (|blockProbeAfterGrantCount) | lrscValid;	// src/main/scala/rocket/DCache.scala:450:29, :645:42, :646:35, :743:71
  wire             block_probe_for_pending_release_ack =
    release_ack_wait & (nodeOut_b_bits_address[20:6] ^ release_ack_addr[20:6]) == 15'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:203:33, :204:29, :744:{62,88,163}
  wire             block_probe_for_ordering =
    releaseInFlight | block_probe_for_pending_release_ack | grantInProgress;	// src/main/scala/rocket/DCache.scala:311:46, :644:32, :744:62, :745:{50,89}
  assign nodeOut_b_ready =
    metaArb_io_in_6_ready
    & ~(block_probe_for_core_progress | block_probe_for_ordering | s1_valid | s2_valid);	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:159:25, :308:25, :743:71, :745:89, :747:{44,47,79,107,119}
  wire [1:0]       s1_victim_way = lfsr[1:0];	// src/main/scala/chisel3/util/random/PRNG.scala:95:17, src/main/scala/rocket/DCache.scala:276:27, src/main/scala/util/package.scala:155:13
  wire             _io_cpu_perf_release_T = nodeOut_c_ready & nodeOut_c_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [26:0]      _GEN_139 = {23'h0, nodeOut_c_bits_size};	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/package.scala:235:71
  wire [26:0]      _beats1_decode_T_5 = 27'hFFF << _GEN_139;	// src/main/scala/util/package.scala:235:71
  wire [8:0]       beats1_decode_1 = ~(_beats1_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire             beats1_opdata_1 = nodeOut_c_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:103:36
  wire             io_cpu_perf_release_beats1_opdata = nodeOut_c_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:103:36
  wire [8:0]       beats1_1 = beats1_opdata_1 ? beats1_decode_1 : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  reg  [8:0]       counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [8:0]       counter1_1 = counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire             c_first = counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire             c_last = counter_1 == 9'h1 | beats1_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire             releaseDone = c_last & _io_cpu_perf_release_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire [8:0]       c_count = beats1_1 & ~counter1_1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  reg              s1_release_data_valid;	// src/main/scala/rocket/DCache.scala:778:38
  reg              s2_release_data_valid;	// src/main/scala/rocket/DCache.scala:779:38
  wire             releaseRejected = s2_release_data_valid & ~_io_cpu_perf_release_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:777:29, :779:38, :780:{44,47}
  wire [9:0]       releaseDataBeat =
    {1'h0, c_count}
    + {8'h0,
       releaseRejected
         ? 2'h0
         : {1'h0, s1_release_data_valid} + {1'h0, s2_release_data_valid}};	// src/main/scala/rocket/DCache.scala:777:29, :778:38, :779:38, :781:{43,48,93}, src/main/scala/tilelink/Edges.scala:235:25
  wire [1:0]       metaArb_io_in_4_bits_data_meta_coh_state = newCoh_state;	// src/main/scala/rocket/DCache.scala:789:27, src/main/scala/rocket/HellaCache.scala:299:20
  wire             discard_line = s2_valid_flush_line & s2_req_size[1];	// src/main/scala/rocket/DCache.scala:316:19, :396:75, :795:{46,60,64}
  wire [31:0]      probe_bits_res_address = {s2_victim_tag, s2_req_addr[11:6], 6'h0};	// src/main/scala/rocket/DCache.scala:316:19, :410:26, :799:{76,96}, :1178:19
  wire             probeNack = s2_prb_ack_data | (|s2_probe_state_state) | ~releaseDone;	// src/main/scala/rocket/DCache.scala:361:33, :802:34, :803:28, :805:36, :807:45, :813:{19,22}, src/main/scala/tilelink/Edges.scala:234:22, src/main/scala/tilelink/Metadata.scala:50:45, src/main/scala/util/Misc.scala:38:9
  assign s1_nack =
    s2_probe
      ? probeNack | _GEN_121 | _GEN_120 | _GEN_105
      : _GEN_121 | _GEN_120 | _GEN_105;	// src/main/scala/rocket/DCache.scala:162:28, :253:{39,58,79}, :265:{75,85}, :310:25, :423:{24,82,92}, :548:{18,36,46}, :801:21, :802:34, :816:{24,34}
  wire             _GEN_140 = release_state == 4'h4;	// src/main/scala/rocket/DCache.scala:205:30, :818:25
  assign metaArb_io_in_6_valid =
    _GEN_140 | nodeOut_b_valid & (~block_probe_for_core_progress | lrscBackingOff);	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:451:40, :743:71, :746:{26,44,48,79}, :818:{25,44}, :819:30
  assign metaArb_io_in_6_bits_idx =
    _GEN_140 ? metaArb_io_in_4_bits_idx : nodeOut_b_bits_address[11:6];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:749:29, :818:{25,44}, :820:33, :1176:47
  assign metaArb_io_in_6_bits_addr =
    {io_cpu_req_bits_addr_0[42:32],
     _GEN_140 ? probe_bits_address : nodeOut_b_bits_address};	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29, :750:{30,36,58}, :818:{25,44}, :821:{34,40}
  wire             _GEN_141 = release_state == 4'h5;	// src/main/scala/rocket/DCache.scala:205:30, :827:25
  wire             _GEN_142 = release_state == 4'h3;	// src/main/scala/rocket/DCache.scala:205:30, :831:25
  assign nodeOut_c_valid =
    _GEN_142 | _GEN_141 | s2_probe & ~s2_prb_ack_data | s2_release_data_valid
    & ~(c_first & release_ack_wait);	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:203:33, :310:25, :779:38, :787:{18,117,120,130}, :801:21, :803:28, :805:36, :807:45, :827:{25,47}, :828:22, :831:{25,48}, :832:22, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/Misc.scala:38:9
  wire             _GEN_143 =
    _GEN_142 | ~(~s2_probe | s2_prb_ack_data | ~(|s2_probe_state_state));	// src/main/scala/rocket/DCache.scala:310:25, :361:33, :788:17, :801:21, :803:28, :805:36, :807:45, :831:{25,48}, :833:21, src/main/scala/tilelink/Metadata.scala:50:45, src/main/scala/util/Misc.scala:38:9
  wire             _GEN_144 =
    _canAcceptCachedGrant_T | _metaArb_io_in_4_valid_T | _nodeOut_c_valid_T_1;	// src/main/scala/util/package.scala:16:47, :73:59
  assign nodeOut_c_bits_opcode =
    _GEN_144 ? {2'h3, ~_nodeOut_c_valid_T_1} : {2'h2, _inWriteback_T_1};	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:831:48, :836:48, :837:21, :840:102, :841:52, :842:23, :847:23, src/main/scala/util/package.scala:16:47, :73:59
  assign nodeOut_c_bits_param =
    _GEN_144
      ? (_nodeOut_c_valid_T_1 ? nodeOut_c_bits_c_param : nodeOut_c_bits_c_1_param)
      : _inWriteback_T_1
          ? dirtyReleaseMessage_param
          : _GEN_143 ? cleanReleaseMessage_param : 3'h5;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:801:21, :831:48, :833:21, :836:48, :837:21, :840:102, :841:52, :842:23, :847:23, src/main/scala/tilelink/Edges.scala:378:17, :393:17, :412:17, :428:17, src/main/scala/util/package.scala:16:47, :73:59
  assign nodeOut_c_bits_size =
    _GEN_144
      ? 4'h6
      : _inWriteback_T_1
          ? dirtyReleaseMessage_size
          : _GEN_143 ? cleanReleaseMessage_size : nackResponseMessage_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:801:21, :831:48, :833:21, :836:48, :837:21, :840:102, :841:52, src/main/scala/tilelink/Edges.scala:412:17, :428:17, src/main/scala/util/package.scala:16:47, :73:59
  assign newCoh_state = _GEN_144 ? voluntaryNewCoh_state : probeNewCoh_state;	// src/main/scala/rocket/DCache.scala:789:27, :840:102, :853:14, src/main/scala/tilelink/Metadata.scala:160:20, src/main/scala/util/package.scala:73:59
  assign releaseWay = _GEN_144 ? s2_victim_or_hit_way : s2_probe_way;	// src/main/scala/rocket/DCache.scala:209:24, :360:31, :409:33, :790:14, :840:102, :854:18, src/main/scala/util/package.scala:73:59
  assign dataArb_io_in_2_valid = inWriteback & releaseDataBeat < 10'h8;	// src/main/scala/rocket/DCache.scala:781:43, :877:{41,60}, src/main/scala/util/package.scala:73:59
  assign dataArb_io_in_2_bits_addr =
    {metaArb_io_in_4_bits_idx, releaseDataBeat[2:0], 3'h0};	// src/main/scala/rocket/DCache.scala:781:43, :880:{72,90}
  assign metaArb_io_in_4_valid = _metaArb_io_in_4_valid_T | release_state == 4'h7;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47, :73:59
  assign metaArb_io_in_4_bits_addr =
    {io_cpu_req_bits_addr_0[42:12], probe_bits_address[11:0]};	// src/main/scala/rocket/DCache.scala:161:29, :222:89, :889:{36,90}
  wire [19:0]      metaArb_io_in_4_bits_data_meta_tag = nodeOut_c_bits_address[31:12];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:890:78, src/main/scala/rocket/HellaCache.scala:299:20
  wire [21:0]      metaArb_io_in_7_bits_data_0 =
    {metaArb_io_in_4_bits_data_meta_coh_state, metaArb_io_in_4_bits_data_meta_tag};	// src/main/scala/rocket/DCache.scala:890:97, src/main/scala/rocket/HellaCache.scala:299:20
  assign metaArb_io_in_4_bits_data = metaArb_io_in_7_bits_data_0;	// src/main/scala/rocket/DCache.scala:890:97
  wire [21:0]      metaArb_io_in_5_bits_data;
  assign metaArb_io_in_5_bits_data = metaArb_io_in_7_bits_data_0;	// src/main/scala/rocket/DCache.scala:890:97
  assign metaArb_io_in_6_bits_data = metaArb_io_in_7_bits_data_0;	// src/main/scala/rocket/DCache.scala:890:97
  assign metaArb_io_in_7_bits_data = metaArb_io_in_7_bits_data_0;	// src/main/scala/rocket/DCache.scala:890:97
  wire             io_cpu_s2_uncached_0 = s2_uncached & ~s2_hit;	// src/main/scala/rocket/DCache.scala:400:76, :401:39, :897:37, src/main/scala/util/Misc.scala:35:9
  wire             io_cpu_ordered_0 =
    ~(s1_valid | s2_valid & ~s2_req_no_xcpt | cached_grant_wait | uncachedInFlight_0);	// src/main/scala/rocket/DCache.scala:159:25, :200:34, :213:33, :308:25, :316:19, :906:{21,57,69,72,94,115}
  wire             s1_xcpt_valid = tlb_io_req_valid & ~s1_nack;	// src/main/scala/rocket/DCache.scala:162:28, :164:41, :908:65
  reg              io_cpu_s2_xcpt_REG;	// src/main/scala/rocket/DCache.scala:909:32
  assign io_cpu_s2_xcpt_pf_ld_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_pf_ld;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign io_cpu_s2_xcpt_pf_st_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_pf_st;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign io_cpu_s2_xcpt_gf_ld_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_gf_ld;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign io_cpu_s2_xcpt_gf_st_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_gf_st;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign io_cpu_s2_xcpt_ae_ld_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ae_ld;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign io_cpu_s2_xcpt_ae_st_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ae_st;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign io_cpu_s2_xcpt_ma_ld_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ma_ld;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign io_cpu_s2_xcpt_ma_st_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ma_st;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  reg  [63:0]      s2_uncached_data_word;	// src/main/scala/rocket/DCache.scala:923:40
  reg              doUncachedResp;	// src/main/scala/rocket/DCache.scala:924:31
  wire             io_cpu_resp_bits_replay_0 = doUncachedResp;	// src/main/scala/rocket/DCache.scala:924:31
  wire             io_cpu_resp_valid_0 = s2_valid_hit_pre_data_ecc | doUncachedResp;	// src/main/scala/rocket/DCache.scala:397:69, :924:31, :925:51
  assign io_cpu_replay_next_0 = _io_errors_bus_valid_T & grantIsUncachedData;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:926:39, src/main/scala/util/package.scala:16:47
  `ifndef SYNTHESIS	// src/main/scala/rocket/TLB.scala:709:13
    always @(posedge clock) begin	// src/main/scala/rocket/TLB.scala:709:13
      automatic logic _GEN_145 = _io_errors_bus_valid_T & ~grantIsCached;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:652:26, src/main/scala/util/package.scala:73:59
      if (tlb_io_sfence_valid & ~reset
          & ~(~tlb_io_sfence_bits_rs1 | tlb_io_sfence_bits_addr[40:12] == tlb_vpn)) begin	// src/main/scala/rocket/TLB.scala:324:30, :709:{13,14,34,58,72}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/TLB.scala:709:13
          $error("Assertion failed\n    at TLB.scala:709 assert(!io.sfence.bits.rs1 || (io.sfence.bits.addr >> pgIdxBits) === vpn)\n");	// src/main/scala/rocket/TLB.scala:709:13
        if (`STOP_COND_)	// src/main/scala/rocket/TLB.scala:709:13
          $fatal;	// src/main/scala/rocket/TLB.scala:709:13
      end
      if (~reset
          & ~(~(_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1
                | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28
                | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31
                | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33
                | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38
                | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40
                | _pstore_drain_opportunistic_T_41
                | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50
                   | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30
                   | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32
                   | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37
                   | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39
                   | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41)
                & _pstore_drain_opportunistic_T_50) | dataArb_io_in_3_valid_res)) begin	// src/main/scala/rocket/Consts.scala:83:44, :85:68, :86:{42,49,59,76}, src/main/scala/rocket/DCache.scala:1161:46, :1162:{11,12,28}, :1166:21, :1167:23, src/main/scala/util/package.scala:16:47, :73:59
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:1162:11
          $error("Assertion failed\n    at DCache.scala:1162 assert(!needsRead(req) || res)\n");	// src/main/scala/rocket/DCache.scala:1162:11
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:1162:11
          $fatal;	// src/main/scala/rocket/DCache.scala:1162:11
      end
      if (~reset
          & ~(~(s1_valid_masked & _io_cpu_perf_canAcceptLoadThenLoad_T_51)
              | (&(s1_mask_xwr | ~io_cpu_s1_data_mask_0)))) begin	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/rocket/Consts.scala:86:49, src/main/scala/rocket/DCache.scala:163:34, :306:{9,10,28,53,69,71,93}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:306:9
          $error("Assertion failed\n    at DCache.scala:306 assert(!(s1_valid_masked && s1_req.cmd === M_PWR) || (s1_mask_xwr | ~io.cpu.s1_data.mask).andR)\n");	// src/main/scala/rocket/DCache.scala:306:9
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:306:9
          $fatal;	// src/main/scala/rocket/DCache.scala:306:9
      end
      if (~reset
          & ~(~(_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1
                | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28
                | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31
                | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33
                | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38
                | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40
                | _pstore_drain_opportunistic_T_41
                | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50
                   | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30
                   | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32
                   | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37
                   | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39
                   | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41)
                & _pstore_drain_opportunistic_T_50)
              | pstore_drain_opportunistic_res)) begin	// src/main/scala/rocket/Consts.scala:83:44, :85:68, :86:{42,49,59,76}, src/main/scala/rocket/DCache.scala:1161:46, :1162:{11,12,28}, :1166:21, :1167:23, src/main/scala/util/package.scala:16:47, :73:59
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:1162:11
          $error("Assertion failed\n    at DCache.scala:1162 assert(!needsRead(req) || res)\n");	// src/main/scala/rocket/DCache.scala:1162:11
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:1162:11
          $fatal;	// src/main/scala/rocket/DCache.scala:1162:11
      end
      if (~reset
          & ~(pstore1_rmw
              | (_dataArb_io_in_0_valid_T_2 | pstore1_held) == pstore1_valid)) begin	// src/main/scala/rocket/DCache.scala:306:9, :475:32, :481:29, :483:{72,96}, :484:38, :487:{9,22,63}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:487:9
          $error("Assertion failed\n    at DCache.scala:487 assert(pstore1_rmw || pstore1_valid_not_rmw(io.cpu.s2_kill) === pstore1_valid)\n");	// src/main/scala/rocket/DCache.scala:487:9
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:487:9
          $fatal;	// src/main/scala/rocket/DCache.scala:487:9
      end
      if (_GEN_134 & ~reset & ~cached_grant_wait) begin	// src/main/scala/rocket/DCache.scala:200:34, :306:9, :652:26, :654:13
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:654:13
          $error("Assertion failed: A GrantData was unexpected by the dcache.\n    at DCache.scala:654 assert(cached_grant_wait, \"A GrantData was unexpected by the dcache.\")\n");	// src/main/scala/rocket/DCache.scala:654:13
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:654:13
          $fatal;	// src/main/scala/rocket/DCache.scala:654:13
      end
      if (_GEN_145 & grantIsUncached & _GEN_135 & ~reset & ~uncachedInFlight_0) begin	// src/main/scala/rocket/DCache.scala:213:33, :306:9, :652:26, :661:35, :663:{17,28}, :664:17, src/main/scala/util/package.scala:73:59
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:664:17
          $error("Assertion failed: An AccessAck was unexpected by the dcache.\n    at DCache.scala:664 assert(f, \"An AccessAck was unexpected by the dcache.\") // TODO must handle Ack coming back on same cycle!\n");	// src/main/scala/rocket/DCache.scala:664:17
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:664:17
          $fatal;	// src/main/scala/rocket/DCache.scala:664:17
      end
      if (_GEN_145 & ~grantIsUncached & grantIsVoluntary & ~reset
          & ~release_ack_wait) begin	// src/main/scala/rocket/DCache.scala:203:33, :306:9, :642:32, :652:26, :661:35, :684:36, :685:13, src/main/scala/util/package.scala:73:59
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:685:13
          $error("Assertion failed: A ReleaseAck was unexpected by the dcache.\n    at DCache.scala:685 assert(release_ack_wait, \"A ReleaseAck was unexpected by the dcache.\") // TODO should handle Ack coming back on same cycle!\n");	// src/main/scala/rocket/DCache.scala:685:13
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:685:13
          $fatal;	// src/main/scala/rocket/DCache.scala:685:13
      end
      if (~reset
          & (nodeOut_e_ready
             & nodeOut_e_valid) != (_io_errors_bus_valid_T & d_first
                                    & grantIsCached)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:306:9, :693:{9,24,43,54}, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:73:59
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:693:9
          $error("Assertion failed\n    at DCache.scala:693 assert(tl_out.e.fire === (tl_out.d.fire && d_first && grantIsCached))\n");	// src/main/scala/rocket/DCache.scala:693:9
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:693:9
          $fatal;	// src/main/scala/rocket/DCache.scala:693:9
      end
      if (s2_victimize & ~reset
          & ~(s2_valid_flush_line | s2_flush_valid | io_cpu_s2_nack_0)) begin	// src/main/scala/rocket/DCache.scala:306:9, :340:51, :396:75, :406:40, :794:{13,34,52}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:794:13
          $error("Assertion failed\n    at DCache.scala:794 assert(s2_valid_flush_line || s2_flush_valid || io.cpu.s2_nack)\n");	// src/main/scala/rocket/DCache.scala:794:13
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:794:13
          $fatal;	// src/main/scala/rocket/DCache.scala:794:13
      end
      if (doUncachedResp & ~reset & s2_valid_hit) begin	// src/main/scala/rocket/DCache.scala:306:9, :399:48, :924:31, :928:11
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket/DCache.scala:928:11
          $error("Assertion failed\n    at DCache.scala:928 assert(!s2_valid_hit)\n");	// src/main/scala/rocket/DCache.scala:928:11
        if (`STOP_COND_)	// src/main/scala/rocket/DCache.scala:928:11
          $fatal;	// src/main/scala/rocket/DCache.scala:928:11
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [42:0]      io_cpu_resp_bits_addr_0 =
    doUncachedResp ? s2_uncached_resp_addr : s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19, :321:34, :894:37, :924:31, :927:25, :930:27
  wire [63:0]      io_cpu_resp_bits_data_raw_0 = s2_data_word;	// src/main/scala/rocket/DCache.scala:946:80
  wire [63:0]      s2_data_word_possibly_uncached = s2_data_word;	// src/main/scala/rocket/DCache.scala:946:80, :948:120
  wire [31:0]      _GEN_146 =
    s2_req_addr[2]
      ? s2_data_word_possibly_uncached[63:32]
      : s2_data_word_possibly_uncached[31:0];	// src/main/scala/rocket/AMOALU.scala:41:{24,37,55}, src/main/scala/rocket/DCache.scala:316:19, :948:120, src/main/scala/util/Misc.scala:210:26
  wire [31:0]      io_cpu_resp_bits_data_shifted;	// src/main/scala/rocket/AMOALU.scala:41:24
  assign io_cpu_resp_bits_data_shifted = _GEN_146;	// src/main/scala/rocket/AMOALU.scala:41:24
  wire [31:0]      io_cpu_resp_bits_data_word_bypass_shifted;	// src/main/scala/rocket/AMOALU.scala:41:24
  assign io_cpu_resp_bits_data_word_bypass_shifted = _GEN_146;	// src/main/scala/rocket/AMOALU.scala:41:24
  wire [31:0]      io_cpu_resp_bits_data_zeroed = io_cpu_resp_bits_data_shifted;	// src/main/scala/rocket/AMOALU.scala:41:24, :43:23
  wire             _io_cpu_resp_bits_data_word_bypass_T = size == 2'h2;	// src/main/scala/rocket/AMOALU.scala:11:18, :44:26
  wire [15:0]      io_cpu_resp_bits_data_shifted_1 =
    s2_req_addr[1]
      ? io_cpu_resp_bits_data_zeroed[31:16]
      : io_cpu_resp_bits_data_zeroed[15:0];	// src/main/scala/rocket/AMOALU.scala:41:{24,37,55}, :43:23, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire [15:0]      io_cpu_resp_bits_data_zeroed_1 = io_cpu_resp_bits_data_shifted_1;	// src/main/scala/rocket/AMOALU.scala:41:24, :43:23
  wire [7:0]       io_cpu_resp_bits_data_shifted_2 =
    s2_req_addr[0]
      ? io_cpu_resp_bits_data_zeroed_1[15:8]
      : io_cpu_resp_bits_data_zeroed_1[7:0];	// src/main/scala/rocket/AMOALU.scala:41:{24,37,55}, :43:23, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire [7:0]       io_cpu_resp_bits_data_zeroed_2 =
    io_cpu_resp_bits_data_doZero_2 ? 8'h0 : io_cpu_resp_bits_data_shifted_2;	// src/main/scala/rocket/AMOALU.scala:41:24, :42:31, :43:23
  wire [63:0]      io_cpu_resp_bits_data_0 =
    {size == 2'h0 | io_cpu_resp_bits_data_doZero_2
       ? {56{s2_req_signed & io_cpu_resp_bits_data_zeroed_2[7]}}
       : {size == 2'h1
            ? {48{s2_req_signed & io_cpu_resp_bits_data_zeroed_1[15]}}
            : {_io_cpu_resp_bits_data_word_bypass_T
                 ? {32{s2_req_signed & io_cpu_resp_bits_data_zeroed[31]}}
                 : s2_data_word_possibly_uncached[63:32],
               io_cpu_resp_bits_data_zeroed[31:16]},
          io_cpu_resp_bits_data_zeroed_1[15:8]},
     io_cpu_resp_bits_data_zeroed_2[7:1],
     io_cpu_resp_bits_data_zeroed_2[0] | s2_sc_fail};	// src/main/scala/rocket/AMOALU.scala:11:18, :41:37, :42:31, :43:23, :44:{20,26,34,49,72,81,94}, src/main/scala/rocket/DCache.scala:316:19, :454:26, :948:120, :950:41
  wire [31:0]      io_cpu_resp_bits_data_word_bypass_zeroed =
    io_cpu_resp_bits_data_word_bypass_shifted;	// src/main/scala/rocket/AMOALU.scala:41:24, :43:23
  wire [63:0]      io_cpu_resp_bits_data_word_bypass_0 =
    {_io_cpu_resp_bits_data_word_bypass_T
       ? {32{s2_req_signed & io_cpu_resp_bits_data_word_bypass_zeroed[31]}}
       : s2_data_word_possibly_uncached[63:32],
     io_cpu_resp_bits_data_word_bypass_zeroed};	// src/main/scala/rocket/AMOALU.scala:41:37, :43:23, :44:{16,20,26,49,72,81}, src/main/scala/rocket/DCache.scala:316:19, :948:120
  reg              REG;	// src/main/scala/rocket/DCache.scala:984:18
  wire [8:0]       flushCounterNext = {1'h0, flushCounter} + 9'h1;	// src/main/scala/rocket/DCache.scala:202:29, :985:39
  wire             flushDone = flushCounterNext[8:6] == 3'h4;	// src/main/scala/rocket/DCache.scala:985:39, :986:{37,57}
  wire [5:0]       flushCounterWrap = flushCounterNext[5:0];	// src/main/scala/rocket/DCache.scala:985:39, :987:42
  assign metaArb_io_in_0_bits_idx = flushCounter[5:0];	// src/main/scala/rocket/DCache.scala:202:29, :993:44
  wire [5:0]       metaArb_io_in_5_bits_idx = flushCounter[5:0];	// src/main/scala/rocket/DCache.scala:202:29, :993:44
  wire [42:0]      metaArb_io_in_5_bits_addr =
    {io_cpu_req_bits_addr_0[42:12], flushCounter[5:0], 6'h0};	// src/main/scala/rocket/DCache.scala:202:29, :222:89, :993:44, :994:36
  assign metaArb_io_in_0_bits_addr = metaArb_io_in_5_bits_addr;	// src/main/scala/rocket/DCache.scala:994:36
  wire [42:0]      metaArb_io_in_5_bits_addr_0;
  assign metaArb_io_in_5_bits_addr_0 = metaArb_io_in_5_bits_addr;	// src/main/scala/rocket/DCache.scala:994:36
  wire [26:0]      _io_cpu_perf_acquire_beats1_decode_T_1 = 27'hFFF << tl_out_a_bits_size;	// src/main/scala/rocket/DCache.scala:136:22, src/main/scala/util/package.scala:235:71
  wire [8:0]       io_cpu_perf_acquire_beats1_decode =
    ~(_io_cpu_perf_acquire_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire             io_cpu_perf_acquire_beats1_opdata = ~(tl_out_a_bits_opcode[2]);	// src/main/scala/rocket/DCache.scala:136:22, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [8:0]       io_cpu_perf_acquire_beats1 =
    io_cpu_perf_acquire_beats1_opdata ? io_cpu_perf_acquire_beats1_decode : 9'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  reg  [8:0]       io_cpu_perf_acquire_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [8:0]       io_cpu_perf_acquire_counter1 = io_cpu_perf_acquire_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire             io_cpu_perf_acquire_first = io_cpu_perf_acquire_counter == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire             io_cpu_perf_acquire_last =
    io_cpu_perf_acquire_counter == 9'h1 | io_cpu_perf_acquire_beats1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  assign io_cpu_perf_acquire_done = io_cpu_perf_acquire_last & _io_cpu_perf_acquire_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire             io_cpu_perf_acquire_0 = io_cpu_perf_acquire_done;	// src/main/scala/tilelink/Edges.scala:234:22
  wire [8:0]       io_cpu_perf_acquire_count =
    io_cpu_perf_acquire_beats1 & ~io_cpu_perf_acquire_counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire [26:0]      _io_cpu_perf_release_beats1_decode_T_1 = 27'hFFF << _GEN_139;	// src/main/scala/util/package.scala:235:71
  wire [8:0]       io_cpu_perf_release_beats1_decode =
    ~(_io_cpu_perf_release_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire [8:0]       io_cpu_perf_release_beats1 =
    io_cpu_perf_release_beats1_opdata ? io_cpu_perf_release_beats1_decode : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  reg  [8:0]       io_cpu_perf_release_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [8:0]       io_cpu_perf_release_counter1 = io_cpu_perf_release_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire             io_cpu_perf_release_first = io_cpu_perf_release_counter == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire             io_cpu_perf_release_last =
    io_cpu_perf_release_counter == 9'h1 | io_cpu_perf_release_beats1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  assign io_cpu_perf_release_done = io_cpu_perf_release_last & _io_cpu_perf_release_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:233:33, :234:22
  wire             io_cpu_perf_release_0 = io_cpu_perf_release_done;	// src/main/scala/tilelink/Edges.scala:234:22
  wire [8:0]       io_cpu_perf_release_count =
    io_cpu_perf_release_beats1 & ~io_cpu_perf_release_counter1;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire             io_cpu_perf_grant_0 = nodeOut_d_valid & d_last;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:1054:39, src/main/scala/tilelink/Edges.scala:233:33
  wire             io_cpu_perf_tlbMiss_0 = io_ptw_req_ready_0 & io_ptw_req_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire             io_cpu_perf_storeBufferEmptyAfterLoad_0 =
    ~(_io_cpu_perf_canAcceptLoadThenLoad_T | _io_cpu_perf_canAcceptLoadThenLoad_T_55
      | pstore1_held | pstore2_valid);	// src/main/scala/rocket/DCache.scala:478:30, :481:29, :482:39, :486:85, :1056:44, :1057:28, :1058:{47,64}
  wire             io_cpu_perf_storeBufferEmptyAfterStore_0 =
    ~(_io_cpu_perf_canAcceptLoadThenLoad_T | _io_cpu_perf_canAcceptLoadThenLoad_T_55
      & pstore1_rmw | (_io_cpu_perf_canAcceptLoadThenLoad_T_55 | pstore1_held)
      & pstore2_valid);	// src/main/scala/rocket/DCache.scala:475:32, :478:30, :481:29, :482:39, :486:85, :1060:45, :1061:28, :1062:{27,43}, :1063:{46,63}
  wire             io_cpu_perf_canAcceptStoreThenLoad_0 =
    ~(_io_cpu_perf_canAcceptLoadThenLoad_T_55 & pstore1_rmw
      & _io_cpu_perf_canAcceptLoadThenLoad_T | _io_cpu_perf_canAcceptStoreThenLoad_T_6
      & _io_cpu_perf_canAcceptLoadThenLoad_T);	// src/main/scala/rocket/DCache.scala:475:32, :482:39, :486:{54,85}, :1064:41, :1065:{28,44,89}, :1066:44
  wire             io_cpu_perf_canAcceptStoreThenRMW_0 =
    io_cpu_perf_canAcceptStoreThenLoad_0 & ~pstore2_valid;	// src/main/scala/rocket/DCache.scala:478:30, :1067:{75,78}
  wire             io_cpu_perf_canAcceptLoadThenLoad_0 =
    ~(_io_cpu_perf_canAcceptLoadThenLoad_T
      & (_io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2
         | _io_cpu_perf_canAcceptLoadThenLoad_T_3
         | _io_cpu_perf_canAcceptLoadThenLoad_T_29
         | _io_cpu_perf_canAcceptLoadThenLoad_T_31
         | _io_cpu_perf_canAcceptLoadThenLoad_T_32
         | _io_cpu_perf_canAcceptLoadThenLoad_T_33
         | _io_cpu_perf_canAcceptLoadThenLoad_T_34
         | _io_cpu_perf_canAcceptLoadThenLoad_T_38
         | _io_cpu_perf_canAcceptLoadThenLoad_T_39
         | _io_cpu_perf_canAcceptLoadThenLoad_T_40
         | _io_cpu_perf_canAcceptLoadThenLoad_T_41
         | _io_cpu_perf_canAcceptLoadThenLoad_T_42
         | (_io_cpu_perf_canAcceptLoadThenLoad_T_26
            | _io_cpu_perf_canAcceptLoadThenLoad_T_51
            | _io_cpu_perf_canAcceptLoadThenLoad_T_29
            | _io_cpu_perf_canAcceptLoadThenLoad_T_31
            | _io_cpu_perf_canAcceptLoadThenLoad_T_32
            | _io_cpu_perf_canAcceptLoadThenLoad_T_33
            | _io_cpu_perf_canAcceptLoadThenLoad_T_34
            | _io_cpu_perf_canAcceptLoadThenLoad_T_38
            | _io_cpu_perf_canAcceptLoadThenLoad_T_39
            | _io_cpu_perf_canAcceptLoadThenLoad_T_40
            | _io_cpu_perf_canAcceptLoadThenLoad_T_41
            | _io_cpu_perf_canAcceptLoadThenLoad_T_42)
         & _io_cpu_perf_canAcceptLoadThenLoad_T_51)
      & (_io_cpu_perf_canAcceptLoadThenLoad_T_55 | pstore1_held | pstore2_valid));	// src/main/scala/rocket/Consts.scala:83:44, :85:68, :86:{32,42,49,59,76}, src/main/scala/rocket/DCache.scala:478:30, :481:29, :482:39, :486:85, :1068:{40,64,86,130,147}, :1166:21, :1167:23, src/main/scala/util/package.scala:16:47, :73:59
  reg  [2:0]       io_cpu_perf_blocked_near_end_of_refill_refill_count;	// src/main/scala/rocket/DCache.scala:1078:33
  wire             io_cpu_perf_blocked_near_end_of_refill =
    io_cpu_perf_blocked_near_end_of_refill_refill_count > 3'h5;	// src/main/scala/rocket/DCache.scala:1078:33, :1080:20
  wire             io_cpu_perf_blocked_0 =
    cached_grant_wait & ~io_cpu_perf_blocked_near_end_of_refill;	// src/main/scala/rocket/DCache.scala:200:34, :1080:20, :1082:{23,26}
  wire [31:0]      error_addr = {probe_bits_address[31:6], 6'h0};	// src/main/scala/rocket/DCache.scala:161:29, :1095:{27,38}
  wire             io_errors_bus_valid =
    _io_errors_bus_valid_T & (nodeOut_d_bits_denied | nodeOut_d_bits_corrupt);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:1105:{42,67}
  wire [31:0]      io_errors_bus_bits = grantIsCached ? tl_out_a_bits_a_address : 32'h0;	// src/main/scala/rocket/DCache.scala:1106:30, src/main/scala/tilelink/Edges.scala:347:17, src/main/scala/util/package.scala:73:59
  wire [63:0]      pstore1_storegen_data;	// src/main/scala/rocket/DCache.scala:474:42
  always @(posedge clock) begin
    automatic logic        _GEN_147;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :438:20, :466:70, :468:58, :470:91
    automatic logic        _GEN_148;	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70, :468:58, :470:91, :472:34
    automatic logic        _GEN_149;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :438:20, :466:70, :468:58, :470:91
    automatic logic        _GEN_150;	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70, :468:58, :470:91, :472:34
    automatic logic        _GEN_151;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :438:20, :466:70, :468:58, :470:91
    automatic logic        _GEN_152;	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70, :468:58, :470:91, :472:34
    automatic logic        _GEN_153;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :438:20, :466:70, :468:58, :470:91
    automatic logic        _GEN_154;	// src/main/scala/rocket/TLB.scala:330:30, :438:20, :466:70, :468:58, :470:91, :472:34
    automatic logic        tlb__20 = tlb_waddr_1 == 3'h0;	// src/main/scala/rocket/TLB.scala:477:22, :478:75
    automatic logic        _GEN_155 =
      tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__20;	// src/main/scala/rocket/TLB.scala:328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
    automatic logic        _GEN_156 = tlb_idx == 2'h0;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_157 = tlb_idx == 2'h1;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_158 = tlb_idx == 2'h2;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic [41:0] tlb__sectored_entries_0_0_data_T;	// src/main/scala/rocket/TLB.scala:207:24
    automatic logic        _GEN_159;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_160;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_161;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_162;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        tlb__21 = tlb_waddr_1 == 3'h1;	// src/main/scala/rocket/TLB.scala:477:22, :478:75
    automatic logic        _GEN_163 =
      tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__21;	// src/main/scala/rocket/TLB.scala:328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
    automatic logic        _GEN_164 = tlb_idx_1 == 2'h0;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_165 = tlb_idx_1 == 2'h1;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_166 = tlb_idx_1 == 2'h2;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic [41:0] tlb__sectored_entries_0_1_data_T;	// src/main/scala/rocket/TLB.scala:207:24
    automatic logic        _GEN_167;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_168;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_169;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_170;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        tlb__22 = tlb_waddr_1 == 3'h2;	// src/main/scala/rocket/TLB.scala:477:22, :478:75
    automatic logic        _GEN_171 =
      tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__22;	// src/main/scala/rocket/TLB.scala:328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
    automatic logic        _GEN_172 = tlb_idx_2 == 2'h0;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_173 = tlb_idx_2 == 2'h1;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_174 = tlb_idx_2 == 2'h2;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic [41:0] tlb__sectored_entries_0_2_data_T;	// src/main/scala/rocket/TLB.scala:207:24
    automatic logic        _GEN_175;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_176;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_177;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_178;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        tlb__23 = tlb_waddr_1 == 3'h3;	// src/main/scala/rocket/TLB.scala:477:22, :478:75
    automatic logic        _GEN_179 =
      tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__23;	// src/main/scala/rocket/TLB.scala:328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
    automatic logic        _GEN_180 = tlb_idx_3 == 2'h0;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_181 = tlb_idx_3 == 2'h1;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_182 = tlb_idx_3 == 2'h2;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic [41:0] tlb__sectored_entries_0_3_data_T;	// src/main/scala/rocket/TLB.scala:207:24
    automatic logic        _GEN_183;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_184;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_185;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_186;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        tlb__24 = tlb_waddr_1 == 3'h4;	// src/main/scala/rocket/TLB.scala:477:22, :478:75
    automatic logic        _GEN_187 =
      tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__24;	// src/main/scala/rocket/TLB.scala:328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
    automatic logic        _GEN_188 = tlb_idx_4 == 2'h0;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_189 = tlb_idx_4 == 2'h1;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_190 = tlb_idx_4 == 2'h2;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic [41:0] tlb__sectored_entries_0_4_data_T;	// src/main/scala/rocket/TLB.scala:207:24
    automatic logic        _GEN_191;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_192;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_193;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_194;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        tlb__25 = tlb_waddr_1 == 3'h5;	// src/main/scala/rocket/TLB.scala:477:22, :478:75
    automatic logic        _GEN_195 =
      tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__25;	// src/main/scala/rocket/TLB.scala:328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
    automatic logic        _GEN_196 = tlb_idx_5 == 2'h0;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_197 = tlb_idx_5 == 2'h1;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_198 = tlb_idx_5 == 2'h2;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic [41:0] tlb__sectored_entries_0_5_data_T;	// src/main/scala/rocket/TLB.scala:207:24
    automatic logic        _GEN_199;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_200;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_201;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_202;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        tlb__26 = tlb_waddr_1 == 3'h6;	// src/main/scala/rocket/TLB.scala:477:22, :478:75
    automatic logic        _GEN_203 =
      tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__26;	// src/main/scala/rocket/TLB.scala:328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
    automatic logic        _GEN_204 = tlb_idx_6 == 2'h0;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_205 = tlb_idx_6 == 2'h1;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_206 = tlb_idx_6 == 2'h2;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic [41:0] tlb__sectored_entries_0_6_data_T;	// src/main/scala/rocket/TLB.scala:207:24
    automatic logic        _GEN_207;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_208;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_209;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_210;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_211 =
      tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & (&tlb_waddr_1);	// src/main/scala/rocket/TLB.scala:328:29, :397:29, :438:20, :466:70, :468:{40,58}, :477:22, :478:{75,84}
    automatic logic        _GEN_212 = tlb_idx_7 == 2'h0;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_213 = tlb_idx_7 == 2'h1;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_214 = tlb_idx_7 == 2'h2;	// src/main/scala/rocket/TLB.scala:206:16, src/main/scala/util/package.scala:155:13
    automatic logic [41:0] tlb__sectored_entries_0_7_data_T;	// src/main/scala/rocket/TLB.scala:207:24
    automatic logic        _GEN_215;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_216;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_217;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        _GEN_218;	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70
    automatic logic        tlb__27 = tlb_io_ptw_req_ready & tlb_io_ptw_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    automatic logic        tlb__28 = tlb_io_req_ready & tlb_io_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    automatic logic        tlb__29;	// src/main/scala/rocket/TLB.scala:669:23
    automatic logic        tlb__30 = ~tlb_hg & tlb_io_sfence_bits_rs1;	// src/main/scala/rocket/TLB.scala:712:36, :713:{15,19}
    automatic logic [26:0] tlb__31;	// src/main/scala/rocket/TLB.scala:164:61
    automatic logic        tlb__32;	// src/main/scala/rocket/TLB.scala:164:105
    automatic logic        tlb__33;	// src/main/scala/rocket/TLB.scala:164:95
    automatic logic        tlb__34 = tlb_vpn[1:0] == 2'h0;	// src/main/scala/rocket/TLB.scala:221:42, :324:30, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_219;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        tlb__35 = tlb_vpn[1:0] == 2'h1;	// src/main/scala/rocket/TLB.scala:221:42, :324:30, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_220;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        tlb__36 = tlb_vpn[1:0] == 2'h2;	// src/main/scala/rocket/TLB.scala:221:42, :324:30, src/main/scala/util/package.scala:155:13
    automatic logic        _GEN_221;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_222;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        tlb__37;	// src/main/scala/rocket/TLB.scala:226:63
    automatic logic        tlb__38 = ~tlb_hg & tlb_io_sfence_bits_rs2;	// src/main/scala/rocket/TLB.scala:712:36, :713:15, :714:24
    automatic logic        _GEN_223;	// src/main/scala/rocket/TLB.scala:213:19
    automatic logic        tlb__39 = ~tlb_hg_1 & tlb_io_sfence_bits_rs1;	// src/main/scala/rocket/TLB.scala:712:36, :713:{15,19}
    automatic logic [26:0] tlb__40;	// src/main/scala/rocket/TLB.scala:164:61
    automatic logic        tlb__41;	// src/main/scala/rocket/TLB.scala:164:105
    automatic logic        tlb__42;	// src/main/scala/rocket/TLB.scala:164:95
    automatic logic        _GEN_224;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_225;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_226;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_227;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        tlb__43;	// src/main/scala/rocket/TLB.scala:226:63
    automatic logic        tlb__44 = ~tlb_hg_1 & tlb_io_sfence_bits_rs2;	// src/main/scala/rocket/TLB.scala:712:36, :713:15, :714:24
    automatic logic        _GEN_228;	// src/main/scala/rocket/TLB.scala:213:19
    automatic logic        tlb__45 = ~tlb_hg_2 & tlb_io_sfence_bits_rs1;	// src/main/scala/rocket/TLB.scala:712:36, :713:{15,19}
    automatic logic [26:0] tlb__46;	// src/main/scala/rocket/TLB.scala:164:61
    automatic logic        tlb__47;	// src/main/scala/rocket/TLB.scala:164:105
    automatic logic        tlb__48;	// src/main/scala/rocket/TLB.scala:164:95
    automatic logic        _GEN_229;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_230;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_231;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_232;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        tlb__49;	// src/main/scala/rocket/TLB.scala:226:63
    automatic logic        tlb__50 = ~tlb_hg_2 & tlb_io_sfence_bits_rs2;	// src/main/scala/rocket/TLB.scala:712:36, :713:15, :714:24
    automatic logic        _GEN_233;	// src/main/scala/rocket/TLB.scala:213:19
    automatic logic        tlb__51 = ~tlb_hg_3 & tlb_io_sfence_bits_rs1;	// src/main/scala/rocket/TLB.scala:712:36, :713:{15,19}
    automatic logic [26:0] tlb__52;	// src/main/scala/rocket/TLB.scala:164:61
    automatic logic        tlb__53;	// src/main/scala/rocket/TLB.scala:164:105
    automatic logic        tlb__54;	// src/main/scala/rocket/TLB.scala:164:95
    automatic logic        _GEN_234;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_235;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_236;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_237;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        tlb__55;	// src/main/scala/rocket/TLB.scala:226:63
    automatic logic        tlb__56 = ~tlb_hg_3 & tlb_io_sfence_bits_rs2;	// src/main/scala/rocket/TLB.scala:712:36, :713:15, :714:24
    automatic logic        _GEN_238;	// src/main/scala/rocket/TLB.scala:213:19
    automatic logic        tlb__57 = ~tlb_hg_4 & tlb_io_sfence_bits_rs1;	// src/main/scala/rocket/TLB.scala:712:36, :713:{15,19}
    automatic logic [26:0] tlb__58;	// src/main/scala/rocket/TLB.scala:164:61
    automatic logic        tlb__59;	// src/main/scala/rocket/TLB.scala:164:105
    automatic logic        tlb__60;	// src/main/scala/rocket/TLB.scala:164:95
    automatic logic        _GEN_239;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_240;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_241;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_242;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        tlb__61;	// src/main/scala/rocket/TLB.scala:226:63
    automatic logic        tlb__62 = ~tlb_hg_4 & tlb_io_sfence_bits_rs2;	// src/main/scala/rocket/TLB.scala:712:36, :713:15, :714:24
    automatic logic        _GEN_243;	// src/main/scala/rocket/TLB.scala:213:19
    automatic logic        tlb__63 = ~tlb_hg_5 & tlb_io_sfence_bits_rs1;	// src/main/scala/rocket/TLB.scala:712:36, :713:{15,19}
    automatic logic [26:0] tlb__64;	// src/main/scala/rocket/TLB.scala:164:61
    automatic logic        tlb__65;	// src/main/scala/rocket/TLB.scala:164:105
    automatic logic        tlb__66;	// src/main/scala/rocket/TLB.scala:164:95
    automatic logic        _GEN_244;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_245;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_246;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_247;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        tlb__67;	// src/main/scala/rocket/TLB.scala:226:63
    automatic logic        tlb__68 = ~tlb_hg_5 & tlb_io_sfence_bits_rs2;	// src/main/scala/rocket/TLB.scala:712:36, :713:15, :714:24
    automatic logic        _GEN_248;	// src/main/scala/rocket/TLB.scala:213:19
    automatic logic        tlb__69 = ~tlb_hg_6 & tlb_io_sfence_bits_rs1;	// src/main/scala/rocket/TLB.scala:712:36, :713:{15,19}
    automatic logic [26:0] tlb__70;	// src/main/scala/rocket/TLB.scala:164:61
    automatic logic        tlb__71;	// src/main/scala/rocket/TLB.scala:164:105
    automatic logic        tlb__72;	// src/main/scala/rocket/TLB.scala:164:95
    automatic logic        _GEN_249;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_250;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_251;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_252;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        tlb__73;	// src/main/scala/rocket/TLB.scala:226:63
    automatic logic        tlb__74 = ~tlb_hg_6 & tlb_io_sfence_bits_rs2;	// src/main/scala/rocket/TLB.scala:712:36, :713:15, :714:24
    automatic logic        _GEN_253;	// src/main/scala/rocket/TLB.scala:213:19
    automatic logic        tlb__75 = ~tlb_hg_7 & tlb_io_sfence_bits_rs1;	// src/main/scala/rocket/TLB.scala:712:36, :713:{15,19}
    automatic logic [26:0] tlb__76;	// src/main/scala/rocket/TLB.scala:164:61
    automatic logic        tlb__77;	// src/main/scala/rocket/TLB.scala:164:105
    automatic logic        tlb__78;	// src/main/scala/rocket/TLB.scala:164:95
    automatic logic        _GEN_254;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_255;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_256;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        _GEN_257;	// src/main/scala/rocket/TLB.scala:219:43, :221:{35,62,66}, :438:20
    automatic logic        tlb__79;	// src/main/scala/rocket/TLB.scala:226:63
    automatic logic        tlb__80 = ~tlb_hg_7 & tlb_io_sfence_bits_rs2;	// src/main/scala/rocket/TLB.scala:712:36, :713:15, :714:24
    automatic logic        _GEN_258;	// src/main/scala/rocket/TLB.scala:213:19
    automatic logic        tlb__81 = tlb__11[19:9] == 11'h0;	// src/main/scala/rocket/TLB.scala:173:{52,58,79}
    automatic logic        tlb__82 =
      tlb_tagMatch & tlb__81 & (tlb_ignore_1 | tlb__11[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
    automatic logic        tlb__83 = tlb__12[19:9] == 11'h0;	// src/main/scala/rocket/TLB.scala:173:{52,58,79}
    automatic logic        tlb__84 =
      tlb_tagMatch_1 & tlb__83 & (tlb_ignore_4 | tlb__12[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
    automatic logic        tlb__85 = tlb__13[19:9] == 11'h0;	// src/main/scala/rocket/TLB.scala:173:{52,58,79}
    automatic logic        tlb__86 =
      tlb_tagMatch_2 & tlb__85 & (tlb_ignore_7 | tlb__13[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
    automatic logic        tlb__87 = tlb__14[19:9] == 11'h0;	// src/main/scala/rocket/TLB.scala:173:{52,58,79}
    automatic logic        tlb__88 =
      tlb_tagMatch_3 & tlb__87 & (tlb_ignore_10 | tlb__14[8:0] == 9'h0);	// src/main/scala/rocket/TLB.scala:168:33, :172:34, :173:{29,40,52,58,79}
    automatic logic        tlb__89;	// src/main/scala/rocket/TLB.scala:718:22
    automatic logic        tlb__90 = tlb_multipleHits | reset;	// src/main/scala/rocket/TLB.scala:722:24, src/main/scala/util/Misc.scala:183:49
    automatic logic        _GEN_259;	// src/main/scala/rocket/TLB.scala:210:46, :213:{32,36}, :708:19, :718:46, :722:41
    automatic logic        _GEN_260;	// src/main/scala/rocket/TLB.scala:210:46, :213:{32,36}, :708:19, :718:46, :722:41
    automatic logic        _GEN_261;	// src/main/scala/rocket/TLB.scala:210:46, :213:{32,36}, :708:19, :718:46, :722:41
    automatic logic        _GEN_262;	// src/main/scala/rocket/TLB.scala:210:46, :213:{32,36}, :708:19, :718:46, :722:41
    automatic logic        _GEN_263;	// src/main/scala/rocket/TLB.scala:210:46, :213:{32,36}, :708:19, :718:46, :722:41
    automatic logic        _GEN_264;	// src/main/scala/rocket/TLB.scala:210:46, :213:{32,36}, :708:19, :718:46, :722:41
    automatic logic        _GEN_265;	// src/main/scala/rocket/TLB.scala:210:46, :213:{32,36}, :708:19, :718:46, :722:41
    automatic logic        _GEN_266;	// src/main/scala/rocket/TLB.scala:210:46, :213:{32,36}, :708:19, :718:46, :722:41
    automatic logic        _probe_bits_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    automatic logic        _GEN_267;	// src/main/scala/rocket/DCache.scala:455:54
    automatic logic        _GEN_268;	// src/main/scala/rocket/DCache.scala:213:33, :608:24, :609:24, :611:18, :612:13
    automatic logic        _GEN_269 =
      ~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & grantIsUncachedData);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:322:48, :608:24, :651:24, :652:26, :661:35, :668:34, :672:22, src/main/scala/util/package.scala:16:47, :73:59
    automatic logic        _GEN_270;	// src/main/scala/rocket/DCache.scala:651:24, :840:102, :856:{27,39}, :857:26
    _GEN_147 =
      tlb_do_refill & ~(tlb_io_ptw_resp_bits_level[1])
      & tlb_r_superpage_repl_addr == 2'h0;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :344:34, :397:29, :438:20, :466:70, :468:{40,58}, :470:{82,91}
    _GEN_148 = _GEN_147 ? ~tlb_invalidate_refill : tlb_superpage_entries_0_valid_0;	// src/main/scala/rocket/TLB.scala:201:18, :206:16, :210:46, :330:30, :399:88, :438:20, :466:70, :468:58, :470:91, :472:34
    _GEN_149 =
      tlb_do_refill & ~(tlb_io_ptw_resp_bits_level[1])
      & tlb_r_superpage_repl_addr == 2'h1;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :344:34, :397:29, :438:20, :466:70, :468:{40,58}, :470:{82,91}
    _GEN_150 = _GEN_149 ? ~tlb_invalidate_refill : tlb_superpage_entries_1_valid_0;	// src/main/scala/rocket/TLB.scala:201:18, :206:16, :210:46, :330:30, :399:88, :438:20, :466:70, :468:58, :470:91, :472:34
    _GEN_151 =
      tlb_do_refill & ~(tlb_io_ptw_resp_bits_level[1])
      & tlb_r_superpage_repl_addr == 2'h2;	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :344:34, :397:29, :438:20, :466:70, :468:{40,58}, :470:{82,91}
    _GEN_152 = _GEN_151 ? ~tlb_invalidate_refill : tlb_superpage_entries_2_valid_0;	// src/main/scala/rocket/TLB.scala:201:18, :206:16, :210:46, :330:30, :399:88, :438:20, :466:70, :468:58, :470:91, :472:34
    _GEN_153 =
      tlb_do_refill & ~(tlb_io_ptw_resp_bits_level[1]) & (&tlb_r_superpage_repl_addr);	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :344:34, :397:29, :438:20, :466:70, :468:{40,58}, :470:{82,91}
    _GEN_154 = _GEN_153 ? ~tlb_invalidate_refill : tlb_superpage_entries_3_valid_0;	// src/main/scala/rocket/TLB.scala:201:18, :206:16, :210:46, :330:30, :399:88, :438:20, :466:70, :468:58, :470:91, :472:34
    tlb__sectored_entries_0_0_data_T =
      {tlb_sectored_entries_0_0_data_hi, tlb_sectored_entries_0_0_data_lo};	// src/main/scala/rocket/TLB.scala:207:24
    _GEN_159 =
      _GEN_155
        ? ~tlb_invalidate_refill
          & (_GEN_156 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_0_valid_0)
        : tlb_sectored_entries_0_0_valid_0;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_160 =
      _GEN_155
        ? ~tlb_invalidate_refill
          & (_GEN_157 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_0_valid_1)
        : tlb_sectored_entries_0_0_valid_1;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_161 =
      _GEN_155
        ? ~tlb_invalidate_refill
          & (_GEN_158 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_0_valid_2)
        : tlb_sectored_entries_0_0_valid_2;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_162 =
      _GEN_155
        ? ~tlb_invalidate_refill
          & ((&tlb_idx) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_0_valid_3)
        : tlb_sectored_entries_0_0_valid_3;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34, src/main/scala/util/package.scala:155:13
    tlb__sectored_entries_0_1_data_T =
      {tlb_sectored_entries_0_1_data_hi, tlb_sectored_entries_0_1_data_lo};	// src/main/scala/rocket/TLB.scala:207:24
    _GEN_167 =
      _GEN_163
        ? ~tlb_invalidate_refill
          & (_GEN_164 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_1_valid_0)
        : tlb_sectored_entries_0_1_valid_0;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_168 =
      _GEN_163
        ? ~tlb_invalidate_refill
          & (_GEN_165 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_1_valid_1)
        : tlb_sectored_entries_0_1_valid_1;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_169 =
      _GEN_163
        ? ~tlb_invalidate_refill
          & (_GEN_166 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_1_valid_2)
        : tlb_sectored_entries_0_1_valid_2;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_170 =
      _GEN_163
        ? ~tlb_invalidate_refill
          & ((&tlb_idx_1) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_1_valid_3)
        : tlb_sectored_entries_0_1_valid_3;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34, src/main/scala/util/package.scala:155:13
    tlb__sectored_entries_0_2_data_T =
      {tlb_sectored_entries_0_2_data_hi, tlb_sectored_entries_0_2_data_lo};	// src/main/scala/rocket/TLB.scala:207:24
    _GEN_175 =
      _GEN_171
        ? ~tlb_invalidate_refill
          & (_GEN_172 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_2_valid_0)
        : tlb_sectored_entries_0_2_valid_0;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_176 =
      _GEN_171
        ? ~tlb_invalidate_refill
          & (_GEN_173 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_2_valid_1)
        : tlb_sectored_entries_0_2_valid_1;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_177 =
      _GEN_171
        ? ~tlb_invalidate_refill
          & (_GEN_174 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_2_valid_2)
        : tlb_sectored_entries_0_2_valid_2;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_178 =
      _GEN_171
        ? ~tlb_invalidate_refill
          & ((&tlb_idx_2) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_2_valid_3)
        : tlb_sectored_entries_0_2_valid_3;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34, src/main/scala/util/package.scala:155:13
    tlb__sectored_entries_0_3_data_T =
      {tlb_sectored_entries_0_3_data_hi, tlb_sectored_entries_0_3_data_lo};	// src/main/scala/rocket/TLB.scala:207:24
    _GEN_183 =
      _GEN_179
        ? ~tlb_invalidate_refill
          & (_GEN_180 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_3_valid_0)
        : tlb_sectored_entries_0_3_valid_0;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_184 =
      _GEN_179
        ? ~tlb_invalidate_refill
          & (_GEN_181 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_3_valid_1)
        : tlb_sectored_entries_0_3_valid_1;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_185 =
      _GEN_179
        ? ~tlb_invalidate_refill
          & (_GEN_182 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_3_valid_2)
        : tlb_sectored_entries_0_3_valid_2;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_186 =
      _GEN_179
        ? ~tlb_invalidate_refill
          & ((&tlb_idx_3) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_3_valid_3)
        : tlb_sectored_entries_0_3_valid_3;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34, src/main/scala/util/package.scala:155:13
    tlb__sectored_entries_0_4_data_T =
      {tlb_sectored_entries_0_4_data_hi, tlb_sectored_entries_0_4_data_lo};	// src/main/scala/rocket/TLB.scala:207:24
    _GEN_191 =
      _GEN_187
        ? ~tlb_invalidate_refill
          & (_GEN_188 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_4_valid_0)
        : tlb_sectored_entries_0_4_valid_0;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_192 =
      _GEN_187
        ? ~tlb_invalidate_refill
          & (_GEN_189 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_4_valid_1)
        : tlb_sectored_entries_0_4_valid_1;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_193 =
      _GEN_187
        ? ~tlb_invalidate_refill
          & (_GEN_190 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_4_valid_2)
        : tlb_sectored_entries_0_4_valid_2;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_194 =
      _GEN_187
        ? ~tlb_invalidate_refill
          & ((&tlb_idx_4) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_4_valid_3)
        : tlb_sectored_entries_0_4_valid_3;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34, src/main/scala/util/package.scala:155:13
    tlb__sectored_entries_0_5_data_T =
      {tlb_sectored_entries_0_5_data_hi, tlb_sectored_entries_0_5_data_lo};	// src/main/scala/rocket/TLB.scala:207:24
    _GEN_199 =
      _GEN_195
        ? ~tlb_invalidate_refill
          & (_GEN_196 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_5_valid_0)
        : tlb_sectored_entries_0_5_valid_0;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_200 =
      _GEN_195
        ? ~tlb_invalidate_refill
          & (_GEN_197 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_5_valid_1)
        : tlb_sectored_entries_0_5_valid_1;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_201 =
      _GEN_195
        ? ~tlb_invalidate_refill
          & (_GEN_198 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_5_valid_2)
        : tlb_sectored_entries_0_5_valid_2;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_202 =
      _GEN_195
        ? ~tlb_invalidate_refill
          & ((&tlb_idx_5) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_5_valid_3)
        : tlb_sectored_entries_0_5_valid_3;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34, src/main/scala/util/package.scala:155:13
    tlb__sectored_entries_0_6_data_T =
      {tlb_sectored_entries_0_6_data_hi, tlb_sectored_entries_0_6_data_lo};	// src/main/scala/rocket/TLB.scala:207:24
    _GEN_207 =
      _GEN_203
        ? ~tlb_invalidate_refill
          & (_GEN_204 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_6_valid_0)
        : tlb_sectored_entries_0_6_valid_0;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_208 =
      _GEN_203
        ? ~tlb_invalidate_refill
          & (_GEN_205 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_6_valid_1)
        : tlb_sectored_entries_0_6_valid_1;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_209 =
      _GEN_203
        ? ~tlb_invalidate_refill
          & (_GEN_206 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_6_valid_2)
        : tlb_sectored_entries_0_6_valid_2;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_210 =
      _GEN_203
        ? ~tlb_invalidate_refill
          & ((&tlb_idx_6) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_6_valid_3)
        : tlb_sectored_entries_0_6_valid_3;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34, src/main/scala/util/package.scala:155:13
    tlb__sectored_entries_0_7_data_T =
      {tlb_sectored_entries_0_7_data_hi, tlb_sectored_entries_0_7_data_lo};	// src/main/scala/rocket/TLB.scala:207:24
    _GEN_215 =
      _GEN_211
        ? ~tlb_invalidate_refill
          & (_GEN_212 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_7_valid_0)
        : tlb_sectored_entries_0_7_valid_0;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_216 =
      _GEN_211
        ? ~tlb_invalidate_refill
          & (_GEN_213 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_7_valid_1)
        : tlb_sectored_entries_0_7_valid_1;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_217 =
      _GEN_211
        ? ~tlb_invalidate_refill
          & (_GEN_214 | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_7_valid_2)
        : tlb_sectored_entries_0_7_valid_2;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34
    _GEN_218 =
      _GEN_211
        ? ~tlb_invalidate_refill
          & ((&tlb_idx_7) | tlb_r_sectored_hit_valid & tlb_sectored_entries_0_7_valid_3)
        : tlb_sectored_entries_0_7_valid_3;	// src/main/scala/rocket/TLB.scala:206:16, :210:46, :328:29, :346:27, :399:88, :438:20, :466:70, :468:58, :478:84, :479:38, :481:34, src/main/scala/util/package.scala:155:13
    tlb__29 = tlb__28 & tlb_tlb_miss;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/TLB.scala:605:64, :669:23
    tlb__31 = tlb_sectored_entries_0_0_tag_vpn[28:2] ^ tlb_vpn[28:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
    tlb__32 = tlb_ == tlb_hv;	// src/main/scala/rocket/TLB.scala:164:105, :328:29, :711:36
    tlb__33 = tlb__31 == 27'h0 & tlb__32;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}
    _GEN_219 = tlb__33 & tlb__32 & tlb__34;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_220 = tlb__33 & tlb__32 & tlb__35;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_221 = tlb__33 & tlb__32 & tlb__36;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_222 = tlb__33 & tlb__32 & (&(tlb_vpn[1:0]));	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :324:30, :438:20, src/main/scala/util/package.scala:155:13
    tlb__37 = tlb__31[26:16] == 11'h0;	// src/main/scala/rocket/TLB.scala:164:61, :226:{28,63}
    _GEN_223 = tlb_ != (tlb_hv | tlb_hg);	// src/main/scala/rocket/TLB.scala:213:19, :328:29, :711:36, :712:36, :715:38
    tlb__40 = tlb_sectored_entries_0_1_tag_vpn[28:2] ^ tlb_vpn[28:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
    tlb__41 = tlb__0 == tlb_hv_1;	// src/main/scala/rocket/TLB.scala:164:105, :328:29, :711:36
    tlb__42 = tlb__40 == 27'h0 & tlb__41;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}
    _GEN_224 = tlb__42 & tlb__41 & tlb__34;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_225 = tlb__42 & tlb__41 & tlb__35;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_226 = tlb__42 & tlb__41 & tlb__36;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_227 = tlb__42 & tlb__41 & (&(tlb_vpn[1:0]));	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :324:30, :438:20, src/main/scala/util/package.scala:155:13
    tlb__43 = tlb__40[26:16] == 11'h0;	// src/main/scala/rocket/TLB.scala:164:61, :226:{28,63}
    _GEN_228 = tlb__0 != (tlb_hv_1 | tlb_hg_1);	// src/main/scala/rocket/TLB.scala:213:19, :328:29, :711:36, :712:36, :715:38
    tlb__46 = tlb_sectored_entries_0_2_tag_vpn[28:2] ^ tlb_vpn[28:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
    tlb__47 = tlb__1 == tlb_hv_2;	// src/main/scala/rocket/TLB.scala:164:105, :328:29, :711:36
    tlb__48 = tlb__46 == 27'h0 & tlb__47;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}
    _GEN_229 = tlb__48 & tlb__47 & tlb__34;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_230 = tlb__48 & tlb__47 & tlb__35;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_231 = tlb__48 & tlb__47 & tlb__36;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_232 = tlb__48 & tlb__47 & (&(tlb_vpn[1:0]));	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :324:30, :438:20, src/main/scala/util/package.scala:155:13
    tlb__49 = tlb__46[26:16] == 11'h0;	// src/main/scala/rocket/TLB.scala:164:61, :226:{28,63}
    _GEN_233 = tlb__1 != (tlb_hv_2 | tlb_hg_2);	// src/main/scala/rocket/TLB.scala:213:19, :328:29, :711:36, :712:36, :715:38
    tlb__52 = tlb_sectored_entries_0_3_tag_vpn[28:2] ^ tlb_vpn[28:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
    tlb__53 = tlb__2 == tlb_hv_3;	// src/main/scala/rocket/TLB.scala:164:105, :328:29, :711:36
    tlb__54 = tlb__52 == 27'h0 & tlb__53;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}
    _GEN_234 = tlb__54 & tlb__53 & tlb__34;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_235 = tlb__54 & tlb__53 & tlb__35;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_236 = tlb__54 & tlb__53 & tlb__36;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_237 = tlb__54 & tlb__53 & (&(tlb_vpn[1:0]));	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :324:30, :438:20, src/main/scala/util/package.scala:155:13
    tlb__55 = tlb__52[26:16] == 11'h0;	// src/main/scala/rocket/TLB.scala:164:61, :226:{28,63}
    _GEN_238 = tlb__2 != (tlb_hv_3 | tlb_hg_3);	// src/main/scala/rocket/TLB.scala:213:19, :328:29, :711:36, :712:36, :715:38
    tlb__58 = tlb_sectored_entries_0_4_tag_vpn[28:2] ^ tlb_vpn[28:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
    tlb__59 = tlb__3 == tlb_hv_4;	// src/main/scala/rocket/TLB.scala:164:105, :328:29, :711:36
    tlb__60 = tlb__58 == 27'h0 & tlb__59;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}
    _GEN_239 = tlb__60 & tlb__59 & tlb__34;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_240 = tlb__60 & tlb__59 & tlb__35;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_241 = tlb__60 & tlb__59 & tlb__36;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_242 = tlb__60 & tlb__59 & (&(tlb_vpn[1:0]));	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :324:30, :438:20, src/main/scala/util/package.scala:155:13
    tlb__61 = tlb__58[26:16] == 11'h0;	// src/main/scala/rocket/TLB.scala:164:61, :226:{28,63}
    _GEN_243 = tlb__3 != (tlb_hv_4 | tlb_hg_4);	// src/main/scala/rocket/TLB.scala:213:19, :328:29, :711:36, :712:36, :715:38
    tlb__64 = tlb_sectored_entries_0_5_tag_vpn[28:2] ^ tlb_vpn[28:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
    tlb__65 = tlb__4 == tlb_hv_5;	// src/main/scala/rocket/TLB.scala:164:105, :328:29, :711:36
    tlb__66 = tlb__64 == 27'h0 & tlb__65;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}
    _GEN_244 = tlb__66 & tlb__65 & tlb__34;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_245 = tlb__66 & tlb__65 & tlb__35;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_246 = tlb__66 & tlb__65 & tlb__36;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_247 = tlb__66 & tlb__65 & (&(tlb_vpn[1:0]));	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :324:30, :438:20, src/main/scala/util/package.scala:155:13
    tlb__67 = tlb__64[26:16] == 11'h0;	// src/main/scala/rocket/TLB.scala:164:61, :226:{28,63}
    _GEN_248 = tlb__4 != (tlb_hv_5 | tlb_hg_5);	// src/main/scala/rocket/TLB.scala:213:19, :328:29, :711:36, :712:36, :715:38
    tlb__70 = tlb_sectored_entries_0_6_tag_vpn[28:2] ^ tlb_vpn[28:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
    tlb__71 = tlb__5 == tlb_hv_6;	// src/main/scala/rocket/TLB.scala:164:105, :328:29, :711:36
    tlb__72 = tlb__70 == 27'h0 & tlb__71;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}
    _GEN_249 = tlb__72 & tlb__71 & tlb__34;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_250 = tlb__72 & tlb__71 & tlb__35;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_251 = tlb__72 & tlb__71 & tlb__36;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_252 = tlb__72 & tlb__71 & (&(tlb_vpn[1:0]));	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :324:30, :438:20, src/main/scala/util/package.scala:155:13
    tlb__73 = tlb__70[26:16] == 11'h0;	// src/main/scala/rocket/TLB.scala:164:61, :226:{28,63}
    _GEN_253 = tlb__5 != (tlb_hv_6 | tlb_hg_6);	// src/main/scala/rocket/TLB.scala:213:19, :328:29, :711:36, :712:36, :715:38
    tlb__76 = tlb_sectored_entries_0_7_tag_vpn[28:2] ^ tlb_vpn[28:2];	// src/main/scala/rocket/TLB.scala:164:61, :324:30, :328:29
    tlb__77 = tlb__6 == tlb_hv_7;	// src/main/scala/rocket/TLB.scala:164:105, :328:29, :711:36
    tlb__78 = tlb__76 == 27'h0 & tlb__77;	// src/main/scala/rocket/TLB.scala:164:{61,86,95,105}
    _GEN_254 = tlb__78 & tlb__77 & tlb__34;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_255 = tlb__78 & tlb__77 & tlb__35;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_256 = tlb__78 & tlb__77 & tlb__36;	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :438:20
    _GEN_257 = tlb__78 & tlb__77 & (&(tlb_vpn[1:0]));	// src/main/scala/rocket/TLB.scala:164:{95,105}, :219:43, :221:{35,42,62,66}, :324:30, :438:20, src/main/scala/util/package.scala:155:13
    tlb__79 = tlb__76[26:16] == 11'h0;	// src/main/scala/rocket/TLB.scala:164:61, :226:{28,63}
    _GEN_258 = tlb__6 != (tlb_hv_7 | tlb_hg_7);	// src/main/scala/rocket/TLB.scala:213:19, :328:29, :711:36, :712:36, :715:38
    tlb__89 = tlb__28 & tlb_vsatp_mode_mismatch;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/TLB.scala:392:78, :718:22
    _GEN_259 = tlb__90 | tlb__89 & tlb_;	// src/main/scala/rocket/TLB.scala:210:46, :213:{32,36}, :328:29, :708:19, :718:{22,46}, :722:{24,41}
    _GEN_260 = tlb__90 | tlb__89 & tlb__0;	// src/main/scala/rocket/TLB.scala:210:46, :213:{32,36}, :328:29, :708:19, :718:{22,46}, :722:{24,41}
    _GEN_261 = tlb__90 | tlb__89 & tlb__1;	// src/main/scala/rocket/TLB.scala:210:46, :213:{32,36}, :328:29, :708:19, :718:{22,46}, :722:{24,41}
    _GEN_262 = tlb__90 | tlb__89 & tlb__2;	// src/main/scala/rocket/TLB.scala:210:46, :213:{32,36}, :328:29, :708:19, :718:{22,46}, :722:{24,41}
    _GEN_263 = tlb__90 | tlb__89 & tlb__3;	// src/main/scala/rocket/TLB.scala:210:46, :213:{32,36}, :328:29, :708:19, :718:{22,46}, :722:{24,41}
    _GEN_264 = tlb__90 | tlb__89 & tlb__4;	// src/main/scala/rocket/TLB.scala:210:46, :213:{32,36}, :328:29, :708:19, :718:{22,46}, :722:{24,41}
    _GEN_265 = tlb__90 | tlb__89 & tlb__5;	// src/main/scala/rocket/TLB.scala:210:46, :213:{32,36}, :328:29, :708:19, :718:{22,46}, :722:{24,41}
    _GEN_266 = tlb__90 | tlb__89 & tlb__6;	// src/main/scala/rocket/TLB.scala:210:46, :213:{32,36}, :328:29, :708:19, :718:{22,46}, :722:{24,41}
    _probe_bits_T = nodeOut_b_ready & nodeOut_b_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17
    _GEN_267 = s2_valid_hit & s2_lr & ~cached_grant_wait | s2_valid_cached_miss;	// src/main/scala/rocket/DCache.scala:200:34, :210:54, :399:48, :402:60, :447:56, :455:{23,32,54}
    _GEN_268 = _io_cpu_perf_acquire_T & s2_uncached & a_sel;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:213:33, :401:39, :607:66, :608:24, :609:24, :611:18, :612:13
    _GEN_270 = _GEN_144 & _io_cpu_perf_release_T & c_first;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:651:24, :840:102, :856:{27,39}, :857:26, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:73:59
    if (_GEN_155) begin	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70, :468:58, :478:84
      tlb_sectored_entries_0_0_level <= 2'h0;	// src/main/scala/rocket/TLB.scala:328:29
      tlb_sectored_entries_0_0_tag_vpn <= tlb_r_refill_tag;	// src/main/scala/rocket/TLB.scala:328:29, :343:25
      tlb_ <= tlb_refill_v;	// src/main/scala/rocket/TLB.scala:328:29, :440:33
    end
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__20 & _GEN_156)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_0_data_0 <= tlb__sectored_entries_0_0_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__20 & _GEN_157)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_0_data_1 <= tlb__sectored_entries_0_0_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__20 & _GEN_158)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_0_data_2 <= tlb__sectored_entries_0_0_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__20 & (&tlb_idx))	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}, src/main/scala/util/package.scala:155:13
      tlb_sectored_entries_0_0_data_3 <= tlb__sectored_entries_0_0_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    tlb_sectored_entries_0_0_valid_0 <=
      ~_GEN_259
      & (tlb_io_sfence_valid
           ? (tlb__30
                ? (tlb__37
                     ? ~(tlb__32 & tlb_sectored_entries_0_0_data_0[0] | _GEN_219)
                       & _GEN_159
                     : ~_GEN_219 & _GEN_159)
                : tlb__38
                    ? ~(tlb__32 & ~(tlb_sectored_entries_0_0_data_0[20])) & _GEN_159
                    : _GEN_223 & _GEN_159)
           : _GEN_159);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_0_valid_1 <=
      ~_GEN_259
      & (tlb_io_sfence_valid
           ? (tlb__30
                ? (tlb__37
                     ? ~(tlb__32 & tlb_sectored_entries_0_0_data_1[0] | _GEN_220)
                       & _GEN_160
                     : ~_GEN_220 & _GEN_160)
                : tlb__38
                    ? ~(tlb__32 & ~(tlb_sectored_entries_0_0_data_1[20])) & _GEN_160
                    : _GEN_223 & _GEN_160)
           : _GEN_160);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_0_valid_2 <=
      ~_GEN_259
      & (tlb_io_sfence_valid
           ? (tlb__30
                ? (tlb__37
                     ? ~(tlb__32 & tlb_sectored_entries_0_0_data_2[0] | _GEN_221)
                       & _GEN_161
                     : ~_GEN_221 & _GEN_161)
                : tlb__38
                    ? ~(tlb__32 & ~(tlb_sectored_entries_0_0_data_2[20])) & _GEN_161
                    : _GEN_223 & _GEN_161)
           : _GEN_161);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_0_valid_3 <=
      ~_GEN_259
      & (tlb_io_sfence_valid
           ? (tlb__30
                ? (tlb__37
                     ? ~(tlb__32 & tlb_sectored_entries_0_0_data_3[0] | _GEN_222)
                       & _GEN_162
                     : ~_GEN_222 & _GEN_162)
                : tlb__38
                    ? ~(tlb__32 & ~(tlb_sectored_entries_0_0_data_3[20])) & _GEN_162
                    : _GEN_223 & _GEN_162)
           : _GEN_162);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    if (_GEN_163) begin	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70, :468:58, :478:84
      tlb_sectored_entries_0_1_level <= 2'h0;	// src/main/scala/rocket/TLB.scala:328:29
      tlb_sectored_entries_0_1_tag_vpn <= tlb_r_refill_tag;	// src/main/scala/rocket/TLB.scala:328:29, :343:25
      tlb__0 <= tlb_refill_v;	// src/main/scala/rocket/TLB.scala:328:29, :440:33
    end
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__21 & _GEN_164)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_1_data_0 <= tlb__sectored_entries_0_1_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__21 & _GEN_165)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_1_data_1 <= tlb__sectored_entries_0_1_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__21 & _GEN_166)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_1_data_2 <= tlb__sectored_entries_0_1_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__21 & (&tlb_idx_1))	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}, src/main/scala/util/package.scala:155:13
      tlb_sectored_entries_0_1_data_3 <= tlb__sectored_entries_0_1_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    tlb_sectored_entries_0_1_valid_0 <=
      ~_GEN_260
      & (tlb_io_sfence_valid
           ? (tlb__39
                ? (tlb__43
                     ? ~(tlb__41 & tlb_sectored_entries_0_1_data_0[0] | _GEN_224)
                       & _GEN_167
                     : ~_GEN_224 & _GEN_167)
                : tlb__44
                    ? ~(tlb__41 & ~(tlb_sectored_entries_0_1_data_0[20])) & _GEN_167
                    : _GEN_228 & _GEN_167)
           : _GEN_167);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_1_valid_1 <=
      ~_GEN_260
      & (tlb_io_sfence_valid
           ? (tlb__39
                ? (tlb__43
                     ? ~(tlb__41 & tlb_sectored_entries_0_1_data_1[0] | _GEN_225)
                       & _GEN_168
                     : ~_GEN_225 & _GEN_168)
                : tlb__44
                    ? ~(tlb__41 & ~(tlb_sectored_entries_0_1_data_1[20])) & _GEN_168
                    : _GEN_228 & _GEN_168)
           : _GEN_168);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_1_valid_2 <=
      ~_GEN_260
      & (tlb_io_sfence_valid
           ? (tlb__39
                ? (tlb__43
                     ? ~(tlb__41 & tlb_sectored_entries_0_1_data_2[0] | _GEN_226)
                       & _GEN_169
                     : ~_GEN_226 & _GEN_169)
                : tlb__44
                    ? ~(tlb__41 & ~(tlb_sectored_entries_0_1_data_2[20])) & _GEN_169
                    : _GEN_228 & _GEN_169)
           : _GEN_169);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_1_valid_3 <=
      ~_GEN_260
      & (tlb_io_sfence_valid
           ? (tlb__39
                ? (tlb__43
                     ? ~(tlb__41 & tlb_sectored_entries_0_1_data_3[0] | _GEN_227)
                       & _GEN_170
                     : ~_GEN_227 & _GEN_170)
                : tlb__44
                    ? ~(tlb__41 & ~(tlb_sectored_entries_0_1_data_3[20])) & _GEN_170
                    : _GEN_228 & _GEN_170)
           : _GEN_170);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    if (_GEN_171) begin	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70, :468:58, :478:84
      tlb_sectored_entries_0_2_level <= 2'h0;	// src/main/scala/rocket/TLB.scala:328:29
      tlb_sectored_entries_0_2_tag_vpn <= tlb_r_refill_tag;	// src/main/scala/rocket/TLB.scala:328:29, :343:25
      tlb__1 <= tlb_refill_v;	// src/main/scala/rocket/TLB.scala:328:29, :440:33
    end
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__22 & _GEN_172)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_2_data_0 <= tlb__sectored_entries_0_2_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__22 & _GEN_173)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_2_data_1 <= tlb__sectored_entries_0_2_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__22 & _GEN_174)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_2_data_2 <= tlb__sectored_entries_0_2_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__22 & (&tlb_idx_2))	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}, src/main/scala/util/package.scala:155:13
      tlb_sectored_entries_0_2_data_3 <= tlb__sectored_entries_0_2_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    tlb_sectored_entries_0_2_valid_0 <=
      ~_GEN_261
      & (tlb_io_sfence_valid
           ? (tlb__45
                ? (tlb__49
                     ? ~(tlb__47 & tlb_sectored_entries_0_2_data_0[0] | _GEN_229)
                       & _GEN_175
                     : ~_GEN_229 & _GEN_175)
                : tlb__50
                    ? ~(tlb__47 & ~(tlb_sectored_entries_0_2_data_0[20])) & _GEN_175
                    : _GEN_233 & _GEN_175)
           : _GEN_175);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_2_valid_1 <=
      ~_GEN_261
      & (tlb_io_sfence_valid
           ? (tlb__45
                ? (tlb__49
                     ? ~(tlb__47 & tlb_sectored_entries_0_2_data_1[0] | _GEN_230)
                       & _GEN_176
                     : ~_GEN_230 & _GEN_176)
                : tlb__50
                    ? ~(tlb__47 & ~(tlb_sectored_entries_0_2_data_1[20])) & _GEN_176
                    : _GEN_233 & _GEN_176)
           : _GEN_176);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_2_valid_2 <=
      ~_GEN_261
      & (tlb_io_sfence_valid
           ? (tlb__45
                ? (tlb__49
                     ? ~(tlb__47 & tlb_sectored_entries_0_2_data_2[0] | _GEN_231)
                       & _GEN_177
                     : ~_GEN_231 & _GEN_177)
                : tlb__50
                    ? ~(tlb__47 & ~(tlb_sectored_entries_0_2_data_2[20])) & _GEN_177
                    : _GEN_233 & _GEN_177)
           : _GEN_177);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_2_valid_3 <=
      ~_GEN_261
      & (tlb_io_sfence_valid
           ? (tlb__45
                ? (tlb__49
                     ? ~(tlb__47 & tlb_sectored_entries_0_2_data_3[0] | _GEN_232)
                       & _GEN_178
                     : ~_GEN_232 & _GEN_178)
                : tlb__50
                    ? ~(tlb__47 & ~(tlb_sectored_entries_0_2_data_3[20])) & _GEN_178
                    : _GEN_233 & _GEN_178)
           : _GEN_178);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    if (_GEN_179) begin	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70, :468:58, :478:84
      tlb_sectored_entries_0_3_level <= 2'h0;	// src/main/scala/rocket/TLB.scala:328:29
      tlb_sectored_entries_0_3_tag_vpn <= tlb_r_refill_tag;	// src/main/scala/rocket/TLB.scala:328:29, :343:25
      tlb__2 <= tlb_refill_v;	// src/main/scala/rocket/TLB.scala:328:29, :440:33
    end
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__23 & _GEN_180)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_3_data_0 <= tlb__sectored_entries_0_3_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__23 & _GEN_181)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_3_data_1 <= tlb__sectored_entries_0_3_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__23 & _GEN_182)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_3_data_2 <= tlb__sectored_entries_0_3_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__23 & (&tlb_idx_3))	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}, src/main/scala/util/package.scala:155:13
      tlb_sectored_entries_0_3_data_3 <= tlb__sectored_entries_0_3_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    tlb_sectored_entries_0_3_valid_0 <=
      ~_GEN_262
      & (tlb_io_sfence_valid
           ? (tlb__51
                ? (tlb__55
                     ? ~(tlb__53 & tlb_sectored_entries_0_3_data_0[0] | _GEN_234)
                       & _GEN_183
                     : ~_GEN_234 & _GEN_183)
                : tlb__56
                    ? ~(tlb__53 & ~(tlb_sectored_entries_0_3_data_0[20])) & _GEN_183
                    : _GEN_238 & _GEN_183)
           : _GEN_183);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_3_valid_1 <=
      ~_GEN_262
      & (tlb_io_sfence_valid
           ? (tlb__51
                ? (tlb__55
                     ? ~(tlb__53 & tlb_sectored_entries_0_3_data_1[0] | _GEN_235)
                       & _GEN_184
                     : ~_GEN_235 & _GEN_184)
                : tlb__56
                    ? ~(tlb__53 & ~(tlb_sectored_entries_0_3_data_1[20])) & _GEN_184
                    : _GEN_238 & _GEN_184)
           : _GEN_184);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_3_valid_2 <=
      ~_GEN_262
      & (tlb_io_sfence_valid
           ? (tlb__51
                ? (tlb__55
                     ? ~(tlb__53 & tlb_sectored_entries_0_3_data_2[0] | _GEN_236)
                       & _GEN_185
                     : ~_GEN_236 & _GEN_185)
                : tlb__56
                    ? ~(tlb__53 & ~(tlb_sectored_entries_0_3_data_2[20])) & _GEN_185
                    : _GEN_238 & _GEN_185)
           : _GEN_185);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_3_valid_3 <=
      ~_GEN_262
      & (tlb_io_sfence_valid
           ? (tlb__51
                ? (tlb__55
                     ? ~(tlb__53 & tlb_sectored_entries_0_3_data_3[0] | _GEN_237)
                       & _GEN_186
                     : ~_GEN_237 & _GEN_186)
                : tlb__56
                    ? ~(tlb__53 & ~(tlb_sectored_entries_0_3_data_3[20])) & _GEN_186
                    : _GEN_238 & _GEN_186)
           : _GEN_186);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    if (_GEN_187) begin	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70, :468:58, :478:84
      tlb_sectored_entries_0_4_level <= 2'h0;	// src/main/scala/rocket/TLB.scala:328:29
      tlb_sectored_entries_0_4_tag_vpn <= tlb_r_refill_tag;	// src/main/scala/rocket/TLB.scala:328:29, :343:25
      tlb__3 <= tlb_refill_v;	// src/main/scala/rocket/TLB.scala:328:29, :440:33
    end
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__24 & _GEN_188)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_4_data_0 <= tlb__sectored_entries_0_4_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__24 & _GEN_189)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_4_data_1 <= tlb__sectored_entries_0_4_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__24 & _GEN_190)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_4_data_2 <= tlb__sectored_entries_0_4_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__24 & (&tlb_idx_4))	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}, src/main/scala/util/package.scala:155:13
      tlb_sectored_entries_0_4_data_3 <= tlb__sectored_entries_0_4_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    tlb_sectored_entries_0_4_valid_0 <=
      ~_GEN_263
      & (tlb_io_sfence_valid
           ? (tlb__57
                ? (tlb__61
                     ? ~(tlb__59 & tlb_sectored_entries_0_4_data_0[0] | _GEN_239)
                       & _GEN_191
                     : ~_GEN_239 & _GEN_191)
                : tlb__62
                    ? ~(tlb__59 & ~(tlb_sectored_entries_0_4_data_0[20])) & _GEN_191
                    : _GEN_243 & _GEN_191)
           : _GEN_191);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_4_valid_1 <=
      ~_GEN_263
      & (tlb_io_sfence_valid
           ? (tlb__57
                ? (tlb__61
                     ? ~(tlb__59 & tlb_sectored_entries_0_4_data_1[0] | _GEN_240)
                       & _GEN_192
                     : ~_GEN_240 & _GEN_192)
                : tlb__62
                    ? ~(tlb__59 & ~(tlb_sectored_entries_0_4_data_1[20])) & _GEN_192
                    : _GEN_243 & _GEN_192)
           : _GEN_192);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_4_valid_2 <=
      ~_GEN_263
      & (tlb_io_sfence_valid
           ? (tlb__57
                ? (tlb__61
                     ? ~(tlb__59 & tlb_sectored_entries_0_4_data_2[0] | _GEN_241)
                       & _GEN_193
                     : ~_GEN_241 & _GEN_193)
                : tlb__62
                    ? ~(tlb__59 & ~(tlb_sectored_entries_0_4_data_2[20])) & _GEN_193
                    : _GEN_243 & _GEN_193)
           : _GEN_193);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_4_valid_3 <=
      ~_GEN_263
      & (tlb_io_sfence_valid
           ? (tlb__57
                ? (tlb__61
                     ? ~(tlb__59 & tlb_sectored_entries_0_4_data_3[0] | _GEN_242)
                       & _GEN_194
                     : ~_GEN_242 & _GEN_194)
                : tlb__62
                    ? ~(tlb__59 & ~(tlb_sectored_entries_0_4_data_3[20])) & _GEN_194
                    : _GEN_243 & _GEN_194)
           : _GEN_194);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    if (_GEN_195) begin	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70, :468:58, :478:84
      tlb_sectored_entries_0_5_level <= 2'h0;	// src/main/scala/rocket/TLB.scala:328:29
      tlb_sectored_entries_0_5_tag_vpn <= tlb_r_refill_tag;	// src/main/scala/rocket/TLB.scala:328:29, :343:25
      tlb__4 <= tlb_refill_v;	// src/main/scala/rocket/TLB.scala:328:29, :440:33
    end
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__25 & _GEN_196)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_5_data_0 <= tlb__sectored_entries_0_5_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__25 & _GEN_197)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_5_data_1 <= tlb__sectored_entries_0_5_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__25 & _GEN_198)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_5_data_2 <= tlb__sectored_entries_0_5_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__25 & (&tlb_idx_5))	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}, src/main/scala/util/package.scala:155:13
      tlb_sectored_entries_0_5_data_3 <= tlb__sectored_entries_0_5_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    tlb_sectored_entries_0_5_valid_0 <=
      ~_GEN_264
      & (tlb_io_sfence_valid
           ? (tlb__63
                ? (tlb__67
                     ? ~(tlb__65 & tlb_sectored_entries_0_5_data_0[0] | _GEN_244)
                       & _GEN_199
                     : ~_GEN_244 & _GEN_199)
                : tlb__68
                    ? ~(tlb__65 & ~(tlb_sectored_entries_0_5_data_0[20])) & _GEN_199
                    : _GEN_248 & _GEN_199)
           : _GEN_199);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_5_valid_1 <=
      ~_GEN_264
      & (tlb_io_sfence_valid
           ? (tlb__63
                ? (tlb__67
                     ? ~(tlb__65 & tlb_sectored_entries_0_5_data_1[0] | _GEN_245)
                       & _GEN_200
                     : ~_GEN_245 & _GEN_200)
                : tlb__68
                    ? ~(tlb__65 & ~(tlb_sectored_entries_0_5_data_1[20])) & _GEN_200
                    : _GEN_248 & _GEN_200)
           : _GEN_200);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_5_valid_2 <=
      ~_GEN_264
      & (tlb_io_sfence_valid
           ? (tlb__63
                ? (tlb__67
                     ? ~(tlb__65 & tlb_sectored_entries_0_5_data_2[0] | _GEN_246)
                       & _GEN_201
                     : ~_GEN_246 & _GEN_201)
                : tlb__68
                    ? ~(tlb__65 & ~(tlb_sectored_entries_0_5_data_2[20])) & _GEN_201
                    : _GEN_248 & _GEN_201)
           : _GEN_201);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_5_valid_3 <=
      ~_GEN_264
      & (tlb_io_sfence_valid
           ? (tlb__63
                ? (tlb__67
                     ? ~(tlb__65 & tlb_sectored_entries_0_5_data_3[0] | _GEN_247)
                       & _GEN_202
                     : ~_GEN_247 & _GEN_202)
                : tlb__68
                    ? ~(tlb__65 & ~(tlb_sectored_entries_0_5_data_3[20])) & _GEN_202
                    : _GEN_248 & _GEN_202)
           : _GEN_202);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    if (_GEN_203) begin	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70, :468:58, :478:84
      tlb_sectored_entries_0_6_level <= 2'h0;	// src/main/scala/rocket/TLB.scala:328:29
      tlb_sectored_entries_0_6_tag_vpn <= tlb_r_refill_tag;	// src/main/scala/rocket/TLB.scala:328:29, :343:25
      tlb__5 <= tlb_refill_v;	// src/main/scala/rocket/TLB.scala:328:29, :440:33
    end
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__26 & _GEN_204)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_6_data_0 <= tlb__sectored_entries_0_6_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__26 & _GEN_205)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_6_data_1 <= tlb__sectored_entries_0_6_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__26 & _GEN_206)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}
      tlb_sectored_entries_0_6_data_2 <= tlb__sectored_entries_0_6_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & tlb__26 & (&tlb_idx_6))	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :478:{75,84}, src/main/scala/util/package.scala:155:13
      tlb_sectored_entries_0_6_data_3 <= tlb__sectored_entries_0_6_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    tlb_sectored_entries_0_6_valid_0 <=
      ~_GEN_265
      & (tlb_io_sfence_valid
           ? (tlb__69
                ? (tlb__73
                     ? ~(tlb__71 & tlb_sectored_entries_0_6_data_0[0] | _GEN_249)
                       & _GEN_207
                     : ~_GEN_249 & _GEN_207)
                : tlb__74
                    ? ~(tlb__71 & ~(tlb_sectored_entries_0_6_data_0[20])) & _GEN_207
                    : _GEN_253 & _GEN_207)
           : _GEN_207);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_6_valid_1 <=
      ~_GEN_265
      & (tlb_io_sfence_valid
           ? (tlb__69
                ? (tlb__73
                     ? ~(tlb__71 & tlb_sectored_entries_0_6_data_1[0] | _GEN_250)
                       & _GEN_208
                     : ~_GEN_250 & _GEN_208)
                : tlb__74
                    ? ~(tlb__71 & ~(tlb_sectored_entries_0_6_data_1[20])) & _GEN_208
                    : _GEN_253 & _GEN_208)
           : _GEN_208);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_6_valid_2 <=
      ~_GEN_265
      & (tlb_io_sfence_valid
           ? (tlb__69
                ? (tlb__73
                     ? ~(tlb__71 & tlb_sectored_entries_0_6_data_2[0] | _GEN_251)
                       & _GEN_209
                     : ~_GEN_251 & _GEN_209)
                : tlb__74
                    ? ~(tlb__71 & ~(tlb_sectored_entries_0_6_data_2[20])) & _GEN_209
                    : _GEN_253 & _GEN_209)
           : _GEN_209);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_6_valid_3 <=
      ~_GEN_265
      & (tlb_io_sfence_valid
           ? (tlb__69
                ? (tlb__73
                     ? ~(tlb__71 & tlb_sectored_entries_0_6_data_3[0] | _GEN_252)
                       & _GEN_210
                     : ~_GEN_252 & _GEN_210)
                : tlb__74
                    ? ~(tlb__71 & ~(tlb_sectored_entries_0_6_data_3[20])) & _GEN_210
                    : _GEN_253 & _GEN_210)
           : _GEN_210);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    if (_GEN_211) begin	// src/main/scala/rocket/TLB.scala:328:29, :438:20, :466:70, :468:58, :478:84
      tlb_sectored_entries_0_7_level <= 2'h0;	// src/main/scala/rocket/TLB.scala:328:29
      tlb_sectored_entries_0_7_tag_vpn <= tlb_r_refill_tag;	// src/main/scala/rocket/TLB.scala:328:29, :343:25
      tlb__6 <= tlb_refill_v;	// src/main/scala/rocket/TLB.scala:328:29, :440:33
    end
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & (&tlb_waddr_1) & _GEN_212)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :477:22, :478:{75,84}
      tlb_sectored_entries_0_7_data_0 <= tlb__sectored_entries_0_7_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & (&tlb_waddr_1) & _GEN_213)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :477:22, :478:{75,84}
      tlb_sectored_entries_0_7_data_1 <= tlb__sectored_entries_0_7_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & (&tlb_waddr_1) & _GEN_214)	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :477:22, :478:{75,84}
      tlb_sectored_entries_0_7_data_2 <= tlb__sectored_entries_0_7_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    if (tlb_do_refill & tlb_io_ptw_resp_bits_level[1] & (&tlb_waddr_1) & (&tlb_idx_7))	// src/main/scala/rocket/TLB.scala:206:16, :207:15, :328:29, :397:29, :438:20, :466:70, :468:{40,58}, :477:22, :478:{75,84}, src/main/scala/util/package.scala:155:13
      tlb_sectored_entries_0_7_data_3 <= tlb__sectored_entries_0_7_data_T;	// src/main/scala/rocket/TLB.scala:207:24, :328:29
    tlb_sectored_entries_0_7_valid_0 <=
      ~_GEN_266
      & (tlb_io_sfence_valid
           ? (tlb__75
                ? (tlb__79
                     ? ~(tlb__77 & tlb_sectored_entries_0_7_data_0[0] | _GEN_254)
                       & _GEN_215
                     : ~_GEN_254 & _GEN_215)
                : tlb__80
                    ? ~(tlb__77 & ~(tlb_sectored_entries_0_7_data_0[20])) & _GEN_215
                    : _GEN_258 & _GEN_215)
           : _GEN_215);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_7_valid_1 <=
      ~_GEN_266
      & (tlb_io_sfence_valid
           ? (tlb__75
                ? (tlb__79
                     ? ~(tlb__77 & tlb_sectored_entries_0_7_data_1[0] | _GEN_255)
                       & _GEN_216
                     : ~_GEN_255 & _GEN_216)
                : tlb__80
                    ? ~(tlb__77 & ~(tlb_sectored_entries_0_7_data_1[20])) & _GEN_216
                    : _GEN_258 & _GEN_216)
           : _GEN_216);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_7_valid_2 <=
      ~_GEN_266
      & (tlb_io_sfence_valid
           ? (tlb__75
                ? (tlb__79
                     ? ~(tlb__77 & tlb_sectored_entries_0_7_data_2[0] | _GEN_256)
                       & _GEN_217
                     : ~_GEN_256 & _GEN_217)
                : tlb__80
                    ? ~(tlb__77 & ~(tlb_sectored_entries_0_7_data_2[20])) & _GEN_217
                    : _GEN_258 & _GEN_217)
           : _GEN_217);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    tlb_sectored_entries_0_7_valid_3 <=
      ~_GEN_266
      & (tlb_io_sfence_valid
           ? (tlb__75
                ? (tlb__79
                     ? ~(tlb__77 & tlb_sectored_entries_0_7_data_3[0] | _GEN_257)
                       & _GEN_218
                     : ~_GEN_257 & _GEN_218)
                : tlb__80
                    ? ~(tlb__77 & ~(tlb_sectored_entries_0_7_data_3[20])) & _GEN_218
                    : _GEN_258 & _GEN_218)
           : _GEN_218);	// src/main/scala/rocket/TLB.scala:156:39, :164:105, :210:46, :213:{19,32,36}, :219:43, :221:{35,62,66}, :226:{63,72}, :228:{33,60,64}, :233:{31,34,40,44}, :328:29, :438:20, :466:70, :708:19, :713:{19,42}, :714:{24,47}, :718:46, :722:41
    if (_GEN_147) begin	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :438:20, :466:70, :468:58, :470:91
      tlb_superpage_entries_0_level <= {1'h0, tlb_io_ptw_resp_bits_level[0]};	// src/main/scala/rocket/TLB.scala:203:16, :330:30, src/main/scala/util/package.scala:155:13
      tlb_superpage_entries_0_tag_vpn <= tlb_r_refill_tag;	// src/main/scala/rocket/TLB.scala:330:30, :343:25
      tlb__7 <= tlb_refill_v;	// src/main/scala/rocket/TLB.scala:330:30, :440:33
      tlb_superpage_entries_0_data_0 <=
        {tlb_superpage_entries_0_data_0_hi, tlb_superpage_entries_0_data_0_lo};	// src/main/scala/rocket/TLB.scala:207:24, :330:30
    end
    tlb_superpage_entries_0_valid_0 <=
      ~(tlb__90 | tlb__89 & tlb__7)
      & (tlb_io_sfence_valid
           ? (~tlb_hg_8 & tlb_io_sfence_bits_rs1
                ? (tlb__81
                     ? ~(tlb__16 & tlb_superpage_entries_0_data_0[0] | tlb__82) & _GEN_148
                     : ~tlb__82 & _GEN_148)
                : ~tlb_hg_8 & tlb_io_sfence_bits_rs2
                    ? ~(tlb__16 & ~(tlb_superpage_entries_0_data_0[20])) & _GEN_148
                    : tlb__7 != (tlb_hv_8 | tlb_hg_8) & _GEN_148)
           : _GEN_148);	// src/main/scala/rocket/TLB.scala:156:39, :168:43, :173:{29,79}, :210:46, :213:{19,32,36}, :217:32, :226:72, :228:{33,60,64}, :233:{31,34,40,44}, :330:30, :438:20, :466:70, :468:58, :470:91, :472:34, :708:19, :711:36, :712:36, :713:{15,19,42}, :714:{24,47}, :715:38, :718:{22,46}, :722:{24,41}
    if (_GEN_149) begin	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :438:20, :466:70, :468:58, :470:91
      tlb_superpage_entries_1_level <= {1'h0, tlb_io_ptw_resp_bits_level[0]};	// src/main/scala/rocket/TLB.scala:203:16, :330:30, src/main/scala/util/package.scala:155:13
      tlb_superpage_entries_1_tag_vpn <= tlb_r_refill_tag;	// src/main/scala/rocket/TLB.scala:330:30, :343:25
      tlb__8 <= tlb_refill_v;	// src/main/scala/rocket/TLB.scala:330:30, :440:33
      tlb_superpage_entries_1_data_0 <=
        {tlb_superpage_entries_1_data_0_hi, tlb_superpage_entries_1_data_0_lo};	// src/main/scala/rocket/TLB.scala:207:24, :330:30
    end
    tlb_superpage_entries_1_valid_0 <=
      ~(tlb__90 | tlb__89 & tlb__8)
      & (tlb_io_sfence_valid
           ? (~tlb_hg_9 & tlb_io_sfence_bits_rs1
                ? (tlb__83
                     ? ~(tlb__17 & tlb_superpage_entries_1_data_0[0] | tlb__84) & _GEN_150
                     : ~tlb__84 & _GEN_150)
                : ~tlb_hg_9 & tlb_io_sfence_bits_rs2
                    ? ~(tlb__17 & ~(tlb_superpage_entries_1_data_0[20])) & _GEN_150
                    : tlb__8 != (tlb_hv_9 | tlb_hg_9) & _GEN_150)
           : _GEN_150);	// src/main/scala/rocket/TLB.scala:156:39, :168:43, :173:{29,79}, :210:46, :213:{19,32,36}, :217:32, :226:72, :228:{33,60,64}, :233:{31,34,40,44}, :330:30, :438:20, :466:70, :468:58, :470:91, :472:34, :708:19, :711:36, :712:36, :713:{15,19,42}, :714:{24,47}, :715:38, :718:{22,46}, :722:{24,41}
    if (_GEN_151) begin	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :438:20, :466:70, :468:58, :470:91
      tlb_superpage_entries_2_level <= {1'h0, tlb_io_ptw_resp_bits_level[0]};	// src/main/scala/rocket/TLB.scala:203:16, :330:30, src/main/scala/util/package.scala:155:13
      tlb_superpage_entries_2_tag_vpn <= tlb_r_refill_tag;	// src/main/scala/rocket/TLB.scala:330:30, :343:25
      tlb__9 <= tlb_refill_v;	// src/main/scala/rocket/TLB.scala:330:30, :440:33
      tlb_superpage_entries_2_data_0 <=
        {tlb_superpage_entries_2_data_0_hi, tlb_superpage_entries_2_data_0_lo};	// src/main/scala/rocket/TLB.scala:207:24, :330:30
    end
    tlb_superpage_entries_2_valid_0 <=
      ~(tlb__90 | tlb__89 & tlb__9)
      & (tlb_io_sfence_valid
           ? (~tlb_hg_10 & tlb_io_sfence_bits_rs1
                ? (tlb__85
                     ? ~(tlb__18 & tlb_superpage_entries_2_data_0[0] | tlb__86) & _GEN_152
                     : ~tlb__86 & _GEN_152)
                : ~tlb_hg_10 & tlb_io_sfence_bits_rs2
                    ? ~(tlb__18 & ~(tlb_superpage_entries_2_data_0[20])) & _GEN_152
                    : tlb__9 != (tlb_hv_10 | tlb_hg_10) & _GEN_152)
           : _GEN_152);	// src/main/scala/rocket/TLB.scala:156:39, :168:43, :173:{29,79}, :210:46, :213:{19,32,36}, :217:32, :226:72, :228:{33,60,64}, :233:{31,34,40,44}, :330:30, :438:20, :466:70, :468:58, :470:91, :472:34, :708:19, :711:36, :712:36, :713:{15,19,42}, :714:{24,47}, :715:38, :718:{22,46}, :722:{24,41}
    if (_GEN_153) begin	// src/main/scala/rocket/TLB.scala:201:18, :330:30, :438:20, :466:70, :468:58, :470:91
      tlb_superpage_entries_3_level <= {1'h0, tlb_io_ptw_resp_bits_level[0]};	// src/main/scala/rocket/TLB.scala:203:16, :330:30, src/main/scala/util/package.scala:155:13
      tlb_superpage_entries_3_tag_vpn <= tlb_r_refill_tag;	// src/main/scala/rocket/TLB.scala:330:30, :343:25
      tlb__10 <= tlb_refill_v;	// src/main/scala/rocket/TLB.scala:330:30, :440:33
      tlb_superpage_entries_3_data_0 <=
        {tlb_superpage_entries_3_data_0_hi, tlb_superpage_entries_3_data_0_lo};	// src/main/scala/rocket/TLB.scala:207:24, :330:30
    end
    tlb_superpage_entries_3_valid_0 <=
      ~(tlb__90 | tlb__89 & tlb__10)
      & (tlb_io_sfence_valid
           ? (~tlb_hg_11 & tlb_io_sfence_bits_rs1
                ? (tlb__87
                     ? ~(tlb__19 & tlb_superpage_entries_3_data_0[0] | tlb__88) & _GEN_154
                     : ~tlb__88 & _GEN_154)
                : ~tlb_hg_11 & tlb_io_sfence_bits_rs2
                    ? ~(tlb__19 & ~(tlb_superpage_entries_3_data_0[20])) & _GEN_154
                    : tlb__10 != (tlb_hv_11 | tlb_hg_11) & _GEN_154)
           : _GEN_154);	// src/main/scala/rocket/TLB.scala:156:39, :168:43, :173:{29,79}, :210:46, :213:{19,32,36}, :217:32, :226:72, :228:{33,60,64}, :233:{31,34,40,44}, :330:30, :438:20, :466:70, :468:58, :470:91, :472:34, :708:19, :711:36, :712:36, :713:{15,19,42}, :714:{24,47}, :715:38, :718:{22,46}, :722:{24,41}
    if (tlb__29) begin	// src/main/scala/rocket/TLB.scala:669:23
      automatic logic [2:0] tlb__r_superpage_repl_addr_T_5 =
        ~(tlb_r_superpage_repl_addr_valids[2:0]);	// src/main/scala/rocket/TLB.scala:747:43, src/main/scala/util/package.scala:37:27
      automatic logic [6:0] tlb__r_sectored_repl_addr_T_11 =
        ~(tlb_r_sectored_repl_addr_valids[6:0]);	// src/main/scala/rocket/TLB.scala:747:43, src/main/scala/util/package.scala:37:27
      tlb_r_refill_tag <= tlb_vpn;	// src/main/scala/rocket/TLB.scala:324:30, :343:25
      tlb_r_superpage_repl_addr <=
        (&tlb_r_superpage_repl_addr_valids)
          ? {tlb_r_superpage_repl_addr_left_subtree_older,
             tlb_r_superpage_repl_addr_left_subtree_older
               ? tlb__r_superpage_repl_addr_T
               : tlb__r_superpage_repl_addr_T_1}
          : tlb__r_superpage_repl_addr_T_5[0]
              ? 2'h0
              : tlb__r_superpage_repl_addr_T_5[1]
                  ? 2'h1
                  : {1'h1, ~(tlb__r_superpage_repl_addr_T_5[2])};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45, src/main/scala/rocket/TLB.scala:344:34, :747:{8,16,43}, src/main/scala/util/Replacement.scala:243:38, :245:38, :249:12, :250:16, src/main/scala/util/package.scala:37:27, :155:13
      tlb_r_sectored_repl_addr <=
        (&tlb_r_sectored_repl_addr_valids)
          ? {tlb_r_sectored_repl_addr_left_subtree_older,
             tlb_r_sectored_repl_addr_left_subtree_older
               ? {tlb_r_sectored_repl_addr_left_subtree_older_1,
                  tlb_r_sectored_repl_addr_left_subtree_older_1
                    ? tlb__r_sectored_repl_addr_T
                    : tlb__r_sectored_repl_addr_T_1}
               : {tlb_r_sectored_repl_addr_left_subtree_older_2,
                  tlb_r_sectored_repl_addr_left_subtree_older_2
                    ? tlb__r_sectored_repl_addr_T_4
                    : tlb__r_sectored_repl_addr_T_5}}
          : tlb__r_sectored_repl_addr_T_11[0]
              ? 3'h0
              : tlb__r_sectored_repl_addr_T_11[1]
                  ? 3'h1
                  : tlb__r_sectored_repl_addr_T_11[2]
                      ? 3'h2
                      : tlb__r_sectored_repl_addr_T_11[3]
                          ? 3'h3
                          : tlb__r_sectored_repl_addr_T_11[4]
                              ? 3'h4
                              : tlb__r_sectored_repl_addr_T_11[5]
                                  ? 3'h5
                                  : {2'h3, ~(tlb__r_sectored_repl_addr_T_11[6])};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45, src/main/scala/rocket/TLB.scala:345:33, :747:{8,16,43}, src/main/scala/util/Replacement.scala:243:38, :245:38, :249:12, :250:16, src/main/scala/util/package.scala:37:27, :155:13
      tlb_r_sectored_hit_valid <=
        tlb_sector_hits_0 | tlb_sector_hits_1 | tlb_sector_hits_2 | tlb_sector_hits_3
        | tlb_sector_hits_4 | tlb_sector_hits_5 | tlb_sector_hits_6 | tlb_sector_hits_7;	// src/main/scala/rocket/TLB.scala:162:55, :346:27, src/main/scala/util/package.scala:73:59
      tlb_r_sectored_hit_bits <=
        {|tlb_r_sectored_hit_bits_hi_1,
         |tlb_r_sectored_hit_bits_hi_2,
         tlb_r_sectored_hit_bits_hi_2[1] | tlb_r_sectored_hit_bits_lo_2[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/rocket/TLB.scala:346:27
      tlb__waddr_T <=
        tlb_superpage_hits_0 | tlb_superpage_hits_1 | tlb_superpage_hits_2
        | tlb_superpage_hits_3;	// src/main/scala/rocket/TLB.scala:173:29, :347:28, src/main/scala/util/package.scala:73:59
      tlb_r_superpage_hit_bits <=
        {|tlb_r_superpage_hit_bits_hi_1,
         tlb_r_superpage_hit_bits_hi_1[1] | tlb_r_superpage_hit_bits_lo_1[1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/rocket/TLB.scala:347:28
      tlb_r_vstage1_en <= tlb_vstage1_en;	// src/main/scala/rocket/TLB.scala:348:25, :365:48
      tlb_r_stage2_en <= tlb_stage2_en;	// src/main/scala/rocket/TLB.scala:349:24, :367:48
      tlb_r_need_gpa <= tlb_tlb_hit_if_not_gpa_miss;	// src/main/scala/rocket/TLB.scala:350:23, :602:43
    end
    tlb_r_gpa_valid <=
      ~tlb__27 & (tlb_do_refill ? tlb_io_ptw_resp_bits_gpa_valid : tlb_r_gpa_valid);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/TLB.scala:351:24, :397:29, :438:20, :485:17, :660:52, :661:19
    if (tlb_do_refill) begin	// src/main/scala/rocket/TLB.scala:397:29
      tlb_r_gpa <= tlb_io_ptw_resp_bits_gpa_bits;	// src/main/scala/rocket/TLB.scala:352:18
      tlb_r_gpa_is_pte <= tlb_io_ptw_resp_bits_gpa_is_pte;	// src/main/scala/rocket/TLB.scala:354:25
    end
    if (tlb__27)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      tlb_r_gpa_vpn <= tlb_r_refill_tag;	// src/main/scala/rocket/TLB.scala:343:25, :353:22
    if (s2_victimize) begin	// src/main/scala/rocket/DCache.scala:406:40
      probe_bits_opcode <= 3'h0;	// src/main/scala/rocket/DCache.scala:161:29
      probe_bits_param <= 2'h0;	// src/main/scala/rocket/DCache.scala:161:29
      probe_bits_size <= 4'h0;	// src/main/scala/rocket/DCache.scala:161:29
      probe_bits_address <= probe_bits_res_address;	// src/main/scala/rocket/DCache.scala:161:29, :1178:19
      probe_bits_mask <= 8'h0;	// src/main/scala/rocket/DCache.scala:161:29
      probe_bits_data <= 64'h0;	// src/main/scala/rocket/DCache.scala:161:29
    end
    else if (_probe_bits_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      probe_bits_opcode <= nodeOut_b_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29
      probe_bits_param <= nodeOut_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29
      probe_bits_size <= nodeOut_b_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29
      probe_bits_address <= nodeOut_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29
      probe_bits_mask <= nodeOut_b_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29
      probe_bits_data <= nodeOut_b_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29
    end
    probe_bits_source <=
      ~s2_victimize & (_probe_bits_T ? nodeOut_b_bits_source : probe_bits_source);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29, :406:40, :793:25, :799:18
    probe_bits_corrupt <=
      ~s2_victimize & (_probe_bits_T ? nodeOut_b_bits_corrupt : probe_bits_corrupt);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/rocket/DCache.scala:161:29, :406:40, :793:25, :799:18
    if (s0_clk_en) begin	// src/main/scala/rocket/DCache.scala:167:40
      s1_req_addr <= s0_req_addr;	// src/main/scala/rocket/DCache.scala:169:24, :173:25
      s1_req_tag <= s0_req_tag;	// src/main/scala/rocket/DCache.scala:169:24, :173:25
      s1_req_cmd <= s0_req_cmd;	// src/main/scala/rocket/DCache.scala:169:24, :173:25
      s1_req_size <= s0_req_size;	// src/main/scala/rocket/DCache.scala:169:24, :173:25
      s1_req_signed <= s0_req_signed;	// src/main/scala/rocket/DCache.scala:169:24, :173:25
      s1_req_dprv <= s0_req_dprv;	// src/main/scala/rocket/DCache.scala:169:24, :173:25
      s1_req_dv <= s0_req_dv;	// src/main/scala/rocket/DCache.scala:169:24, :173:25
      s1_req_phys <= s0_req_phys;	// src/main/scala/rocket/DCache.scala:169:24, :173:25
      s1_tlb_req_vaddr <= s0_tlb_req_vaddr;	// src/main/scala/rocket/DCache.scala:176:28, :185:29
      s1_tlb_req_passthrough <= s0_tlb_req_passthrough;	// src/main/scala/rocket/DCache.scala:176:28, :185:29
      s1_tlb_req_size <= s0_tlb_req_size;	// src/main/scala/rocket/DCache.scala:176:28, :185:29
      s1_tlb_req_cmd <= s0_tlb_req_cmd;	// src/main/scala/rocket/DCache.scala:176:28, :185:29
      s1_tlb_req_prv <= s0_tlb_req_prv;	// src/main/scala/rocket/DCache.scala:176:28, :185:29
      s1_tlb_req_v <= s0_tlb_req_v;	// src/main/scala/rocket/DCache.scala:176:28, :185:29
      s1_did_read <=
        dataArb_io_in_3_ready & io_cpu_req_valid_0
        & (_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1
           | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28
           | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31
           | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33
           | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38
           | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40
           | _pstore_drain_opportunistic_T_41
           | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50
              | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30
              | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32
              | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37
              | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39
              | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41)
           & _pstore_drain_opportunistic_T_50);	// src/main/scala/rocket/Consts.scala:83:44, :85:68, :86:{42,49,59,76}, src/main/scala/rocket/DCache.scala:236:{30,54,75}, :1166:21, :1167:23, src/main/scala/util/package.scala:16:47, :73:59
    end
    s1_flush_valid <= 1'h0;	// src/main/scala/rocket/DCache.scala:192:27
    if (_GEN_270)	// src/main/scala/rocket/DCache.scala:651:24, :840:102, :856:{27,39}, :857:26
      release_ack_addr <= probe_bits_address;	// src/main/scala/rocket/DCache.scala:161:29, :204:29
    if (~_io_cpu_perf_acquire_T | s2_uncached) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:206:23, :401:39, :608:24, :609:24
    end
    else	// src/main/scala/rocket/DCache.scala:206:23, :608:24, :609:24
      refill_way <= s2_victim_or_hit_way;	// src/main/scala/rocket/DCache.scala:206:23, :409:33
    if (_GEN_268) begin	// src/main/scala/rocket/DCache.scala:213:33, :608:24, :609:24, :611:18, :612:13
      uncachedReqs_0_addr <= s2_req_addr;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_tag <= s2_req_tag;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_cmd <=
        s2_write ? {_metaArb_io_in_3_bits_data_c_cat_T_24, 4'h1} : 5'h0;	// src/main/scala/rocket/Consts.scala:86:{49,76}, src/main/scala/rocket/DCache.scala:214:25, :614:{23,37}
      uncachedReqs_0_size <= s2_req_size;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_signed <= s2_req_signed;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_dprv <= s2_req_dprv;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_dv <= s2_req_dv;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_phys <= s2_req_phys;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_no_alloc <= s2_req_no_alloc;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_no_xcpt <= s2_req_no_xcpt;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_data <= s2_req_data;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_0_mask <= s2_req_mask;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
    end
    s2_not_nacked_in_s1 <= ~s1_nack;	// src/main/scala/rocket/DCache.scala:162:28, :164:41, :312:36
    if (_GEN_269) begin	// src/main/scala/rocket/DCache.scala:322:48, :651:24, :652:26, :661:35
      if (_s2_victim_way_T) begin	// src/main/scala/rocket/DCache.scala:322:29
        s2_req_addr <= {11'h0, s1_paddr};	// src/main/scala/rocket/DCache.scala:275:21, :316:19, :324:17
        s2_req_tag <= s1_req_tag;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
        s2_req_cmd <= s1_req_cmd;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
        s2_req_size <= s1_req_size;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
        s2_req_signed <= s1_req_signed;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
      end
    end
    else begin	// src/main/scala/rocket/DCache.scala:322:48, :651:24, :652:26, :661:35
      s2_req_addr <=
        {11'h0,
         s2_req_addr_dontCareBits[31:3],
         s2_req_addr_dontCareBits[2:0] | uncachedResp_addr[2:0]};	// src/main/scala/rocket/DCache.scala:215:30, :316:19, :676:23, :678:55, :679:{26,45}
      s2_req_tag <= uncachedResp_tag;	// src/main/scala/rocket/DCache.scala:215:30, :316:19
      s2_req_cmd <= 5'h0;	// src/main/scala/rocket/DCache.scala:316:19
      s2_req_size <= uncachedResp_size;	// src/main/scala/rocket/DCache.scala:215:30, :316:19
      s2_req_signed <= uncachedResp_signed;	// src/main/scala/rocket/DCache.scala:215:30, :316:19
    end
    if (_s2_victim_way_T) begin	// src/main/scala/rocket/DCache.scala:322:29
      s2_req_dprv <= s1_req_dprv;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
      s2_req_dv <= s1_req_dv;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
      s2_req_phys <= s1_req_phys;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
      s2_req_data <= 64'h0;	// src/main/scala/rocket/DCache.scala:316:19
      s2_req_mask <= 8'h0;	// src/main/scala/rocket/DCache.scala:316:19
      s2_tlb_xcpt_miss <= tlb_io_resp_miss;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_paddr <= tlb_io_resp_paddr;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_gpa <= tlb_io_resp_gpa;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_gpa_is_pte <= tlb_io_resp_gpa_is_pte;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_pf_ld <= tlb_io_resp_pf_ld;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_pf_st <= tlb_io_resp_pf_st;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_pf_inst <= tlb_io_resp_pf_inst;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_gf_ld <= tlb_io_resp_gf_ld;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_gf_st <= tlb_io_resp_gf_st;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_gf_inst <= tlb_io_resp_gf_inst;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_ae_ld <= tlb_io_resp_ae_ld;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_ae_st <= tlb_io_resp_ae_st;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_ae_inst <= tlb_io_resp_ae_inst;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_ma_ld <= tlb_io_resp_ma_ld;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_ma_st <= tlb_io_resp_ma_st;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_cacheable <= tlb_io_resp_cacheable;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_must_alloc <= tlb_io_resp_must_alloc;	// src/main/scala/rocket/DCache.scala:319:24
      s2_tlb_xcpt_prefetchable <= tlb_io_resp_prefetchable;	// src/main/scala/rocket/DCache.scala:319:24
      s2_pma_miss <= tlb_io_resp_miss;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_paddr <= tlb_io_resp_paddr;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_gpa <= tlb_io_resp_gpa;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_gpa_is_pte <= tlb_io_resp_gpa_is_pte;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_pf_ld <= tlb_io_resp_pf_ld;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_pf_st <= tlb_io_resp_pf_st;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_pf_inst <= tlb_io_resp_pf_inst;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_gf_ld <= tlb_io_resp_gf_ld;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_gf_st <= tlb_io_resp_gf_st;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_gf_inst <= tlb_io_resp_gf_inst;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_ae_ld <= tlb_io_resp_ae_ld;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_ae_st <= tlb_io_resp_ae_st;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_ae_inst <= tlb_io_resp_ae_inst;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_ma_ld <= tlb_io_resp_ma_ld;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_ma_st <= tlb_io_resp_ma_st;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_cacheable <= tlb_io_resp_cacheable;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_must_alloc <= tlb_io_resp_must_alloc;	// src/main/scala/rocket/DCache.scala:320:19
      s2_pma_prefetchable <= tlb_io_resp_prefetchable;	// src/main/scala/rocket/DCache.scala:320:19
      s2_vaddr_r <= s1_vaddr;	// src/main/scala/rocket/DCache.scala:174:21, :328:31
      s2_hit_state_state <= s1_hit_state_state;	// src/main/scala/rocket/DCache.scala:297:32, :363:31
      s2_victim_way_r <= s1_victim_way;	// src/main/scala/rocket/DCache.scala:276:27, :408:41
    end
    s2_req_no_alloc <= ~_s2_victim_way_T & s2_req_no_alloc;	// src/main/scala/rocket/DCache.scala:316:19, :322:{29,48}, :323:12
    s2_req_no_xcpt <= ~_s2_victim_way_T & s2_req_no_xcpt;	// src/main/scala/rocket/DCache.scala:316:19, :322:{29,48}, :323:12
    if (_GEN_269) begin	// src/main/scala/rocket/DCache.scala:321:34, :322:48, :651:24, :652:26, :661:35
    end
    else	// src/main/scala/rocket/DCache.scala:321:34, :651:24, :652:26, :661:35
      s2_uncached_resp_addr <= uncachedResp_addr;	// src/main/scala/rocket/DCache.scala:215:30, :321:34
    s2_flush_valid_pre_tag_ecc <= s1_flush_valid;	// src/main/scala/rocket/DCache.scala:192:27, :332:43
    if (s1_meta_clk_en) begin	// src/main/scala/rocket/DCache.scala:334:62
      s2_meta_corrected_r <= _tag_array_ext_RW0_rdata[21:0];	// src/main/scala/rocket/DCache.scala:338:61, src/main/scala/util/DescribedSRAM.scala:17:26
      s2_meta_corrected_r_1 <= _tag_array_ext_RW0_rdata[43:22];	// src/main/scala/rocket/DCache.scala:338:61, src/main/scala/util/DescribedSRAM.scala:17:26
      s2_meta_corrected_r_2 <= _tag_array_ext_RW0_rdata[65:44];	// src/main/scala/rocket/DCache.scala:338:61, src/main/scala/util/DescribedSRAM.scala:17:26
      s2_meta_corrected_r_3 <= _tag_array_ext_RW0_rdata[87:66];	// src/main/scala/rocket/DCache.scala:338:61, src/main/scala/util/DescribedSRAM.scala:17:26
    end
    if (s2_data_en) begin	// src/main/scala/rocket/DCache.scala:343:38
      automatic logic [4:0] _s2_data_T_1 = s2_data_s1_word_en ? s1_data_way : 5'h0;	// src/main/scala/rocket/DCache.scala:300:32, :354:27, :356:28
      s2_data <=
        (_s2_data_T_1[0] ? s2_data_s1_way_words_0_0 : 64'h0)
        | (_s2_data_T_1[1] ? s2_data_s1_way_words_1_0 : 64'h0)
        | (_s2_data_T_1[2] ? s2_data_s1_way_words_2_0 : 64'h0)
        | (_s2_data_T_1[3] ? s2_data_s1_way_words_3_0 : 64'h0)
        | (_s2_data_T_1[4] ? s2_data_s1_way_words_4_0 : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:356:{18,28}, src/main/scala/util/package.scala:203:50
    end
    if (s1_probe) begin	// src/main/scala/rocket/DCache.scala:160:25
      s2_probe_way <= s1_hit_way;	// src/main/scala/rocket/DCache.scala:360:31, src/main/scala/util/package.scala:37:27
      s2_probe_state_state <= s1_hit_state_state;	// src/main/scala/rocket/DCache.scala:297:32, :361:33
    end
    if (s1_valid_not_nacked)	// src/main/scala/rocket/DCache.scala:164:38
      s2_hit_way <= s1_hit_way;	// src/main/scala/rocket/DCache.scala:362:29, src/main/scala/util/package.scala:37:27
    if (_GEN_267)	// src/main/scala/rocket/DCache.scala:455:54
      lrscAddr <= s2_req_addr[42:6];	// src/main/scala/rocket/DCache.scala:316:19, :452:21, :453:49
    s2_correct_REG <= any_pstore_valid | s2_valid;	// src/main/scala/rocket/DCache.scala:207:30, :308:25, :464:{66,84}
    if (s1_valid_not_nacked & s1_write) begin	// src/main/scala/rocket/Consts.scala:86:76, src/main/scala/rocket/DCache.scala:164:38, :469:63
      pstore1_cmd <= s1_req_cmd;	// src/main/scala/rocket/DCache.scala:173:25, :469:30
      pstore1_addr <= s1_vaddr;	// src/main/scala/rocket/DCache.scala:174:21, :470:31
      pstore1_data <= io_cpu_s1_data_data_0;	// src/main/scala/rocket/DCache.scala:471:31
      pstore1_way <= s1_hit_way;	// src/main/scala/rocket/DCache.scala:472:30, src/main/scala/util/package.scala:37:27
      pstore1_mask <= s1_mask;	// src/main/scala/rocket/DCache.scala:304:20, :473:31
      pstore1_rmw_r <=
        _io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2
        | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29
        | _io_cpu_perf_canAcceptLoadThenLoad_T_31
        | _io_cpu_perf_canAcceptLoadThenLoad_T_32
        | _io_cpu_perf_canAcceptLoadThenLoad_T_33
        | _io_cpu_perf_canAcceptLoadThenLoad_T_34
        | _io_cpu_perf_canAcceptLoadThenLoad_T_38
        | _io_cpu_perf_canAcceptLoadThenLoad_T_39
        | _io_cpu_perf_canAcceptLoadThenLoad_T_40
        | _io_cpu_perf_canAcceptLoadThenLoad_T_41
        | _io_cpu_perf_canAcceptLoadThenLoad_T_42
        | (_io_cpu_perf_canAcceptLoadThenLoad_T_26
           | _io_cpu_perf_canAcceptLoadThenLoad_T_51
           | _io_cpu_perf_canAcceptLoadThenLoad_T_29
           | _io_cpu_perf_canAcceptLoadThenLoad_T_31
           | _io_cpu_perf_canAcceptLoadThenLoad_T_32
           | _io_cpu_perf_canAcceptLoadThenLoad_T_33
           | _io_cpu_perf_canAcceptLoadThenLoad_T_34
           | _io_cpu_perf_canAcceptLoadThenLoad_T_38
           | _io_cpu_perf_canAcceptLoadThenLoad_T_39
           | _io_cpu_perf_canAcceptLoadThenLoad_T_40
           | _io_cpu_perf_canAcceptLoadThenLoad_T_41
           | _io_cpu_perf_canAcceptLoadThenLoad_T_42)
        & _io_cpu_perf_canAcceptLoadThenLoad_T_51;	// src/main/scala/rocket/Consts.scala:83:44, :85:68, :86:{32,42,49,59,76}, src/main/scala/rocket/DCache.scala:475:44, :1166:21, :1167:23, src/main/scala/util/package.scala:16:47, :73:59
    end
    pstore_drain_on_miss_REG <= io_cpu_s2_nack_0;	// src/main/scala/rocket/DCache.scala:480:56
    if (advance_pstore1) begin	// src/main/scala/rocket/DCache.scala:499:61
      pstore2_addr <= pstore1_addr;	// src/main/scala/rocket/DCache.scala:470:31, :501:31
      pstore2_way <= pstore1_way;	// src/main/scala/rocket/DCache.scala:472:30, :502:30
      pstore2_storegen_data_r <= pstore1_storegen_data[7:0];	// src/main/scala/rocket/DCache.scala:474:42, :505:{22,44}
      pstore2_storegen_data_r_1 <= pstore1_storegen_data[15:8];	// src/main/scala/rocket/DCache.scala:474:42, :505:{22,44}
      pstore2_storegen_data_r_2 <= pstore1_storegen_data[23:16];	// src/main/scala/rocket/DCache.scala:474:42, :505:{22,44}
      pstore2_storegen_data_r_3 <= pstore1_storegen_data[31:24];	// src/main/scala/rocket/DCache.scala:474:42, :505:{22,44}
      pstore2_storegen_data_r_4 <= pstore1_storegen_data[39:32];	// src/main/scala/rocket/DCache.scala:474:42, :505:{22,44}
      pstore2_storegen_data_r_5 <= pstore1_storegen_data[47:40];	// src/main/scala/rocket/DCache.scala:474:42, :505:{22,44}
      pstore2_storegen_data_r_6 <= pstore1_storegen_data[55:48];	// src/main/scala/rocket/DCache.scala:474:42, :505:{22,44}
      pstore2_storegen_data_r_7 <= pstore1_storegen_data[63:56];	// src/main/scala/rocket/DCache.scala:474:42, :505:{22,44}
      pstore2_storegen_mask <= pstore2_storegen_mask_mergedMask;	// src/main/scala/rocket/DCache.scala:508:19, :510:37
    end
    io_cpu_s2_nack_cause_raw_REG <= s1_raw_hazard;	// src/main/scala/rocket/DCache.scala:543:31, :551:38
    if (_GEN_138)	// src/main/scala/rocket/DCache.scala:698:26, :729:68, :732:29, :734:32
      blockUncachedGrant <= ~dataArb_io_in_1_ready;	// src/main/scala/rocket/DCache.scala:699:26, :727:33
    else	// src/main/scala/rocket/DCache.scala:698:26, :729:68, :732:29, :734:32
      blockUncachedGrant <= dataArb_io_out_valid;	// src/main/scala/rocket/DCache.scala:727:33
    s1_release_data_valid <= dataArb_io_in_2_ready & dataArb_io_in_2_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:778:38
    s2_release_data_valid <= s1_release_data_valid & ~releaseRejected;	// src/main/scala/rocket/DCache.scala:777:29, :778:38, :779:{38,61,64}
    io_cpu_s2_xcpt_REG <= s1_xcpt_valid;	// src/main/scala/rocket/DCache.scala:908:65, :909:32
    if (io_cpu_replay_next_0)
      s2_uncached_data_word <= s1_uncached_data_word;	// src/main/scala/rocket/DCache.scala:923:40, src/main/scala/util/package.scala:203:50
    doUncachedResp <= io_cpu_replay_next_0;	// src/main/scala/rocket/DCache.scala:924:31
    REG <= reset;	// src/main/scala/rocket/DCache.scala:984:18
    if (reset) begin
      tlb_state <= 2'h0;	// src/main/scala/rocket/TLB.scala:341:22
      tlb_v_entries_use_stage1 <= 1'h0;	// src/main/scala/rocket/TLB.scala:391:37
      tlb_state_vec_0 <= 7'h0;	// src/main/scala/util/Replacement.scala:305:17
      tlb_state_reg_1 <= 3'h0;	// src/main/scala/util/Replacement.scala:168:70
      s1_valid <= 1'h0;	// src/main/scala/rocket/DCache.scala:159:25
      s1_probe <= 1'h0;	// src/main/scala/rocket/DCache.scala:160:25
      cached_grant_wait <= 1'h0;	// src/main/scala/rocket/DCache.scala:200:34
      resetting <= 1'h0;	// src/main/scala/rocket/DCache.scala:201:26
      flushCounter <= 8'hC0;	// src/main/scala/rocket/DCache.scala:202:29
      release_ack_wait <= 1'h0;	// src/main/scala/rocket/DCache.scala:203:33
      release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
      uncachedInFlight_0 <= 1'h0;	// src/main/scala/rocket/DCache.scala:213:33
      s2_valid <= 1'h0;	// src/main/scala/rocket/DCache.scala:308:25
      s2_probe <= 1'h0;	// src/main/scala/rocket/DCache.scala:310:25
      lrscCount <= 7'h0;	// src/main/scala/rocket/DCache.scala:449:26
      pstore2_valid <= 1'h0;	// src/main/scala/rocket/DCache.scala:478:30
      pstore1_held <= 1'h0;	// src/main/scala/rocket/DCache.scala:481:29
      counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      grantInProgress <= 1'h0;	// src/main/scala/rocket/DCache.scala:644:32
      blockProbeAfterGrantCount <= 3'h0;	// src/main/scala/rocket/DCache.scala:645:42
      counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      io_cpu_perf_acquire_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      io_cpu_perf_release_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      io_cpu_perf_blocked_near_end_of_refill_refill_count <= 3'h0;	// src/main/scala/rocket/DCache.scala:1078:33
    end
    else begin
      automatic logic tlb__91 = tlb_io_req_valid & tlb_vm_enabled;	// src/main/scala/rocket/TLB.scala:388:61, :609:22
      automatic logic _GEN_271 = _io_errors_bus_valid_T & grantIsCached & d_last;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:608:24, :651:24, :652:26, :655:20, :656:27, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:73:59
      automatic logic _GEN_272;	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23
      _GEN_272 = _GEN_140 & metaArb_io_in_6_ready;	// src/main/scala/rocket/DCache.scala:801:21, :818:{25,44}, :822:37, :823:23
      if (tlb_io_ptw_resp_valid)
        tlb_state <= 2'h0;	// src/main/scala/rocket/TLB.scala:341:22
      else if (tlb_state == 2'h2 & tlb_io_sfence_valid)	// src/main/scala/rocket/TLB.scala:341:22, :699:{17,28}
        tlb_state <= 2'h3;	// src/main/scala/rocket/TLB.scala:341:22
      else if (tlb_io_ptw_req_valid) begin	// src/main/scala/util/package.scala:16:47
        if (tlb_io_ptw_req_ready)
          tlb_state <= {1'h1, tlb_io_sfence_valid};	// src/main/scala/rocket/TLB.scala:341:22, :694:45
        else if (tlb_io_sfence_valid)
          tlb_state <= 2'h0;	// src/main/scala/rocket/TLB.scala:341:22
        else if (tlb__29)	// src/main/scala/rocket/TLB.scala:669:23
          tlb_state <= 2'h1;	// src/main/scala/rocket/TLB.scala:341:22
      end
      else if (tlb__29)	// src/main/scala/rocket/TLB.scala:669:23
        tlb_state <= 2'h1;	// src/main/scala/rocket/TLB.scala:341:22
      if (tlb__89)	// src/main/scala/rocket/TLB.scala:718:22
        tlb_v_entries_use_stage1 <= tlb_vstage1_en;	// src/main/scala/rocket/TLB.scala:365:48, :391:37
      if (tlb__91
          & (tlb_sector_hits_0 | tlb_sector_hits_1 | tlb_sector_hits_2 | tlb_sector_hits_3
             | tlb_sector_hits_4 | tlb_sector_hits_5 | tlb_sector_hits_6
             | tlb_sector_hits_7))	// src/main/scala/rocket/TLB.scala:162:55, :609:{22,37}, :611:28, src/main/scala/util/Replacement.scala:305:17, :308:20, src/main/scala/util/package.scala:73:59
        tlb_state_vec_0 <=
          {tlb_state_vec_0_hi_2,
           tlb_state_vec_0_set_left_older
             ? {tlb_state_vec_0_hi_1,
                tlb_state_vec_0_set_left_older_2
                  ? ~(tlb_state_vec_0_touch_way_sized[0])
                  : tlb_state_vec_0_right_subtree_state_2}
             : tlb_state_vec_0_right_subtree_state};	// src/main/scala/util/Replacement.scala:196:33, :198:38, :202:12, :206:16, :218:7, :305:17, src/main/scala/util/package.scala:155:13
      if (tlb__91
          & (tlb_superpage_hits_0 | tlb_superpage_hits_1 | tlb_superpage_hits_2
             | tlb_superpage_hits_3))	// src/main/scala/rocket/TLB.scala:173:29, :609:{22,37}, :612:31, src/main/scala/util/Replacement.scala:168:70, :172:15, src/main/scala/util/package.scala:73:59
        tlb_state_reg_1 <=
          {tlb_state_reg_hi,
           tlb_state_reg_set_left_older
             ? ~(tlb_state_reg_touch_way_sized[0])
             : tlb_state_reg_right_subtree_state};	// src/main/scala/util/Replacement.scala:168:70, :196:33, :198:38, :202:12, :206:16, :218:7, src/main/scala/util/package.scala:155:13
      s1_valid <= io_cpu_req_ready_0 & io_cpu_req_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:159:25
      s1_probe <= _GEN_272 | _probe_bits_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:160:25, :801:21, :818:44, :822:37, :823:23, :824:18
      cached_grant_wait <=
        ~_GEN_271 & (_io_cpu_perf_acquire_T & ~s2_uncached | cached_grant_wait);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:200:34, :401:39, :608:24, :609:24, :618:25, :651:24, :652:26, :655:20, :656:27
      resetting <= ~(resetting & flushDone) & (REG | resetting);	// src/main/scala/rocket/DCache.scala:201:26, :984:{18,34,46}, :986:57, :1027:20, :1029:22, :1030:17
      if (resetting)	// src/main/scala/rocket/DCache.scala:201:26
        flushCounter <= flushCounterNext[7:0];	// src/main/scala/rocket/DCache.scala:202:29, :985:39, :1028:18
      release_ack_wait <=
        _GEN_270
        | (~_io_errors_bus_valid_T | grantIsCached | grantIsUncached | ~grantIsVoluntary)
        & release_ack_wait;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:203:33, :608:24, :642:32, :651:24, :652:26, :661:35, :684:36, :686:24, :840:102, :856:{27,39}, :857:26, src/main/scala/util/package.scala:73:59
      if (metaArb_io_in_4_ready & metaArb_io_in_4_valid)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
      else begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        automatic logic [3:0] _release_state_T_14;	// src/main/scala/rocket/DCache.scala:796:27
        automatic logic [3:0] _release_state_T_15;	// src/main/scala/rocket/DCache.scala:810:29
        automatic logic [3:0] _GEN_273;	// src/main/scala/rocket/DCache.scala:805:36, :806:23, :807:45
        automatic logic       _GEN_274;	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :829:{26,42}
        automatic logic       _GEN_275;	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:47, :829:{26,42}
        _release_state_T_14 = s2_victim_dirty & ~discard_line ? 4'h1 : 4'h6;	// src/main/scala/rocket/DCache.scala:795:64, :796:{27,44,47}, src/main/scala/util/Misc.scala:38:9
        _release_state_T_15 = {1'h0, releaseDone, 2'h3};	// src/main/scala/rocket/DCache.scala:810:29, src/main/scala/tilelink/Edges.scala:234:22
        _GEN_273 = s2_prb_ack_data ? 4'h2 : (|s2_probe_state_state) ? 4'h3 : 4'h5;	// src/main/scala/rocket/DCache.scala:361:33, :805:36, :806:23, :807:45, :810:23, :814:23, src/main/scala/tilelink/Metadata.scala:50:45, src/main/scala/util/Misc.scala:38:9
        _GEN_274 = releaseDone | _GEN_272;	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :829:{26,42}, src/main/scala/tilelink/Edges.scala:234:22
        _GEN_275 = _GEN_141 & releaseDone | _GEN_272;	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:{25,47}, :829:{26,42}, src/main/scala/tilelink/Edges.scala:234:22
        if (_GEN_144) begin	// src/main/scala/util/package.scala:73:59
          if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
            release_state <= 4'h6;	// src/main/scala/rocket/DCache.scala:205:30
          else if (_GEN_142) begin	// src/main/scala/rocket/DCache.scala:831:25
            if (_GEN_141) begin	// src/main/scala/rocket/DCache.scala:827:25
              if (_GEN_274)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :829:{26,42}
                release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
              else if (s2_probe)	// src/main/scala/rocket/DCache.scala:310:25
                release_state <= _GEN_273;	// src/main/scala/rocket/DCache.scala:205:30, :805:36, :806:23, :807:45
              else if (s2_victimize)	// src/main/scala/rocket/DCache.scala:406:40
                release_state <= _release_state_T_14;	// src/main/scala/rocket/DCache.scala:205:30, :796:27
            end
            else if (_GEN_272)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23
              release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
            else if (s2_probe) begin	// src/main/scala/rocket/DCache.scala:310:25
              if (s2_prb_ack_data)	// src/main/scala/util/Misc.scala:38:9
                release_state <= 4'h2;	// src/main/scala/rocket/DCache.scala:205:30
              else if (|s2_probe_state_state)	// src/main/scala/rocket/DCache.scala:361:33, src/main/scala/tilelink/Metadata.scala:50:45
                release_state <= 4'h3;	// src/main/scala/rocket/DCache.scala:205:30
              else if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
                release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
              else	// src/main/scala/tilelink/Edges.scala:234:22
                release_state <= 4'h5;	// src/main/scala/rocket/DCache.scala:205:30
            end
            else if (s2_victimize)	// src/main/scala/rocket/DCache.scala:406:40
              release_state <= _release_state_T_14;	// src/main/scala/rocket/DCache.scala:205:30, :796:27
          end
          else if (_GEN_275)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:47, :829:{26,42}
            release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
          else if (s2_probe) begin	// src/main/scala/rocket/DCache.scala:310:25
            if (s2_prb_ack_data)	// src/main/scala/util/Misc.scala:38:9
              release_state <= 4'h2;	// src/main/scala/rocket/DCache.scala:205:30
            else if (|s2_probe_state_state)	// src/main/scala/rocket/DCache.scala:361:33, src/main/scala/tilelink/Metadata.scala:50:45
              release_state <= _release_state_T_15;	// src/main/scala/rocket/DCache.scala:205:30, :810:29
            else if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
              release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
            else	// src/main/scala/tilelink/Edges.scala:234:22
              release_state <= 4'h5;	// src/main/scala/rocket/DCache.scala:205:30
          end
          else if (s2_victimize)	// src/main/scala/rocket/DCache.scala:406:40
            release_state <= _release_state_T_14;	// src/main/scala/rocket/DCache.scala:205:30, :796:27
        end
        else if (_inWriteback_T_1) begin	// src/main/scala/util/package.scala:16:47
          if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
            release_state <= 4'h7;	// src/main/scala/rocket/DCache.scala:205:30
          else if (_GEN_142) begin	// src/main/scala/rocket/DCache.scala:831:25
            if (_GEN_141) begin	// src/main/scala/rocket/DCache.scala:827:25
              if (_GEN_274)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :829:{26,42}
                release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
              else if (s2_probe)	// src/main/scala/rocket/DCache.scala:310:25
                release_state <= _GEN_273;	// src/main/scala/rocket/DCache.scala:205:30, :805:36, :806:23, :807:45
              else if (s2_victimize)	// src/main/scala/rocket/DCache.scala:406:40
                release_state <= _release_state_T_14;	// src/main/scala/rocket/DCache.scala:205:30, :796:27
            end
            else if (_GEN_272)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23
              release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
            else if (s2_probe) begin	// src/main/scala/rocket/DCache.scala:310:25
              if (s2_prb_ack_data)	// src/main/scala/util/Misc.scala:38:9
                release_state <= 4'h2;	// src/main/scala/rocket/DCache.scala:205:30
              else if (|s2_probe_state_state)	// src/main/scala/rocket/DCache.scala:361:33, src/main/scala/tilelink/Metadata.scala:50:45
                release_state <= 4'h3;	// src/main/scala/rocket/DCache.scala:205:30
              else if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
                release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
              else	// src/main/scala/tilelink/Edges.scala:234:22
                release_state <= 4'h5;	// src/main/scala/rocket/DCache.scala:205:30
            end
            else if (s2_victimize)	// src/main/scala/rocket/DCache.scala:406:40
              release_state <= _release_state_T_14;	// src/main/scala/rocket/DCache.scala:205:30, :796:27
          end
          else if (_GEN_275)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:47, :829:{26,42}
            release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
          else if (s2_probe) begin	// src/main/scala/rocket/DCache.scala:310:25
            if (s2_prb_ack_data)	// src/main/scala/util/Misc.scala:38:9
              release_state <= 4'h2;	// src/main/scala/rocket/DCache.scala:205:30
            else if (|s2_probe_state_state)	// src/main/scala/rocket/DCache.scala:361:33, src/main/scala/tilelink/Metadata.scala:50:45
              release_state <= _release_state_T_15;	// src/main/scala/rocket/DCache.scala:205:30, :810:29
            else if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
              release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
            else	// src/main/scala/tilelink/Edges.scala:234:22
              release_state <= 4'h5;	// src/main/scala/rocket/DCache.scala:205:30
          end
          else if (s2_victimize)	// src/main/scala/rocket/DCache.scala:406:40
            release_state <= _release_state_T_14;	// src/main/scala/rocket/DCache.scala:205:30, :796:27
        end
        else if (_GEN_142) begin	// src/main/scala/rocket/DCache.scala:831:25
          if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
            release_state <= 4'h7;	// src/main/scala/rocket/DCache.scala:205:30
          else if (_GEN_275)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:47, :829:{26,42}
            release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
          else if (s2_probe)	// src/main/scala/rocket/DCache.scala:310:25
            release_state <= _GEN_273;	// src/main/scala/rocket/DCache.scala:205:30, :805:36, :806:23, :807:45
          else if (s2_victimize)	// src/main/scala/rocket/DCache.scala:406:40
            release_state <= _release_state_T_14;	// src/main/scala/rocket/DCache.scala:205:30, :796:27
        end
        else if (_GEN_275)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:47, :829:{26,42}
          release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
        else if (s2_probe) begin	// src/main/scala/rocket/DCache.scala:310:25
          if (s2_prb_ack_data)	// src/main/scala/util/Misc.scala:38:9
            release_state <= 4'h2;	// src/main/scala/rocket/DCache.scala:205:30
          else if (|s2_probe_state_state)	// src/main/scala/rocket/DCache.scala:361:33, src/main/scala/tilelink/Metadata.scala:50:45
            release_state <= _release_state_T_15;	// src/main/scala/rocket/DCache.scala:205:30, :810:29
          else if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
            release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
          else	// src/main/scala/tilelink/Edges.scala:234:22
            release_state <= 4'h5;	// src/main/scala/rocket/DCache.scala:205:30
        end
        else if (s2_victimize)	// src/main/scala/rocket/DCache.scala:406:40
          release_state <= _release_state_T_14;	// src/main/scala/rocket/DCache.scala:205:30, :796:27
      end
      uncachedInFlight_0 <=
        (~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & _GEN_135))
        & (_GEN_268 | uncachedInFlight_0);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:213:33, :608:24, :609:24, :611:18, :612:13, :651:24, :652:26, :661:35, :663:{17,28}, :665:13, src/main/scala/util/package.scala:73:59
      s2_valid <= s1_valid_masked & ~s1_sfence;	// src/main/scala/rocket/DCache.scala:163:34, :190:71, :308:{25,42,45}
      s2_probe <= s1_probe;	// src/main/scala/rocket/DCache.scala:160:25, :310:25
      if (s1_probe)	// src/main/scala/rocket/DCache.scala:160:25
        lrscCount <= 7'h0;	// src/main/scala/rocket/DCache.scala:449:26
      else if (s2_valid_not_killed & lrscValid)	// src/main/scala/rocket/DCache.scala:315:45, :450:29, :460:29
        lrscCount <= 7'h3;	// src/main/scala/rocket/DCache.scala:449:26
      else if (|lrscCount)	// src/main/scala/rocket/DCache.scala:449:26, :451:34
        lrscCount <= lrscCount - 7'h1;	// src/main/scala/rocket/DCache.scala:449:26, :459:51
      else if (_GEN_267)	// src/main/scala/rocket/DCache.scala:455:54
        lrscCount <= s2_hit ? 7'h4F : 7'h0;	// src/main/scala/rocket/DCache.scala:449:26, :456:21, src/main/scala/util/Misc.scala:35:9
      pstore2_valid <= pstore2_valid & ~pstore_drain | advance_pstore1;	// src/main/scala/rocket/DCache.scala:478:30, :493:27, :498:91, :499:61, :500:{34,51}
      pstore1_held <=
        (_pstore1_held_T & ~s2_sc_fail | pstore1_held) & pstore2_valid & ~pstore_drain;	// src/main/scala/rocket/DCache.scala:454:26, :467:{46,58,61}, :478:30, :481:29, :493:27, :498:{54,71,88,91}
      if (_io_errors_bus_valid_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_first)	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_GEN_134)	// src/main/scala/rocket/DCache.scala:652:26
        grantInProgress <= ~d_last;	// src/main/scala/rocket/DCache.scala:644:32, :653:23, :655:20, :657:25, src/main/scala/tilelink/Edges.scala:233:33
      if (_GEN_271)	// src/main/scala/rocket/DCache.scala:608:24, :651:24, :652:26, :655:20, :656:27
        blockProbeAfterGrantCount <= 3'h7;	// src/main/scala/rocket/DCache.scala:645:42
      else if (|blockProbeAfterGrantCount)	// src/main/scala/rocket/DCache.scala:645:42, :646:35
        blockProbeAfterGrantCount <= blockProbeAfterGrantCount - 3'h1;	// src/main/scala/rocket/DCache.scala:645:42, :646:99
      if (_io_cpu_perf_release_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (c_first)	// src/main/scala/tilelink/Edges.scala:232:25
          counter_1 <= beats1_1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter_1 <= counter1_1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (io_cpu_perf_release_first)	// src/main/scala/tilelink/Edges.scala:232:25
          io_cpu_perf_release_counter <= io_cpu_perf_release_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          io_cpu_perf_release_counter <= io_cpu_perf_release_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_io_cpu_perf_acquire_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (io_cpu_perf_acquire_first)	// src/main/scala/tilelink/Edges.scala:232:25
          io_cpu_perf_acquire_counter <= io_cpu_perf_acquire_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          io_cpu_perf_acquire_counter <= io_cpu_perf_acquire_counter1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_io_errors_bus_valid_T & grantIsRefill)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:643:29, :1079:27
        io_cpu_perf_blocked_near_end_of_refill_refill_count <=
          io_cpu_perf_blocked_near_end_of_refill_refill_count + 3'h1;	// src/main/scala/rocket/DCache.scala:1078:33, :1079:76
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:180];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [7:0] i = 8'h0; i < 8'hB5; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        tlb_sectored_entries_0_0_level = _RANDOM[8'h0][2:1];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_0_tag_vpn = _RANDOM[8'h0][31:3];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_ = _RANDOM[8'h1][0];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_0_data_0 = {_RANDOM[8'h1][31:1], _RANDOM[8'h2][10:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_0_data_1 = {_RANDOM[8'h2][31:11], _RANDOM[8'h3][20:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_0_data_2 = {_RANDOM[8'h3][31:21], _RANDOM[8'h4][30:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_0_data_3 =
          {_RANDOM[8'h4][31], _RANDOM[8'h5], _RANDOM[8'h6][8:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_0_valid_0 = _RANDOM[8'h6][9];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_0_valid_1 = _RANDOM[8'h6][10];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_0_valid_2 = _RANDOM[8'h6][11];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_0_valid_3 = _RANDOM[8'h6][12];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_1_level = _RANDOM[8'h6][14:13];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_1_tag_vpn = {_RANDOM[8'h6][31:15], _RANDOM[8'h7][11:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb__0 = _RANDOM[8'h7][12];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_1_data_0 = {_RANDOM[8'h7][31:13], _RANDOM[8'h8][22:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_1_data_1 =
          {_RANDOM[8'h8][31:23], _RANDOM[8'h9], _RANDOM[8'hA][0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_1_data_2 = {_RANDOM[8'hA][31:1], _RANDOM[8'hB][10:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_1_data_3 = {_RANDOM[8'hB][31:11], _RANDOM[8'hC][20:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_1_valid_0 = _RANDOM[8'hC][21];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_1_valid_1 = _RANDOM[8'hC][22];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_1_valid_2 = _RANDOM[8'hC][23];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_1_valid_3 = _RANDOM[8'hC][24];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_2_level = _RANDOM[8'hC][26:25];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_2_tag_vpn = {_RANDOM[8'hC][31:27], _RANDOM[8'hD][23:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb__1 = _RANDOM[8'hD][24];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_2_data_0 =
          {_RANDOM[8'hD][31:25], _RANDOM[8'hE], _RANDOM[8'hF][2:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_2_data_1 = {_RANDOM[8'hF][31:3], _RANDOM[8'h10][12:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_2_data_2 = {_RANDOM[8'h10][31:13], _RANDOM[8'h11][22:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_2_data_3 =
          {_RANDOM[8'h11][31:23], _RANDOM[8'h12], _RANDOM[8'h13][0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_2_valid_0 = _RANDOM[8'h13][1];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_2_valid_1 = _RANDOM[8'h13][2];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_2_valid_2 = _RANDOM[8'h13][3];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_2_valid_3 = _RANDOM[8'h13][4];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_3_level = _RANDOM[8'h13][6:5];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_3_tag_vpn = {_RANDOM[8'h13][31:7], _RANDOM[8'h14][3:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb__2 = _RANDOM[8'h14][4];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_3_data_0 = {_RANDOM[8'h14][31:5], _RANDOM[8'h15][14:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_3_data_1 = {_RANDOM[8'h15][31:15], _RANDOM[8'h16][24:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_3_data_2 =
          {_RANDOM[8'h16][31:25], _RANDOM[8'h17], _RANDOM[8'h18][2:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_3_data_3 = {_RANDOM[8'h18][31:3], _RANDOM[8'h19][12:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_3_valid_0 = _RANDOM[8'h19][13];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_3_valid_1 = _RANDOM[8'h19][14];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_3_valid_2 = _RANDOM[8'h19][15];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_3_valid_3 = _RANDOM[8'h19][16];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_4_level = _RANDOM[8'h19][18:17];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_4_tag_vpn = {_RANDOM[8'h19][31:19], _RANDOM[8'h1A][15:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb__3 = _RANDOM[8'h1A][16];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_4_data_0 = {_RANDOM[8'h1A][31:17], _RANDOM[8'h1B][26:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_4_data_1 =
          {_RANDOM[8'h1B][31:27], _RANDOM[8'h1C], _RANDOM[8'h1D][4:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_4_data_2 = {_RANDOM[8'h1D][31:5], _RANDOM[8'h1E][14:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_4_data_3 = {_RANDOM[8'h1E][31:15], _RANDOM[8'h1F][24:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_4_valid_0 = _RANDOM[8'h1F][25];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_4_valid_1 = _RANDOM[8'h1F][26];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_4_valid_2 = _RANDOM[8'h1F][27];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_4_valid_3 = _RANDOM[8'h1F][28];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_5_level = _RANDOM[8'h1F][30:29];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_5_tag_vpn = {_RANDOM[8'h1F][31], _RANDOM[8'h20][27:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb__4 = _RANDOM[8'h20][28];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_5_data_0 =
          {_RANDOM[8'h20][31:29], _RANDOM[8'h21], _RANDOM[8'h22][6:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_5_data_1 = {_RANDOM[8'h22][31:7], _RANDOM[8'h23][16:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_5_data_2 = {_RANDOM[8'h23][31:17], _RANDOM[8'h24][26:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_5_data_3 =
          {_RANDOM[8'h24][31:27], _RANDOM[8'h25], _RANDOM[8'h26][4:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_5_valid_0 = _RANDOM[8'h26][5];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_5_valid_1 = _RANDOM[8'h26][6];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_5_valid_2 = _RANDOM[8'h26][7];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_5_valid_3 = _RANDOM[8'h26][8];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_6_level = _RANDOM[8'h26][10:9];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_6_tag_vpn = {_RANDOM[8'h26][31:11], _RANDOM[8'h27][7:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb__5 = _RANDOM[8'h27][8];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_6_data_0 = {_RANDOM[8'h27][31:9], _RANDOM[8'h28][18:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_6_data_1 = {_RANDOM[8'h28][31:19], _RANDOM[8'h29][28:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_6_data_2 =
          {_RANDOM[8'h29][31:29], _RANDOM[8'h2A], _RANDOM[8'h2B][6:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_6_data_3 = {_RANDOM[8'h2B][31:7], _RANDOM[8'h2C][16:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_6_valid_0 = _RANDOM[8'h2C][17];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_6_valid_1 = _RANDOM[8'h2C][18];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_6_valid_2 = _RANDOM[8'h2C][19];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_6_valid_3 = _RANDOM[8'h2C][20];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_7_level = _RANDOM[8'h2C][22:21];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_7_tag_vpn = {_RANDOM[8'h2C][31:23], _RANDOM[8'h2D][19:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb__6 = _RANDOM[8'h2D][20];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_7_data_0 = {_RANDOM[8'h2D][31:21], _RANDOM[8'h2E][30:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_7_data_1 =
          {_RANDOM[8'h2E][31], _RANDOM[8'h2F], _RANDOM[8'h30][8:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_7_data_2 = {_RANDOM[8'h30][31:9], _RANDOM[8'h31][18:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_7_data_3 = {_RANDOM[8'h31][31:19], _RANDOM[8'h32][28:0]};	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_7_valid_0 = _RANDOM[8'h32][29];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_7_valid_1 = _RANDOM[8'h32][30];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_7_valid_2 = _RANDOM[8'h32][31];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_sectored_entries_0_7_valid_3 = _RANDOM[8'h33][0];	// src/main/scala/rocket/TLB.scala:328:29
        tlb_superpage_entries_0_level = _RANDOM[8'h33][2:1];	// src/main/scala/rocket/TLB.scala:328:29, :330:30
        tlb_superpage_entries_0_tag_vpn = _RANDOM[8'h33][31:3];	// src/main/scala/rocket/TLB.scala:328:29, :330:30
        tlb__7 = _RANDOM[8'h34][0];	// src/main/scala/rocket/TLB.scala:330:30
        tlb_superpage_entries_0_data_0 = {_RANDOM[8'h34][31:1], _RANDOM[8'h35][10:0]};	// src/main/scala/rocket/TLB.scala:330:30
        tlb_superpage_entries_0_valid_0 = _RANDOM[8'h35][11];	// src/main/scala/rocket/TLB.scala:330:30
        tlb_superpage_entries_1_level = _RANDOM[8'h35][13:12];	// src/main/scala/rocket/TLB.scala:330:30
        tlb_superpage_entries_1_tag_vpn = {_RANDOM[8'h35][31:14], _RANDOM[8'h36][10:0]};	// src/main/scala/rocket/TLB.scala:330:30
        tlb__8 = _RANDOM[8'h36][11];	// src/main/scala/rocket/TLB.scala:330:30
        tlb_superpage_entries_1_data_0 = {_RANDOM[8'h36][31:12], _RANDOM[8'h37][21:0]};	// src/main/scala/rocket/TLB.scala:330:30
        tlb_superpage_entries_1_valid_0 = _RANDOM[8'h37][22];	// src/main/scala/rocket/TLB.scala:330:30
        tlb_superpage_entries_2_level = _RANDOM[8'h37][24:23];	// src/main/scala/rocket/TLB.scala:330:30
        tlb_superpage_entries_2_tag_vpn = {_RANDOM[8'h37][31:25], _RANDOM[8'h38][21:0]};	// src/main/scala/rocket/TLB.scala:330:30
        tlb__9 = _RANDOM[8'h38][22];	// src/main/scala/rocket/TLB.scala:330:30
        tlb_superpage_entries_2_data_0 =
          {_RANDOM[8'h38][31:23], _RANDOM[8'h39], _RANDOM[8'h3A][0]};	// src/main/scala/rocket/TLB.scala:330:30
        tlb_superpage_entries_2_valid_0 = _RANDOM[8'h3A][1];	// src/main/scala/rocket/TLB.scala:330:30
        tlb_superpage_entries_3_level = _RANDOM[8'h3A][3:2];	// src/main/scala/rocket/TLB.scala:330:30
        tlb_superpage_entries_3_tag_vpn = {_RANDOM[8'h3A][31:4], _RANDOM[8'h3B][0]};	// src/main/scala/rocket/TLB.scala:330:30
        tlb__10 = _RANDOM[8'h3B][1];	// src/main/scala/rocket/TLB.scala:330:30
        tlb_superpage_entries_3_data_0 = {_RANDOM[8'h3B][31:2], _RANDOM[8'h3C][11:0]};	// src/main/scala/rocket/TLB.scala:330:30
        tlb_superpage_entries_3_valid_0 = _RANDOM[8'h3C][12];	// src/main/scala/rocket/TLB.scala:330:30
        tlb_state = _RANDOM[8'h3C][14:13];	// src/main/scala/rocket/TLB.scala:330:30, :341:22
        tlb_r_refill_tag = {_RANDOM[8'h3C][31:15], _RANDOM[8'h3D][11:0]};	// src/main/scala/rocket/TLB.scala:330:30, :343:25
        tlb_r_superpage_repl_addr = _RANDOM[8'h3D][13:12];	// src/main/scala/rocket/TLB.scala:343:25, :344:34
        tlb_r_sectored_repl_addr = _RANDOM[8'h3D][16:14];	// src/main/scala/rocket/TLB.scala:343:25, :345:33
        tlb_r_sectored_hit_valid = _RANDOM[8'h3D][17];	// src/main/scala/rocket/TLB.scala:343:25, :346:27
        tlb_r_sectored_hit_bits = _RANDOM[8'h3D][20:18];	// src/main/scala/rocket/TLB.scala:343:25, :346:27
        tlb__waddr_T = _RANDOM[8'h3D][21];	// src/main/scala/rocket/TLB.scala:343:25, :347:28
        tlb_r_superpage_hit_bits = _RANDOM[8'h3D][23:22];	// src/main/scala/rocket/TLB.scala:343:25, :347:28
        tlb_r_vstage1_en = _RANDOM[8'h3D][24];	// src/main/scala/rocket/TLB.scala:343:25, :348:25
        tlb_r_stage2_en = _RANDOM[8'h3D][25];	// src/main/scala/rocket/TLB.scala:343:25, :349:24
        tlb_r_need_gpa = _RANDOM[8'h3D][26];	// src/main/scala/rocket/TLB.scala:343:25, :350:23
        tlb_r_gpa_valid = _RANDOM[8'h3D][27];	// src/main/scala/rocket/TLB.scala:343:25, :351:24
        tlb_r_gpa = {_RANDOM[8'h3D][31:28], _RANDOM[8'h3E], _RANDOM[8'h3F][4:0]};	// src/main/scala/rocket/TLB.scala:343:25, :352:18
        tlb_r_gpa_vpn = {_RANDOM[8'h3F][31:5], _RANDOM[8'h40][1:0]};	// src/main/scala/rocket/TLB.scala:352:18, :353:22
        tlb_r_gpa_is_pte = _RANDOM[8'h40][2];	// src/main/scala/rocket/TLB.scala:353:22, :354:25
        tlb_v_entries_use_stage1 = _RANDOM[8'h40][3];	// src/main/scala/rocket/TLB.scala:353:22, :391:37
        tlb_state_vec_0 = _RANDOM[8'h40][17:11];	// src/main/scala/rocket/TLB.scala:353:22, src/main/scala/util/Replacement.scala:305:17
        tlb_state_reg_1 = _RANDOM[8'h40][20:18];	// src/main/scala/rocket/TLB.scala:353:22, src/main/scala/util/Replacement.scala:168:70
        s1_valid = _RANDOM[8'h81][9];	// src/main/scala/rocket/DCache.scala:159:25
        s1_probe = _RANDOM[8'h81][10];	// src/main/scala/rocket/DCache.scala:159:25, :160:25
        probe_bits_opcode = _RANDOM[8'h81][13:11];	// src/main/scala/rocket/DCache.scala:159:25, :161:29
        probe_bits_param = _RANDOM[8'h81][15:14];	// src/main/scala/rocket/DCache.scala:159:25, :161:29
        probe_bits_size = _RANDOM[8'h81][19:16];	// src/main/scala/rocket/DCache.scala:159:25, :161:29
        probe_bits_source = _RANDOM[8'h81][20];	// src/main/scala/rocket/DCache.scala:159:25, :161:29
        probe_bits_address = {_RANDOM[8'h81][31:21], _RANDOM[8'h82][20:0]};	// src/main/scala/rocket/DCache.scala:159:25, :161:29
        probe_bits_mask = _RANDOM[8'h82][28:21];	// src/main/scala/rocket/DCache.scala:161:29
        probe_bits_data = {_RANDOM[8'h82][31:29], _RANDOM[8'h83], _RANDOM[8'h84][28:0]};	// src/main/scala/rocket/DCache.scala:161:29
        probe_bits_corrupt = _RANDOM[8'h84][29];	// src/main/scala/rocket/DCache.scala:161:29
        s1_req_addr = {_RANDOM[8'h85], _RANDOM[8'h86][10:0]};	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_tag = _RANDOM[8'h86][17:11];	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_cmd = _RANDOM[8'h86][22:18];	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_size = _RANDOM[8'h86][24:23];	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_signed = _RANDOM[8'h86][25];	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_dprv = _RANDOM[8'h86][27:26];	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_dv = _RANDOM[8'h86][28];	// src/main/scala/rocket/DCache.scala:173:25
        s1_req_phys = _RANDOM[8'h86][29];	// src/main/scala/rocket/DCache.scala:173:25
        s1_tlb_req_vaddr = {_RANDOM[8'h89][31:8], _RANDOM[8'h8A][18:0]};	// src/main/scala/rocket/DCache.scala:185:29
        s1_tlb_req_passthrough = _RANDOM[8'h8A][19];	// src/main/scala/rocket/DCache.scala:185:29
        s1_tlb_req_size = _RANDOM[8'h8A][21:20];	// src/main/scala/rocket/DCache.scala:185:29
        s1_tlb_req_cmd = _RANDOM[8'h8A][26:22];	// src/main/scala/rocket/DCache.scala:185:29
        s1_tlb_req_prv = _RANDOM[8'h8A][28:27];	// src/main/scala/rocket/DCache.scala:185:29
        s1_tlb_req_v = _RANDOM[8'h8A][29];	// src/main/scala/rocket/DCache.scala:185:29
        s1_flush_valid = _RANDOM[8'h8A][30];	// src/main/scala/rocket/DCache.scala:185:29, :192:27
        cached_grant_wait = _RANDOM[8'h8F][9];	// src/main/scala/rocket/DCache.scala:200:34
        resetting = _RANDOM[8'h8F][10];	// src/main/scala/rocket/DCache.scala:200:34, :201:26
        flushCounter = _RANDOM[8'h8F][18:11];	// src/main/scala/rocket/DCache.scala:200:34, :202:29
        release_ack_wait = _RANDOM[8'h8F][19];	// src/main/scala/rocket/DCache.scala:200:34, :203:33
        release_ack_addr = {_RANDOM[8'h8F][31:20], _RANDOM[8'h90][19:0]};	// src/main/scala/rocket/DCache.scala:200:34, :204:29
        release_state = _RANDOM[8'h90][23:20];	// src/main/scala/rocket/DCache.scala:204:29, :205:30
        refill_way = _RANDOM[8'h90][27:24];	// src/main/scala/rocket/DCache.scala:204:29, :206:23
        uncachedInFlight_0 = _RANDOM[8'h90][28];	// src/main/scala/rocket/DCache.scala:204:29, :213:33
        uncachedReqs_0_addr =
          {_RANDOM[8'h90][31:29], _RANDOM[8'h91], _RANDOM[8'h92][7:0]};	// src/main/scala/rocket/DCache.scala:204:29, :214:25
        uncachedReqs_0_tag = _RANDOM[8'h92][14:8];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_cmd = _RANDOM[8'h92][19:15];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_size = _RANDOM[8'h92][21:20];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_signed = _RANDOM[8'h92][22];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_dprv = _RANDOM[8'h92][24:23];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_dv = _RANDOM[8'h92][25];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_phys = _RANDOM[8'h92][26];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_no_alloc = _RANDOM[8'h92][27];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_no_xcpt = _RANDOM[8'h92][28];	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_data =
          {_RANDOM[8'h92][31:29], _RANDOM[8'h93], _RANDOM[8'h94][28:0]};	// src/main/scala/rocket/DCache.scala:214:25
        uncachedReqs_0_mask = {_RANDOM[8'h94][31:29], _RANDOM[8'h95][4:0]};	// src/main/scala/rocket/DCache.scala:214:25
        s1_did_read = _RANDOM[8'h95][5];	// src/main/scala/rocket/DCache.scala:214:25, :236:30
        s2_valid = _RANDOM[8'h95][7];	// src/main/scala/rocket/DCache.scala:214:25, :308:25
        s2_probe = _RANDOM[8'h95][8];	// src/main/scala/rocket/DCache.scala:214:25, :310:25
        s2_not_nacked_in_s1 = _RANDOM[8'h95][9];	// src/main/scala/rocket/DCache.scala:214:25, :312:36
        s2_req_addr = {_RANDOM[8'h95][31:10], _RANDOM[8'h96][20:0]};	// src/main/scala/rocket/DCache.scala:214:25, :316:19
        s2_req_tag = _RANDOM[8'h96][27:21];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_cmd = {_RANDOM[8'h96][31:28], _RANDOM[8'h97][0]};	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_size = _RANDOM[8'h97][2:1];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_signed = _RANDOM[8'h97][3];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_dprv = _RANDOM[8'h97][5:4];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_dv = _RANDOM[8'h97][6];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_phys = _RANDOM[8'h97][7];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_no_alloc = _RANDOM[8'h97][8];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_no_xcpt = _RANDOM[8'h97][9];	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_data = {_RANDOM[8'h97][31:10], _RANDOM[8'h98], _RANDOM[8'h99][9:0]};	// src/main/scala/rocket/DCache.scala:316:19
        s2_req_mask = _RANDOM[8'h99][17:10];	// src/main/scala/rocket/DCache.scala:316:19
        s2_tlb_xcpt_miss = _RANDOM[8'h99][18];	// src/main/scala/rocket/DCache.scala:316:19, :319:24
        s2_tlb_xcpt_paddr = {_RANDOM[8'h99][31:19], _RANDOM[8'h9A][18:0]};	// src/main/scala/rocket/DCache.scala:316:19, :319:24
        s2_tlb_xcpt_gpa = {_RANDOM[8'h9A][31:19], _RANDOM[8'h9B][29:0]};	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_gpa_is_pte = _RANDOM[8'h9B][30];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_pf_ld = _RANDOM[8'h9B][31];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_pf_st = _RANDOM[8'h9C][0];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_pf_inst = _RANDOM[8'h9C][1];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_gf_ld = _RANDOM[8'h9C][2];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_gf_st = _RANDOM[8'h9C][3];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_gf_inst = _RANDOM[8'h9C][4];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_ae_ld = _RANDOM[8'h9C][5];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_ae_st = _RANDOM[8'h9C][6];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_ae_inst = _RANDOM[8'h9C][7];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_ma_ld = _RANDOM[8'h9C][8];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_ma_st = _RANDOM[8'h9C][9];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_cacheable = _RANDOM[8'h9C][11];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_must_alloc = _RANDOM[8'h9C][12];	// src/main/scala/rocket/DCache.scala:319:24
        s2_tlb_xcpt_prefetchable = _RANDOM[8'h9C][13];	// src/main/scala/rocket/DCache.scala:319:24
        s2_pma_miss = _RANDOM[8'h9C][14];	// src/main/scala/rocket/DCache.scala:319:24, :320:19
        s2_pma_paddr = {_RANDOM[8'h9C][31:15], _RANDOM[8'h9D][14:0]};	// src/main/scala/rocket/DCache.scala:319:24, :320:19
        s2_pma_gpa = {_RANDOM[8'h9D][31:15], _RANDOM[8'h9E][25:0]};	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_gpa_is_pte = _RANDOM[8'h9E][26];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_pf_ld = _RANDOM[8'h9E][27];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_pf_st = _RANDOM[8'h9E][28];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_pf_inst = _RANDOM[8'h9E][29];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_gf_ld = _RANDOM[8'h9E][30];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_gf_st = _RANDOM[8'h9E][31];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_gf_inst = _RANDOM[8'h9F][0];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_ae_ld = _RANDOM[8'h9F][1];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_ae_st = _RANDOM[8'h9F][2];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_ae_inst = _RANDOM[8'h9F][3];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_ma_ld = _RANDOM[8'h9F][4];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_ma_st = _RANDOM[8'h9F][5];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_cacheable = _RANDOM[8'h9F][7];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_must_alloc = _RANDOM[8'h9F][8];	// src/main/scala/rocket/DCache.scala:320:19
        s2_pma_prefetchable = _RANDOM[8'h9F][9];	// src/main/scala/rocket/DCache.scala:320:19
        s2_uncached_resp_addr = {_RANDOM[8'h9F][31:10], _RANDOM[8'hA0][20:0]};	// src/main/scala/rocket/DCache.scala:320:19, :321:34
        s2_vaddr_r = {_RANDOM[8'hA0][31:21], _RANDOM[8'hA1]};	// src/main/scala/rocket/DCache.scala:321:34, :328:31
        s2_flush_valid_pre_tag_ecc = _RANDOM[8'hA2][0];	// src/main/scala/rocket/DCache.scala:332:43
        s2_meta_corrected_r = _RANDOM[8'hA2][30:9];	// src/main/scala/rocket/DCache.scala:332:43, :338:61
        s2_meta_corrected_r_1 = {_RANDOM[8'hA2][31], _RANDOM[8'hA3][20:0]};	// src/main/scala/rocket/DCache.scala:332:43, :338:61
        s2_meta_corrected_r_2 = {_RANDOM[8'hA3][31:21], _RANDOM[8'hA4][10:0]};	// src/main/scala/rocket/DCache.scala:338:61
        s2_meta_corrected_r_3 = {_RANDOM[8'hA4][31:11], _RANDOM[8'hA5][0]};	// src/main/scala/rocket/DCache.scala:338:61
        s2_data = {_RANDOM[8'hA5][31:1], _RANDOM[8'hA6], _RANDOM[8'hA7][0]};	// src/main/scala/rocket/DCache.scala:338:61, :356:18
        s2_probe_way = _RANDOM[8'hA7][4:1];	// src/main/scala/rocket/DCache.scala:356:18, :360:31
        s2_probe_state_state = _RANDOM[8'hA7][6:5];	// src/main/scala/rocket/DCache.scala:356:18, :361:33
        s2_hit_way = _RANDOM[8'hA7][10:7];	// src/main/scala/rocket/DCache.scala:356:18, :362:29
        s2_hit_state_state = _RANDOM[8'hA7][12:11];	// src/main/scala/rocket/DCache.scala:356:18, :363:31
        s2_victim_way_r = _RANDOM[8'hA7][15:14];	// src/main/scala/rocket/DCache.scala:356:18, :408:41
        lrscCount = _RANDOM[8'hA7][22:16];	// src/main/scala/rocket/DCache.scala:356:18, :449:26
        lrscAddr = {_RANDOM[8'hA7][31:23], _RANDOM[8'hA8][27:0]};	// src/main/scala/rocket/DCache.scala:356:18, :452:21
        s2_correct_REG = _RANDOM[8'hA8][28];	// src/main/scala/rocket/DCache.scala:452:21, :464:66
        pstore1_cmd = {_RANDOM[8'hA8][31:29], _RANDOM[8'hA9][1:0]};	// src/main/scala/rocket/DCache.scala:452:21, :469:30
        pstore1_addr = {_RANDOM[8'hA9][31:2], _RANDOM[8'hAA][12:0]};	// src/main/scala/rocket/DCache.scala:469:30, :470:31
        pstore1_data = {_RANDOM[8'hAA][31:13], _RANDOM[8'hAB], _RANDOM[8'hAC][12:0]};	// src/main/scala/rocket/DCache.scala:470:31, :471:31
        pstore1_way = _RANDOM[8'hAC][16:13];	// src/main/scala/rocket/DCache.scala:471:31, :472:30
        pstore1_mask = _RANDOM[8'hAC][24:17];	// src/main/scala/rocket/DCache.scala:471:31, :473:31
        pstore1_rmw_r = _RANDOM[8'hAC][25];	// src/main/scala/rocket/DCache.scala:471:31, :475:44
        pstore2_valid = _RANDOM[8'hAC][26];	// src/main/scala/rocket/DCache.scala:471:31, :478:30
        pstore_drain_on_miss_REG = _RANDOM[8'hAC][27];	// src/main/scala/rocket/DCache.scala:471:31, :480:56
        pstore1_held = _RANDOM[8'hAC][28];	// src/main/scala/rocket/DCache.scala:471:31, :481:29
        pstore2_addr = {_RANDOM[8'hAC][31:29], _RANDOM[8'hAD], _RANDOM[8'hAE][7:0]};	// src/main/scala/rocket/DCache.scala:471:31, :501:31
        pstore2_way = _RANDOM[8'hAE][11:8];	// src/main/scala/rocket/DCache.scala:501:31, :502:30
        pstore2_storegen_data_r = _RANDOM[8'hAE][19:12];	// src/main/scala/rocket/DCache.scala:501:31, :505:22
        pstore2_storegen_data_r_1 = _RANDOM[8'hAE][27:20];	// src/main/scala/rocket/DCache.scala:501:31, :505:22
        pstore2_storegen_data_r_2 = {_RANDOM[8'hAE][31:28], _RANDOM[8'hAF][3:0]};	// src/main/scala/rocket/DCache.scala:501:31, :505:22
        pstore2_storegen_data_r_3 = _RANDOM[8'hAF][11:4];	// src/main/scala/rocket/DCache.scala:505:22
        pstore2_storegen_data_r_4 = _RANDOM[8'hAF][19:12];	// src/main/scala/rocket/DCache.scala:505:22
        pstore2_storegen_data_r_5 = _RANDOM[8'hAF][27:20];	// src/main/scala/rocket/DCache.scala:505:22
        pstore2_storegen_data_r_6 = {_RANDOM[8'hAF][31:28], _RANDOM[8'hB0][3:0]};	// src/main/scala/rocket/DCache.scala:505:22
        pstore2_storegen_data_r_7 = _RANDOM[8'hB0][11:4];	// src/main/scala/rocket/DCache.scala:505:22
        pstore2_storegen_mask = _RANDOM[8'hB0][19:12];	// src/main/scala/rocket/DCache.scala:505:22, :508:19
        io_cpu_s2_nack_cause_raw_REG = _RANDOM[8'hB0][20];	// src/main/scala/rocket/DCache.scala:505:22, :551:38
        counter = _RANDOM[8'hB0][29:21];	// src/main/scala/rocket/DCache.scala:505:22, src/main/scala/tilelink/Edges.scala:230:27
        grantInProgress = _RANDOM[8'hB0][30];	// src/main/scala/rocket/DCache.scala:505:22, :644:32
        blockProbeAfterGrantCount = {_RANDOM[8'hB0][31], _RANDOM[8'hB1][1:0]};	// src/main/scala/rocket/DCache.scala:505:22, :645:42
        blockUncachedGrant = _RANDOM[8'hB1][2];	// src/main/scala/rocket/DCache.scala:645:42, :727:33
        counter_1 = _RANDOM[8'hB1][11:3];	// src/main/scala/rocket/DCache.scala:645:42, src/main/scala/tilelink/Edges.scala:230:27
        s1_release_data_valid = _RANDOM[8'hB1][12];	// src/main/scala/rocket/DCache.scala:645:42, :778:38
        s2_release_data_valid = _RANDOM[8'hB1][13];	// src/main/scala/rocket/DCache.scala:645:42, :779:38
        io_cpu_s2_xcpt_REG = _RANDOM[8'hB1][14];	// src/main/scala/rocket/DCache.scala:645:42, :909:32
        s2_uncached_data_word =
          {_RANDOM[8'hB1][31:15], _RANDOM[8'hB2], _RANDOM[8'hB3][14:0]};	// src/main/scala/rocket/DCache.scala:645:42, :923:40
        doUncachedResp = _RANDOM[8'hB3][15];	// src/main/scala/rocket/DCache.scala:923:40, :924:31
        REG = _RANDOM[8'hB3][16];	// src/main/scala/rocket/DCache.scala:923:40, :984:18
        io_cpu_perf_acquire_counter = _RANDOM[8'hB3][25:17];	// src/main/scala/rocket/DCache.scala:923:40, src/main/scala/tilelink/Edges.scala:230:27
        io_cpu_perf_release_counter = {_RANDOM[8'hB3][31:26], _RANDOM[8'hB4][2:0]};	// src/main/scala/rocket/DCache.scala:923:40, src/main/scala/tilelink/Edges.scala:230:27
        io_cpu_perf_blocked_near_end_of_refill_refill_count = _RANDOM[8'hB4][5:3];	// src/main/scala/rocket/DCache.scala:1078:33, src/main/scala/tilelink/Edges.scala:230:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  PMPChecker tlb_pmp (	// src/main/scala/rocket/TLB.scala:405:19
    .io_prv         (tlb_mpu_priv[1:0]),	// src/main/scala/rocket/TLB.scala:404:27, :409:14
    .io_pmp_0_cfg_l (tlb_io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a (tlb_io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_x (tlb_io_ptw_pmp_0_cfg_x),
    .io_pmp_0_cfg_w (tlb_io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r (tlb_io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr  (tlb_io_ptw_pmp_0_addr),
    .io_pmp_0_mask  (tlb_io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l (tlb_io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a (tlb_io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_x (tlb_io_ptw_pmp_1_cfg_x),
    .io_pmp_1_cfg_w (tlb_io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r (tlb_io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr  (tlb_io_ptw_pmp_1_addr),
    .io_pmp_1_mask  (tlb_io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l (tlb_io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a (tlb_io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_x (tlb_io_ptw_pmp_2_cfg_x),
    .io_pmp_2_cfg_w (tlb_io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r (tlb_io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr  (tlb_io_ptw_pmp_2_addr),
    .io_pmp_2_mask  (tlb_io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l (tlb_io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a (tlb_io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_x (tlb_io_ptw_pmp_3_cfg_x),
    .io_pmp_3_cfg_w (tlb_io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r (tlb_io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr  (tlb_io_ptw_pmp_3_addr),
    .io_pmp_3_mask  (tlb_io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l (tlb_io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a (tlb_io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_x (tlb_io_ptw_pmp_4_cfg_x),
    .io_pmp_4_cfg_w (tlb_io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r (tlb_io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr  (tlb_io_ptw_pmp_4_addr),
    .io_pmp_4_mask  (tlb_io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l (tlb_io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a (tlb_io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_x (tlb_io_ptw_pmp_5_cfg_x),
    .io_pmp_5_cfg_w (tlb_io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r (tlb_io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr  (tlb_io_ptw_pmp_5_addr),
    .io_pmp_5_mask  (tlb_io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l (tlb_io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a (tlb_io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_x (tlb_io_ptw_pmp_6_cfg_x),
    .io_pmp_6_cfg_w (tlb_io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r (tlb_io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr  (tlb_io_ptw_pmp_6_addr),
    .io_pmp_6_mask  (tlb_io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l (tlb_io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a (tlb_io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_x (tlb_io_ptw_pmp_7_cfg_x),
    .io_pmp_7_cfg_w (tlb_io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r (tlb_io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr  (tlb_io_ptw_pmp_7_addr),
    .io_pmp_7_mask  (tlb_io_ptw_pmp_7_mask),
    .io_addr        (tlb_mpu_physaddr[31:0]),	// src/main/scala/rocket/TLB.scala:403:25, :406:15
    .io_size        (tlb_io_req_bits_size),
    .io_r           (_tlb_pmp_io_r),
    .io_w           (_tlb_pmp_io_w),
    .io_x           (_tlb_pmp_io_x)
  );	// src/main/scala/rocket/TLB.scala:405:19
  OptimizationBarrier tlb_entries_barrier (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (tlb__entries_WIRE_1[41:22]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_u                    (tlb__entries_WIRE_1[21]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_g                    (tlb__entries_WIRE_1[20]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_ptw               (tlb__entries_WIRE_1[19]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_final             (tlb__entries_WIRE_1[18]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_stage2            (tlb__entries_WIRE_1[17]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pf                   (tlb__entries_WIRE_1[16]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_gf                   (tlb__entries_WIRE_1[15]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sw                   (tlb__entries_WIRE_1[14]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sx                   (tlb__entries_WIRE_1[13]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sr                   (tlb__entries_WIRE_1[12]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hw                   (tlb__entries_WIRE_1[11]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hx                   (tlb__entries_WIRE_1[10]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hr                   (tlb__entries_WIRE_1[9]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pw                   (tlb__entries_WIRE_1[8]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_px                   (tlb__entries_WIRE_1[7]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pr                   (tlb__entries_WIRE_1[6]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ppp                  (tlb__entries_WIRE_1[5]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pal                  (tlb__entries_WIRE_1[4]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_paa                  (tlb__entries_WIRE_1[3]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_eff                  (tlb__entries_WIRE_1[2]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_c                    (tlb__entries_WIRE_1[1]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_fragmented_superpage (tlb__entries_WIRE_1[0]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_y_ppn                  (_tlb_entries_barrier_io_y_ppn),
    .io_y_u                    (_tlb_entries_barrier_io_y_u),
    .io_y_ae_ptw               (_tlb_entries_barrier_io_y_ae_ptw),
    .io_y_ae_final             (_tlb_entries_barrier_io_y_ae_final),
    .io_y_ae_stage2            (_tlb_entries_barrier_io_y_ae_stage2),
    .io_y_pf                   (_tlb_entries_barrier_io_y_pf),
    .io_y_gf                   (_tlb_entries_barrier_io_y_gf),
    .io_y_sw                   (_tlb_entries_barrier_io_y_sw),
    .io_y_sx                   (_tlb_entries_barrier_io_y_sx),
    .io_y_sr                   (_tlb_entries_barrier_io_y_sr),
    .io_y_hw                   (_tlb_entries_barrier_io_y_hw),
    .io_y_hx                   (_tlb_entries_barrier_io_y_hx),
    .io_y_hr                   (_tlb_entries_barrier_io_y_hr),
    .io_y_pw                   (_tlb_entries_barrier_io_y_pw),
    .io_y_px                   (_tlb_entries_barrier_io_y_px),
    .io_y_pr                   (_tlb_entries_barrier_io_y_pr),
    .io_y_ppp                  (_tlb_entries_barrier_io_y_ppp),
    .io_y_pal                  (_tlb_entries_barrier_io_y_pal),
    .io_y_paa                  (_tlb_entries_barrier_io_y_paa),
    .io_y_eff                  (_tlb_entries_barrier_io_y_eff),
    .io_y_c                    (_tlb_entries_barrier_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier tlb_entries_barrier_1 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (tlb__entries_WIRE_3[41:22]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_u                    (tlb__entries_WIRE_3[21]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_g                    (tlb__entries_WIRE_3[20]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_ptw               (tlb__entries_WIRE_3[19]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_final             (tlb__entries_WIRE_3[18]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_stage2            (tlb__entries_WIRE_3[17]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pf                   (tlb__entries_WIRE_3[16]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_gf                   (tlb__entries_WIRE_3[15]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sw                   (tlb__entries_WIRE_3[14]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sx                   (tlb__entries_WIRE_3[13]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sr                   (tlb__entries_WIRE_3[12]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hw                   (tlb__entries_WIRE_3[11]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hx                   (tlb__entries_WIRE_3[10]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hr                   (tlb__entries_WIRE_3[9]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pw                   (tlb__entries_WIRE_3[8]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_px                   (tlb__entries_WIRE_3[7]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pr                   (tlb__entries_WIRE_3[6]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ppp                  (tlb__entries_WIRE_3[5]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pal                  (tlb__entries_WIRE_3[4]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_paa                  (tlb__entries_WIRE_3[3]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_eff                  (tlb__entries_WIRE_3[2]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_c                    (tlb__entries_WIRE_3[1]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_fragmented_superpage (tlb__entries_WIRE_3[0]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_y_ppn                  (_tlb_entries_barrier_1_io_y_ppn),
    .io_y_u                    (_tlb_entries_barrier_1_io_y_u),
    .io_y_ae_ptw               (_tlb_entries_barrier_1_io_y_ae_ptw),
    .io_y_ae_final             (_tlb_entries_barrier_1_io_y_ae_final),
    .io_y_ae_stage2            (_tlb_entries_barrier_1_io_y_ae_stage2),
    .io_y_pf                   (_tlb_entries_barrier_1_io_y_pf),
    .io_y_gf                   (_tlb_entries_barrier_1_io_y_gf),
    .io_y_sw                   (_tlb_entries_barrier_1_io_y_sw),
    .io_y_sx                   (_tlb_entries_barrier_1_io_y_sx),
    .io_y_sr                   (_tlb_entries_barrier_1_io_y_sr),
    .io_y_hw                   (_tlb_entries_barrier_1_io_y_hw),
    .io_y_hx                   (_tlb_entries_barrier_1_io_y_hx),
    .io_y_hr                   (_tlb_entries_barrier_1_io_y_hr),
    .io_y_pw                   (_tlb_entries_barrier_1_io_y_pw),
    .io_y_px                   (_tlb_entries_barrier_1_io_y_px),
    .io_y_pr                   (_tlb_entries_barrier_1_io_y_pr),
    .io_y_ppp                  (_tlb_entries_barrier_1_io_y_ppp),
    .io_y_pal                  (_tlb_entries_barrier_1_io_y_pal),
    .io_y_paa                  (_tlb_entries_barrier_1_io_y_paa),
    .io_y_eff                  (_tlb_entries_barrier_1_io_y_eff),
    .io_y_c                    (_tlb_entries_barrier_1_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier tlb_entries_barrier_2 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (tlb__entries_WIRE_5[41:22]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_u                    (tlb__entries_WIRE_5[21]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_g                    (tlb__entries_WIRE_5[20]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_ptw               (tlb__entries_WIRE_5[19]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_final             (tlb__entries_WIRE_5[18]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_stage2            (tlb__entries_WIRE_5[17]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pf                   (tlb__entries_WIRE_5[16]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_gf                   (tlb__entries_WIRE_5[15]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sw                   (tlb__entries_WIRE_5[14]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sx                   (tlb__entries_WIRE_5[13]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sr                   (tlb__entries_WIRE_5[12]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hw                   (tlb__entries_WIRE_5[11]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hx                   (tlb__entries_WIRE_5[10]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hr                   (tlb__entries_WIRE_5[9]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pw                   (tlb__entries_WIRE_5[8]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_px                   (tlb__entries_WIRE_5[7]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pr                   (tlb__entries_WIRE_5[6]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ppp                  (tlb__entries_WIRE_5[5]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pal                  (tlb__entries_WIRE_5[4]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_paa                  (tlb__entries_WIRE_5[3]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_eff                  (tlb__entries_WIRE_5[2]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_c                    (tlb__entries_WIRE_5[1]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_fragmented_superpage (tlb__entries_WIRE_5[0]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_y_ppn                  (_tlb_entries_barrier_2_io_y_ppn),
    .io_y_u                    (_tlb_entries_barrier_2_io_y_u),
    .io_y_ae_ptw               (_tlb_entries_barrier_2_io_y_ae_ptw),
    .io_y_ae_final             (_tlb_entries_barrier_2_io_y_ae_final),
    .io_y_ae_stage2            (_tlb_entries_barrier_2_io_y_ae_stage2),
    .io_y_pf                   (_tlb_entries_barrier_2_io_y_pf),
    .io_y_gf                   (_tlb_entries_barrier_2_io_y_gf),
    .io_y_sw                   (_tlb_entries_barrier_2_io_y_sw),
    .io_y_sx                   (_tlb_entries_barrier_2_io_y_sx),
    .io_y_sr                   (_tlb_entries_barrier_2_io_y_sr),
    .io_y_hw                   (_tlb_entries_barrier_2_io_y_hw),
    .io_y_hx                   (_tlb_entries_barrier_2_io_y_hx),
    .io_y_hr                   (_tlb_entries_barrier_2_io_y_hr),
    .io_y_pw                   (_tlb_entries_barrier_2_io_y_pw),
    .io_y_px                   (_tlb_entries_barrier_2_io_y_px),
    .io_y_pr                   (_tlb_entries_barrier_2_io_y_pr),
    .io_y_ppp                  (_tlb_entries_barrier_2_io_y_ppp),
    .io_y_pal                  (_tlb_entries_barrier_2_io_y_pal),
    .io_y_paa                  (_tlb_entries_barrier_2_io_y_paa),
    .io_y_eff                  (_tlb_entries_barrier_2_io_y_eff),
    .io_y_c                    (_tlb_entries_barrier_2_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier tlb_entries_barrier_3 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (tlb__entries_WIRE_7[41:22]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_u                    (tlb__entries_WIRE_7[21]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_g                    (tlb__entries_WIRE_7[20]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_ptw               (tlb__entries_WIRE_7[19]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_final             (tlb__entries_WIRE_7[18]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_stage2            (tlb__entries_WIRE_7[17]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pf                   (tlb__entries_WIRE_7[16]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_gf                   (tlb__entries_WIRE_7[15]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sw                   (tlb__entries_WIRE_7[14]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sx                   (tlb__entries_WIRE_7[13]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sr                   (tlb__entries_WIRE_7[12]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hw                   (tlb__entries_WIRE_7[11]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hx                   (tlb__entries_WIRE_7[10]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hr                   (tlb__entries_WIRE_7[9]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pw                   (tlb__entries_WIRE_7[8]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_px                   (tlb__entries_WIRE_7[7]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pr                   (tlb__entries_WIRE_7[6]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ppp                  (tlb__entries_WIRE_7[5]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pal                  (tlb__entries_WIRE_7[4]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_paa                  (tlb__entries_WIRE_7[3]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_eff                  (tlb__entries_WIRE_7[2]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_c                    (tlb__entries_WIRE_7[1]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_fragmented_superpage (tlb__entries_WIRE_7[0]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_y_ppn                  (_tlb_entries_barrier_3_io_y_ppn),
    .io_y_u                    (_tlb_entries_barrier_3_io_y_u),
    .io_y_ae_ptw               (_tlb_entries_barrier_3_io_y_ae_ptw),
    .io_y_ae_final             (_tlb_entries_barrier_3_io_y_ae_final),
    .io_y_ae_stage2            (_tlb_entries_barrier_3_io_y_ae_stage2),
    .io_y_pf                   (_tlb_entries_barrier_3_io_y_pf),
    .io_y_gf                   (_tlb_entries_barrier_3_io_y_gf),
    .io_y_sw                   (_tlb_entries_barrier_3_io_y_sw),
    .io_y_sx                   (_tlb_entries_barrier_3_io_y_sx),
    .io_y_sr                   (_tlb_entries_barrier_3_io_y_sr),
    .io_y_hw                   (_tlb_entries_barrier_3_io_y_hw),
    .io_y_hx                   (_tlb_entries_barrier_3_io_y_hx),
    .io_y_hr                   (_tlb_entries_barrier_3_io_y_hr),
    .io_y_pw                   (_tlb_entries_barrier_3_io_y_pw),
    .io_y_px                   (_tlb_entries_barrier_3_io_y_px),
    .io_y_pr                   (_tlb_entries_barrier_3_io_y_pr),
    .io_y_ppp                  (_tlb_entries_barrier_3_io_y_ppp),
    .io_y_pal                  (_tlb_entries_barrier_3_io_y_pal),
    .io_y_paa                  (_tlb_entries_barrier_3_io_y_paa),
    .io_y_eff                  (_tlb_entries_barrier_3_io_y_eff),
    .io_y_c                    (_tlb_entries_barrier_3_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier tlb_entries_barrier_4 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (tlb__entries_WIRE_9[41:22]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_u                    (tlb__entries_WIRE_9[21]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_g                    (tlb__entries_WIRE_9[20]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_ptw               (tlb__entries_WIRE_9[19]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_final             (tlb__entries_WIRE_9[18]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_stage2            (tlb__entries_WIRE_9[17]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pf                   (tlb__entries_WIRE_9[16]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_gf                   (tlb__entries_WIRE_9[15]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sw                   (tlb__entries_WIRE_9[14]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sx                   (tlb__entries_WIRE_9[13]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sr                   (tlb__entries_WIRE_9[12]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hw                   (tlb__entries_WIRE_9[11]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hx                   (tlb__entries_WIRE_9[10]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hr                   (tlb__entries_WIRE_9[9]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pw                   (tlb__entries_WIRE_9[8]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_px                   (tlb__entries_WIRE_9[7]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pr                   (tlb__entries_WIRE_9[6]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ppp                  (tlb__entries_WIRE_9[5]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pal                  (tlb__entries_WIRE_9[4]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_paa                  (tlb__entries_WIRE_9[3]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_eff                  (tlb__entries_WIRE_9[2]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_c                    (tlb__entries_WIRE_9[1]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_fragmented_superpage (tlb__entries_WIRE_9[0]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_y_ppn                  (_tlb_entries_barrier_4_io_y_ppn),
    .io_y_u                    (_tlb_entries_barrier_4_io_y_u),
    .io_y_ae_ptw               (_tlb_entries_barrier_4_io_y_ae_ptw),
    .io_y_ae_final             (_tlb_entries_barrier_4_io_y_ae_final),
    .io_y_ae_stage2            (_tlb_entries_barrier_4_io_y_ae_stage2),
    .io_y_pf                   (_tlb_entries_barrier_4_io_y_pf),
    .io_y_gf                   (_tlb_entries_barrier_4_io_y_gf),
    .io_y_sw                   (_tlb_entries_barrier_4_io_y_sw),
    .io_y_sx                   (_tlb_entries_barrier_4_io_y_sx),
    .io_y_sr                   (_tlb_entries_barrier_4_io_y_sr),
    .io_y_hw                   (_tlb_entries_barrier_4_io_y_hw),
    .io_y_hx                   (_tlb_entries_barrier_4_io_y_hx),
    .io_y_hr                   (_tlb_entries_barrier_4_io_y_hr),
    .io_y_pw                   (_tlb_entries_barrier_4_io_y_pw),
    .io_y_px                   (_tlb_entries_barrier_4_io_y_px),
    .io_y_pr                   (_tlb_entries_barrier_4_io_y_pr),
    .io_y_ppp                  (_tlb_entries_barrier_4_io_y_ppp),
    .io_y_pal                  (_tlb_entries_barrier_4_io_y_pal),
    .io_y_paa                  (_tlb_entries_barrier_4_io_y_paa),
    .io_y_eff                  (_tlb_entries_barrier_4_io_y_eff),
    .io_y_c                    (_tlb_entries_barrier_4_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier tlb_entries_barrier_5 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (tlb__entries_WIRE_11[41:22]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_u                    (tlb__entries_WIRE_11[21]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_g                    (tlb__entries_WIRE_11[20]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_ptw               (tlb__entries_WIRE_11[19]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_final             (tlb__entries_WIRE_11[18]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_stage2            (tlb__entries_WIRE_11[17]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pf                   (tlb__entries_WIRE_11[16]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_gf                   (tlb__entries_WIRE_11[15]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sw                   (tlb__entries_WIRE_11[14]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sx                   (tlb__entries_WIRE_11[13]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sr                   (tlb__entries_WIRE_11[12]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hw                   (tlb__entries_WIRE_11[11]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hx                   (tlb__entries_WIRE_11[10]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hr                   (tlb__entries_WIRE_11[9]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pw                   (tlb__entries_WIRE_11[8]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_px                   (tlb__entries_WIRE_11[7]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pr                   (tlb__entries_WIRE_11[6]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ppp                  (tlb__entries_WIRE_11[5]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pal                  (tlb__entries_WIRE_11[4]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_paa                  (tlb__entries_WIRE_11[3]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_eff                  (tlb__entries_WIRE_11[2]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_c                    (tlb__entries_WIRE_11[1]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_fragmented_superpage (tlb__entries_WIRE_11[0]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_y_ppn                  (_tlb_entries_barrier_5_io_y_ppn),
    .io_y_u                    (_tlb_entries_barrier_5_io_y_u),
    .io_y_ae_ptw               (_tlb_entries_barrier_5_io_y_ae_ptw),
    .io_y_ae_final             (_tlb_entries_barrier_5_io_y_ae_final),
    .io_y_ae_stage2            (_tlb_entries_barrier_5_io_y_ae_stage2),
    .io_y_pf                   (_tlb_entries_barrier_5_io_y_pf),
    .io_y_gf                   (_tlb_entries_barrier_5_io_y_gf),
    .io_y_sw                   (_tlb_entries_barrier_5_io_y_sw),
    .io_y_sx                   (_tlb_entries_barrier_5_io_y_sx),
    .io_y_sr                   (_tlb_entries_barrier_5_io_y_sr),
    .io_y_hw                   (_tlb_entries_barrier_5_io_y_hw),
    .io_y_hx                   (_tlb_entries_barrier_5_io_y_hx),
    .io_y_hr                   (_tlb_entries_barrier_5_io_y_hr),
    .io_y_pw                   (_tlb_entries_barrier_5_io_y_pw),
    .io_y_px                   (_tlb_entries_barrier_5_io_y_px),
    .io_y_pr                   (_tlb_entries_barrier_5_io_y_pr),
    .io_y_ppp                  (_tlb_entries_barrier_5_io_y_ppp),
    .io_y_pal                  (_tlb_entries_barrier_5_io_y_pal),
    .io_y_paa                  (_tlb_entries_barrier_5_io_y_paa),
    .io_y_eff                  (_tlb_entries_barrier_5_io_y_eff),
    .io_y_c                    (_tlb_entries_barrier_5_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier tlb_entries_barrier_6 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (tlb__entries_WIRE_13[41:22]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_u                    (tlb__entries_WIRE_13[21]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_g                    (tlb__entries_WIRE_13[20]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_ptw               (tlb__entries_WIRE_13[19]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_final             (tlb__entries_WIRE_13[18]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_stage2            (tlb__entries_WIRE_13[17]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pf                   (tlb__entries_WIRE_13[16]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_gf                   (tlb__entries_WIRE_13[15]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sw                   (tlb__entries_WIRE_13[14]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sx                   (tlb__entries_WIRE_13[13]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sr                   (tlb__entries_WIRE_13[12]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hw                   (tlb__entries_WIRE_13[11]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hx                   (tlb__entries_WIRE_13[10]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hr                   (tlb__entries_WIRE_13[9]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pw                   (tlb__entries_WIRE_13[8]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_px                   (tlb__entries_WIRE_13[7]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pr                   (tlb__entries_WIRE_13[6]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ppp                  (tlb__entries_WIRE_13[5]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pal                  (tlb__entries_WIRE_13[4]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_paa                  (tlb__entries_WIRE_13[3]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_eff                  (tlb__entries_WIRE_13[2]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_c                    (tlb__entries_WIRE_13[1]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_fragmented_superpage (tlb__entries_WIRE_13[0]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_y_ppn                  (_tlb_entries_barrier_6_io_y_ppn),
    .io_y_u                    (_tlb_entries_barrier_6_io_y_u),
    .io_y_ae_ptw               (_tlb_entries_barrier_6_io_y_ae_ptw),
    .io_y_ae_final             (_tlb_entries_barrier_6_io_y_ae_final),
    .io_y_ae_stage2            (_tlb_entries_barrier_6_io_y_ae_stage2),
    .io_y_pf                   (_tlb_entries_barrier_6_io_y_pf),
    .io_y_gf                   (_tlb_entries_barrier_6_io_y_gf),
    .io_y_sw                   (_tlb_entries_barrier_6_io_y_sw),
    .io_y_sx                   (_tlb_entries_barrier_6_io_y_sx),
    .io_y_sr                   (_tlb_entries_barrier_6_io_y_sr),
    .io_y_hw                   (_tlb_entries_barrier_6_io_y_hw),
    .io_y_hx                   (_tlb_entries_barrier_6_io_y_hx),
    .io_y_hr                   (_tlb_entries_barrier_6_io_y_hr),
    .io_y_pw                   (_tlb_entries_barrier_6_io_y_pw),
    .io_y_px                   (_tlb_entries_barrier_6_io_y_px),
    .io_y_pr                   (_tlb_entries_barrier_6_io_y_pr),
    .io_y_ppp                  (_tlb_entries_barrier_6_io_y_ppp),
    .io_y_pal                  (_tlb_entries_barrier_6_io_y_pal),
    .io_y_paa                  (_tlb_entries_barrier_6_io_y_paa),
    .io_y_eff                  (_tlb_entries_barrier_6_io_y_eff),
    .io_y_c                    (_tlb_entries_barrier_6_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier tlb_entries_barrier_7 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (tlb__entries_WIRE_15[41:22]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_u                    (tlb__entries_WIRE_15[21]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_g                    (tlb__entries_WIRE_15[20]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_ptw               (tlb__entries_WIRE_15[19]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_final             (tlb__entries_WIRE_15[18]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ae_stage2            (tlb__entries_WIRE_15[17]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pf                   (tlb__entries_WIRE_15[16]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_gf                   (tlb__entries_WIRE_15[15]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sw                   (tlb__entries_WIRE_15[14]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sx                   (tlb__entries_WIRE_15[13]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_sr                   (tlb__entries_WIRE_15[12]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hw                   (tlb__entries_WIRE_15[11]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hx                   (tlb__entries_WIRE_15[10]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_hr                   (tlb__entries_WIRE_15[9]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pw                   (tlb__entries_WIRE_15[8]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_px                   (tlb__entries_WIRE_15[7]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pr                   (tlb__entries_WIRE_15[6]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_ppp                  (tlb__entries_WIRE_15[5]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_pal                  (tlb__entries_WIRE_15[4]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_paa                  (tlb__entries_WIRE_15[3]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_eff                  (tlb__entries_WIRE_15[2]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_c                    (tlb__entries_WIRE_15[1]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_x_fragmented_superpage (tlb__entries_WIRE_15[0]),	// src/main/scala/rocket/TLB.scala:160:77
    .io_y_ppn                  (_tlb_entries_barrier_7_io_y_ppn),
    .io_y_u                    (_tlb_entries_barrier_7_io_y_u),
    .io_y_ae_ptw               (_tlb_entries_barrier_7_io_y_ae_ptw),
    .io_y_ae_final             (_tlb_entries_barrier_7_io_y_ae_final),
    .io_y_ae_stage2            (_tlb_entries_barrier_7_io_y_ae_stage2),
    .io_y_pf                   (_tlb_entries_barrier_7_io_y_pf),
    .io_y_gf                   (_tlb_entries_barrier_7_io_y_gf),
    .io_y_sw                   (_tlb_entries_barrier_7_io_y_sw),
    .io_y_sx                   (_tlb_entries_barrier_7_io_y_sx),
    .io_y_sr                   (_tlb_entries_barrier_7_io_y_sr),
    .io_y_hw                   (_tlb_entries_barrier_7_io_y_hw),
    .io_y_hx                   (_tlb_entries_barrier_7_io_y_hx),
    .io_y_hr                   (_tlb_entries_barrier_7_io_y_hr),
    .io_y_pw                   (_tlb_entries_barrier_7_io_y_pw),
    .io_y_px                   (_tlb_entries_barrier_7_io_y_px),
    .io_y_pr                   (_tlb_entries_barrier_7_io_y_pr),
    .io_y_ppp                  (_tlb_entries_barrier_7_io_y_ppp),
    .io_y_pal                  (_tlb_entries_barrier_7_io_y_pal),
    .io_y_paa                  (_tlb_entries_barrier_7_io_y_paa),
    .io_y_eff                  (_tlb_entries_barrier_7_io_y_eff),
    .io_y_c                    (_tlb_entries_barrier_7_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier tlb_entries_barrier_8 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (tlb_superpage_entries_0_data_0[41:22]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_u                    (tlb_superpage_entries_0_data_0[21]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_g                    (tlb_superpage_entries_0_data_0[20]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_ptw               (tlb_superpage_entries_0_data_0[19]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_final             (tlb_superpage_entries_0_data_0[18]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_stage2            (tlb_superpage_entries_0_data_0[17]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pf                   (tlb_superpage_entries_0_data_0[16]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_gf                   (tlb_superpage_entries_0_data_0[15]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sw                   (tlb_superpage_entries_0_data_0[14]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sx                   (tlb_superpage_entries_0_data_0[13]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sr                   (tlb_superpage_entries_0_data_0[12]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hw                   (tlb_superpage_entries_0_data_0[11]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hx                   (tlb_superpage_entries_0_data_0[10]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hr                   (tlb_superpage_entries_0_data_0[9]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pw                   (tlb_superpage_entries_0_data_0[8]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_px                   (tlb_superpage_entries_0_data_0[7]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pr                   (tlb_superpage_entries_0_data_0[6]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ppp                  (tlb_superpage_entries_0_data_0[5]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pal                  (tlb_superpage_entries_0_data_0[4]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_paa                  (tlb_superpage_entries_0_data_0[3]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_eff                  (tlb_superpage_entries_0_data_0[2]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_c                    (tlb_superpage_entries_0_data_0[1]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_fragmented_superpage (tlb_superpage_entries_0_data_0[0]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_y_ppn                  (_tlb_entries_barrier_8_io_y_ppn),
    .io_y_u                    (_tlb_entries_barrier_8_io_y_u),
    .io_y_ae_ptw               (_tlb_entries_barrier_8_io_y_ae_ptw),
    .io_y_ae_final             (_tlb_entries_barrier_8_io_y_ae_final),
    .io_y_ae_stage2            (_tlb_entries_barrier_8_io_y_ae_stage2),
    .io_y_pf                   (_tlb_entries_barrier_8_io_y_pf),
    .io_y_gf                   (_tlb_entries_barrier_8_io_y_gf),
    .io_y_sw                   (_tlb_entries_barrier_8_io_y_sw),
    .io_y_sx                   (_tlb_entries_barrier_8_io_y_sx),
    .io_y_sr                   (_tlb_entries_barrier_8_io_y_sr),
    .io_y_hw                   (_tlb_entries_barrier_8_io_y_hw),
    .io_y_hx                   (_tlb_entries_barrier_8_io_y_hx),
    .io_y_hr                   (_tlb_entries_barrier_8_io_y_hr),
    .io_y_pw                   (_tlb_entries_barrier_8_io_y_pw),
    .io_y_px                   (_tlb_entries_barrier_8_io_y_px),
    .io_y_pr                   (_tlb_entries_barrier_8_io_y_pr),
    .io_y_ppp                  (_tlb_entries_barrier_8_io_y_ppp),
    .io_y_pal                  (_tlb_entries_barrier_8_io_y_pal),
    .io_y_paa                  (_tlb_entries_barrier_8_io_y_paa),
    .io_y_eff                  (_tlb_entries_barrier_8_io_y_eff),
    .io_y_c                    (_tlb_entries_barrier_8_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier tlb_entries_barrier_9 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (tlb_superpage_entries_1_data_0[41:22]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_u                    (tlb_superpage_entries_1_data_0[21]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_g                    (tlb_superpage_entries_1_data_0[20]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_ptw               (tlb_superpage_entries_1_data_0[19]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_final             (tlb_superpage_entries_1_data_0[18]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_stage2            (tlb_superpage_entries_1_data_0[17]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pf                   (tlb_superpage_entries_1_data_0[16]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_gf                   (tlb_superpage_entries_1_data_0[15]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sw                   (tlb_superpage_entries_1_data_0[14]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sx                   (tlb_superpage_entries_1_data_0[13]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sr                   (tlb_superpage_entries_1_data_0[12]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hw                   (tlb_superpage_entries_1_data_0[11]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hx                   (tlb_superpage_entries_1_data_0[10]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hr                   (tlb_superpage_entries_1_data_0[9]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pw                   (tlb_superpage_entries_1_data_0[8]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_px                   (tlb_superpage_entries_1_data_0[7]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pr                   (tlb_superpage_entries_1_data_0[6]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ppp                  (tlb_superpage_entries_1_data_0[5]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pal                  (tlb_superpage_entries_1_data_0[4]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_paa                  (tlb_superpage_entries_1_data_0[3]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_eff                  (tlb_superpage_entries_1_data_0[2]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_c                    (tlb_superpage_entries_1_data_0[1]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_fragmented_superpage (tlb_superpage_entries_1_data_0[0]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_y_ppn                  (_tlb_entries_barrier_9_io_y_ppn),
    .io_y_u                    (_tlb_entries_barrier_9_io_y_u),
    .io_y_ae_ptw               (_tlb_entries_barrier_9_io_y_ae_ptw),
    .io_y_ae_final             (_tlb_entries_barrier_9_io_y_ae_final),
    .io_y_ae_stage2            (_tlb_entries_barrier_9_io_y_ae_stage2),
    .io_y_pf                   (_tlb_entries_barrier_9_io_y_pf),
    .io_y_gf                   (_tlb_entries_barrier_9_io_y_gf),
    .io_y_sw                   (_tlb_entries_barrier_9_io_y_sw),
    .io_y_sx                   (_tlb_entries_barrier_9_io_y_sx),
    .io_y_sr                   (_tlb_entries_barrier_9_io_y_sr),
    .io_y_hw                   (_tlb_entries_barrier_9_io_y_hw),
    .io_y_hx                   (_tlb_entries_barrier_9_io_y_hx),
    .io_y_hr                   (_tlb_entries_barrier_9_io_y_hr),
    .io_y_pw                   (_tlb_entries_barrier_9_io_y_pw),
    .io_y_px                   (_tlb_entries_barrier_9_io_y_px),
    .io_y_pr                   (_tlb_entries_barrier_9_io_y_pr),
    .io_y_ppp                  (_tlb_entries_barrier_9_io_y_ppp),
    .io_y_pal                  (_tlb_entries_barrier_9_io_y_pal),
    .io_y_paa                  (_tlb_entries_barrier_9_io_y_paa),
    .io_y_eff                  (_tlb_entries_barrier_9_io_y_eff),
    .io_y_c                    (_tlb_entries_barrier_9_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier tlb_entries_barrier_10 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (tlb_superpage_entries_2_data_0[41:22]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_u                    (tlb_superpage_entries_2_data_0[21]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_g                    (tlb_superpage_entries_2_data_0[20]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_ptw               (tlb_superpage_entries_2_data_0[19]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_final             (tlb_superpage_entries_2_data_0[18]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_stage2            (tlb_superpage_entries_2_data_0[17]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pf                   (tlb_superpage_entries_2_data_0[16]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_gf                   (tlb_superpage_entries_2_data_0[15]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sw                   (tlb_superpage_entries_2_data_0[14]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sx                   (tlb_superpage_entries_2_data_0[13]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sr                   (tlb_superpage_entries_2_data_0[12]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hw                   (tlb_superpage_entries_2_data_0[11]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hx                   (tlb_superpage_entries_2_data_0[10]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hr                   (tlb_superpage_entries_2_data_0[9]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pw                   (tlb_superpage_entries_2_data_0[8]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_px                   (tlb_superpage_entries_2_data_0[7]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pr                   (tlb_superpage_entries_2_data_0[6]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ppp                  (tlb_superpage_entries_2_data_0[5]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pal                  (tlb_superpage_entries_2_data_0[4]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_paa                  (tlb_superpage_entries_2_data_0[3]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_eff                  (tlb_superpage_entries_2_data_0[2]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_c                    (tlb_superpage_entries_2_data_0[1]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_fragmented_superpage (tlb_superpage_entries_2_data_0[0]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_y_ppn                  (_tlb_entries_barrier_10_io_y_ppn),
    .io_y_u                    (_tlb_entries_barrier_10_io_y_u),
    .io_y_ae_ptw               (_tlb_entries_barrier_10_io_y_ae_ptw),
    .io_y_ae_final             (_tlb_entries_barrier_10_io_y_ae_final),
    .io_y_ae_stage2            (_tlb_entries_barrier_10_io_y_ae_stage2),
    .io_y_pf                   (_tlb_entries_barrier_10_io_y_pf),
    .io_y_gf                   (_tlb_entries_barrier_10_io_y_gf),
    .io_y_sw                   (_tlb_entries_barrier_10_io_y_sw),
    .io_y_sx                   (_tlb_entries_barrier_10_io_y_sx),
    .io_y_sr                   (_tlb_entries_barrier_10_io_y_sr),
    .io_y_hw                   (_tlb_entries_barrier_10_io_y_hw),
    .io_y_hx                   (_tlb_entries_barrier_10_io_y_hx),
    .io_y_hr                   (_tlb_entries_barrier_10_io_y_hr),
    .io_y_pw                   (_tlb_entries_barrier_10_io_y_pw),
    .io_y_px                   (_tlb_entries_barrier_10_io_y_px),
    .io_y_pr                   (_tlb_entries_barrier_10_io_y_pr),
    .io_y_ppp                  (_tlb_entries_barrier_10_io_y_ppp),
    .io_y_pal                  (_tlb_entries_barrier_10_io_y_pal),
    .io_y_paa                  (_tlb_entries_barrier_10_io_y_paa),
    .io_y_eff                  (_tlb_entries_barrier_10_io_y_eff),
    .io_y_c                    (_tlb_entries_barrier_10_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier tlb_entries_barrier_11 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (tlb_superpage_entries_3_data_0[41:22]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_u                    (tlb_superpage_entries_3_data_0[21]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_g                    (tlb_superpage_entries_3_data_0[20]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_ptw               (tlb_superpage_entries_3_data_0[19]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_final             (tlb_superpage_entries_3_data_0[18]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ae_stage2            (tlb_superpage_entries_3_data_0[17]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pf                   (tlb_superpage_entries_3_data_0[16]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_gf                   (tlb_superpage_entries_3_data_0[15]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sw                   (tlb_superpage_entries_3_data_0[14]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sx                   (tlb_superpage_entries_3_data_0[13]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_sr                   (tlb_superpage_entries_3_data_0[12]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hw                   (tlb_superpage_entries_3_data_0[11]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hx                   (tlb_superpage_entries_3_data_0[10]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_hr                   (tlb_superpage_entries_3_data_0[9]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pw                   (tlb_superpage_entries_3_data_0[8]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_px                   (tlb_superpage_entries_3_data_0[7]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pr                   (tlb_superpage_entries_3_data_0[6]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_ppp                  (tlb_superpage_entries_3_data_0[5]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_pal                  (tlb_superpage_entries_3_data_0[4]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_paa                  (tlb_superpage_entries_3_data_0[3]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_eff                  (tlb_superpage_entries_3_data_0[2]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_c                    (tlb_superpage_entries_3_data_0[1]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_x_fragmented_superpage (tlb_superpage_entries_3_data_0[0]),	// src/main/scala/rocket/TLB.scala:160:77, :330:30
    .io_y_ppn                  (_tlb_entries_barrier_11_io_y_ppn),
    .io_y_u                    (_tlb_entries_barrier_11_io_y_u),
    .io_y_ae_ptw               (_tlb_entries_barrier_11_io_y_ae_ptw),
    .io_y_ae_final             (_tlb_entries_barrier_11_io_y_ae_final),
    .io_y_ae_stage2            (_tlb_entries_barrier_11_io_y_ae_stage2),
    .io_y_pf                   (_tlb_entries_barrier_11_io_y_pf),
    .io_y_gf                   (_tlb_entries_barrier_11_io_y_gf),
    .io_y_sw                   (_tlb_entries_barrier_11_io_y_sw),
    .io_y_sx                   (_tlb_entries_barrier_11_io_y_sx),
    .io_y_sr                   (_tlb_entries_barrier_11_io_y_sr),
    .io_y_hw                   (_tlb_entries_barrier_11_io_y_hw),
    .io_y_hx                   (_tlb_entries_barrier_11_io_y_hx),
    .io_y_hr                   (_tlb_entries_barrier_11_io_y_hr),
    .io_y_pw                   (_tlb_entries_barrier_11_io_y_pw),
    .io_y_px                   (_tlb_entries_barrier_11_io_y_px),
    .io_y_pr                   (_tlb_entries_barrier_11_io_y_pr),
    .io_y_ppp                  (_tlb_entries_barrier_11_io_y_ppp),
    .io_y_pal                  (_tlb_entries_barrier_11_io_y_pal),
    .io_y_paa                  (_tlb_entries_barrier_11_io_y_paa),
    .io_y_eff                  (_tlb_entries_barrier_11_io_y_eff),
    .io_y_c                    (_tlb_entries_barrier_11_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  PMPChecker pma_checker_pmp (	// src/main/scala/rocket/TLB.scala:405:19
    .io_prv         (2'h1),
    .io_pmp_0_cfg_l (1'h0),
    .io_pmp_0_cfg_a (2'h0),
    .io_pmp_0_cfg_x (1'h0),
    .io_pmp_0_cfg_w (1'h0),
    .io_pmp_0_cfg_r (1'h0),
    .io_pmp_0_addr  (30'h0),
    .io_pmp_0_mask  (32'h0),
    .io_pmp_1_cfg_l (1'h0),
    .io_pmp_1_cfg_a (2'h0),
    .io_pmp_1_cfg_x (1'h0),
    .io_pmp_1_cfg_w (1'h0),
    .io_pmp_1_cfg_r (1'h0),
    .io_pmp_1_addr  (30'h0),
    .io_pmp_1_mask  (32'h0),
    .io_pmp_2_cfg_l (1'h0),
    .io_pmp_2_cfg_a (2'h0),
    .io_pmp_2_cfg_x (1'h0),
    .io_pmp_2_cfg_w (1'h0),
    .io_pmp_2_cfg_r (1'h0),
    .io_pmp_2_addr  (30'h0),
    .io_pmp_2_mask  (32'h0),
    .io_pmp_3_cfg_l (1'h0),
    .io_pmp_3_cfg_a (2'h0),
    .io_pmp_3_cfg_x (1'h0),
    .io_pmp_3_cfg_w (1'h0),
    .io_pmp_3_cfg_r (1'h0),
    .io_pmp_3_addr  (30'h0),
    .io_pmp_3_mask  (32'h0),
    .io_pmp_4_cfg_l (1'h0),
    .io_pmp_4_cfg_a (2'h0),
    .io_pmp_4_cfg_x (1'h0),
    .io_pmp_4_cfg_w (1'h0),
    .io_pmp_4_cfg_r (1'h0),
    .io_pmp_4_addr  (30'h0),
    .io_pmp_4_mask  (32'h0),
    .io_pmp_5_cfg_l (1'h0),
    .io_pmp_5_cfg_a (2'h0),
    .io_pmp_5_cfg_x (1'h0),
    .io_pmp_5_cfg_w (1'h0),
    .io_pmp_5_cfg_r (1'h0),
    .io_pmp_5_addr  (30'h0),
    .io_pmp_5_mask  (32'h0),
    .io_pmp_6_cfg_l (1'h0),
    .io_pmp_6_cfg_a (2'h0),
    .io_pmp_6_cfg_x (1'h0),
    .io_pmp_6_cfg_w (1'h0),
    .io_pmp_6_cfg_r (1'h0),
    .io_pmp_6_addr  (30'h0),
    .io_pmp_6_mask  (32'h0),
    .io_pmp_7_cfg_l (1'h0),
    .io_pmp_7_cfg_a (2'h0),
    .io_pmp_7_cfg_x (1'h0),
    .io_pmp_7_cfg_w (1'h0),
    .io_pmp_7_cfg_r (1'h0),
    .io_pmp_7_addr  (30'h0),
    .io_pmp_7_mask  (32'h0),
    .io_addr        (pma_checker_mpu_physaddr[31:0]),	// src/main/scala/rocket/TLB.scala:403:25, :406:15
    .io_size        (pma_checker_io_req_bits_size),
    .io_r           (_pma_checker_pmp_io_r),
    .io_w           (_pma_checker_pmp_io_w),
    .io_x           (_pma_checker_pmp_io_x)
  );	// src/main/scala/rocket/TLB.scala:405:19
  OptimizationBarrier pma_checker_entries_barrier (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_ppn                  (/* unused */),
    .io_y_u                    (_pma_checker_entries_barrier_io_y_u),
    .io_y_ae_ptw               (_pma_checker_entries_barrier_io_y_ae_ptw),
    .io_y_ae_final             (_pma_checker_entries_barrier_io_y_ae_final),
    .io_y_ae_stage2            (_pma_checker_entries_barrier_io_y_ae_stage2),
    .io_y_pf                   (_pma_checker_entries_barrier_io_y_pf),
    .io_y_gf                   (_pma_checker_entries_barrier_io_y_gf),
    .io_y_sw                   (_pma_checker_entries_barrier_io_y_sw),
    .io_y_sx                   (_pma_checker_entries_barrier_io_y_sx),
    .io_y_sr                   (_pma_checker_entries_barrier_io_y_sr),
    .io_y_hw                   (_pma_checker_entries_barrier_io_y_hw),
    .io_y_hx                   (_pma_checker_entries_barrier_io_y_hx),
    .io_y_hr                   (_pma_checker_entries_barrier_io_y_hr),
    .io_y_pw                   (_pma_checker_entries_barrier_io_y_pw),
    .io_y_px                   (_pma_checker_entries_barrier_io_y_px),
    .io_y_pr                   (_pma_checker_entries_barrier_io_y_pr),
    .io_y_ppp                  (_pma_checker_entries_barrier_io_y_ppp),
    .io_y_pal                  (_pma_checker_entries_barrier_io_y_pal),
    .io_y_paa                  (_pma_checker_entries_barrier_io_y_paa),
    .io_y_eff                  (_pma_checker_entries_barrier_io_y_eff),
    .io_y_c                    (_pma_checker_entries_barrier_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier pma_checker_entries_barrier_1 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_ppn                  (/* unused */),
    .io_y_u                    (_pma_checker_entries_barrier_1_io_y_u),
    .io_y_ae_ptw               (_pma_checker_entries_barrier_1_io_y_ae_ptw),
    .io_y_ae_final             (_pma_checker_entries_barrier_1_io_y_ae_final),
    .io_y_ae_stage2            (_pma_checker_entries_barrier_1_io_y_ae_stage2),
    .io_y_pf                   (_pma_checker_entries_barrier_1_io_y_pf),
    .io_y_gf                   (_pma_checker_entries_barrier_1_io_y_gf),
    .io_y_sw                   (_pma_checker_entries_barrier_1_io_y_sw),
    .io_y_sx                   (_pma_checker_entries_barrier_1_io_y_sx),
    .io_y_sr                   (_pma_checker_entries_barrier_1_io_y_sr),
    .io_y_hw                   (_pma_checker_entries_barrier_1_io_y_hw),
    .io_y_hx                   (_pma_checker_entries_barrier_1_io_y_hx),
    .io_y_hr                   (_pma_checker_entries_barrier_1_io_y_hr),
    .io_y_pw                   (_pma_checker_entries_barrier_1_io_y_pw),
    .io_y_px                   (_pma_checker_entries_barrier_1_io_y_px),
    .io_y_pr                   (_pma_checker_entries_barrier_1_io_y_pr),
    .io_y_ppp                  (_pma_checker_entries_barrier_1_io_y_ppp),
    .io_y_pal                  (_pma_checker_entries_barrier_1_io_y_pal),
    .io_y_paa                  (_pma_checker_entries_barrier_1_io_y_paa),
    .io_y_eff                  (_pma_checker_entries_barrier_1_io_y_eff),
    .io_y_c                    (_pma_checker_entries_barrier_1_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier pma_checker_entries_barrier_2 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_ppn                  (/* unused */),
    .io_y_u                    (_pma_checker_entries_barrier_2_io_y_u),
    .io_y_ae_ptw               (_pma_checker_entries_barrier_2_io_y_ae_ptw),
    .io_y_ae_final             (_pma_checker_entries_barrier_2_io_y_ae_final),
    .io_y_ae_stage2            (_pma_checker_entries_barrier_2_io_y_ae_stage2),
    .io_y_pf                   (_pma_checker_entries_barrier_2_io_y_pf),
    .io_y_gf                   (_pma_checker_entries_barrier_2_io_y_gf),
    .io_y_sw                   (_pma_checker_entries_barrier_2_io_y_sw),
    .io_y_sx                   (_pma_checker_entries_barrier_2_io_y_sx),
    .io_y_sr                   (_pma_checker_entries_barrier_2_io_y_sr),
    .io_y_hw                   (_pma_checker_entries_barrier_2_io_y_hw),
    .io_y_hx                   (_pma_checker_entries_barrier_2_io_y_hx),
    .io_y_hr                   (_pma_checker_entries_barrier_2_io_y_hr),
    .io_y_pw                   (_pma_checker_entries_barrier_2_io_y_pw),
    .io_y_px                   (_pma_checker_entries_barrier_2_io_y_px),
    .io_y_pr                   (_pma_checker_entries_barrier_2_io_y_pr),
    .io_y_ppp                  (_pma_checker_entries_barrier_2_io_y_ppp),
    .io_y_pal                  (_pma_checker_entries_barrier_2_io_y_pal),
    .io_y_paa                  (_pma_checker_entries_barrier_2_io_y_paa),
    .io_y_eff                  (_pma_checker_entries_barrier_2_io_y_eff),
    .io_y_c                    (_pma_checker_entries_barrier_2_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier pma_checker_entries_barrier_3 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_ppn                  (/* unused */),
    .io_y_u                    (_pma_checker_entries_barrier_3_io_y_u),
    .io_y_ae_ptw               (_pma_checker_entries_barrier_3_io_y_ae_ptw),
    .io_y_ae_final             (_pma_checker_entries_barrier_3_io_y_ae_final),
    .io_y_ae_stage2            (_pma_checker_entries_barrier_3_io_y_ae_stage2),
    .io_y_pf                   (_pma_checker_entries_barrier_3_io_y_pf),
    .io_y_gf                   (_pma_checker_entries_barrier_3_io_y_gf),
    .io_y_sw                   (_pma_checker_entries_barrier_3_io_y_sw),
    .io_y_sx                   (_pma_checker_entries_barrier_3_io_y_sx),
    .io_y_sr                   (_pma_checker_entries_barrier_3_io_y_sr),
    .io_y_hw                   (_pma_checker_entries_barrier_3_io_y_hw),
    .io_y_hx                   (_pma_checker_entries_barrier_3_io_y_hx),
    .io_y_hr                   (_pma_checker_entries_barrier_3_io_y_hr),
    .io_y_pw                   (_pma_checker_entries_barrier_3_io_y_pw),
    .io_y_px                   (_pma_checker_entries_barrier_3_io_y_px),
    .io_y_pr                   (_pma_checker_entries_barrier_3_io_y_pr),
    .io_y_ppp                  (_pma_checker_entries_barrier_3_io_y_ppp),
    .io_y_pal                  (_pma_checker_entries_barrier_3_io_y_pal),
    .io_y_paa                  (_pma_checker_entries_barrier_3_io_y_paa),
    .io_y_eff                  (_pma_checker_entries_barrier_3_io_y_eff),
    .io_y_c                    (_pma_checker_entries_barrier_3_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier pma_checker_entries_barrier_4 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_ppn                  (/* unused */),
    .io_y_u                    (_pma_checker_entries_barrier_4_io_y_u),
    .io_y_ae_ptw               (_pma_checker_entries_barrier_4_io_y_ae_ptw),
    .io_y_ae_final             (_pma_checker_entries_barrier_4_io_y_ae_final),
    .io_y_ae_stage2            (_pma_checker_entries_barrier_4_io_y_ae_stage2),
    .io_y_pf                   (_pma_checker_entries_barrier_4_io_y_pf),
    .io_y_gf                   (_pma_checker_entries_barrier_4_io_y_gf),
    .io_y_sw                   (_pma_checker_entries_barrier_4_io_y_sw),
    .io_y_sx                   (_pma_checker_entries_barrier_4_io_y_sx),
    .io_y_sr                   (_pma_checker_entries_barrier_4_io_y_sr),
    .io_y_hw                   (_pma_checker_entries_barrier_4_io_y_hw),
    .io_y_hx                   (_pma_checker_entries_barrier_4_io_y_hx),
    .io_y_hr                   (_pma_checker_entries_barrier_4_io_y_hr),
    .io_y_pw                   (_pma_checker_entries_barrier_4_io_y_pw),
    .io_y_px                   (_pma_checker_entries_barrier_4_io_y_px),
    .io_y_pr                   (_pma_checker_entries_barrier_4_io_y_pr),
    .io_y_ppp                  (_pma_checker_entries_barrier_4_io_y_ppp),
    .io_y_pal                  (_pma_checker_entries_barrier_4_io_y_pal),
    .io_y_paa                  (_pma_checker_entries_barrier_4_io_y_paa),
    .io_y_eff                  (_pma_checker_entries_barrier_4_io_y_eff),
    .io_y_c                    (_pma_checker_entries_barrier_4_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier pma_checker_entries_barrier_5 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_ppn                  (/* unused */),
    .io_y_u                    (_pma_checker_entries_barrier_5_io_y_u),
    .io_y_ae_ptw               (_pma_checker_entries_barrier_5_io_y_ae_ptw),
    .io_y_ae_final             (_pma_checker_entries_barrier_5_io_y_ae_final),
    .io_y_ae_stage2            (_pma_checker_entries_barrier_5_io_y_ae_stage2),
    .io_y_pf                   (_pma_checker_entries_barrier_5_io_y_pf),
    .io_y_gf                   (_pma_checker_entries_barrier_5_io_y_gf),
    .io_y_sw                   (_pma_checker_entries_barrier_5_io_y_sw),
    .io_y_sx                   (_pma_checker_entries_barrier_5_io_y_sx),
    .io_y_sr                   (_pma_checker_entries_barrier_5_io_y_sr),
    .io_y_hw                   (_pma_checker_entries_barrier_5_io_y_hw),
    .io_y_hx                   (_pma_checker_entries_barrier_5_io_y_hx),
    .io_y_hr                   (_pma_checker_entries_barrier_5_io_y_hr),
    .io_y_pw                   (_pma_checker_entries_barrier_5_io_y_pw),
    .io_y_px                   (_pma_checker_entries_barrier_5_io_y_px),
    .io_y_pr                   (_pma_checker_entries_barrier_5_io_y_pr),
    .io_y_ppp                  (_pma_checker_entries_barrier_5_io_y_ppp),
    .io_y_pal                  (_pma_checker_entries_barrier_5_io_y_pal),
    .io_y_paa                  (_pma_checker_entries_barrier_5_io_y_paa),
    .io_y_eff                  (_pma_checker_entries_barrier_5_io_y_eff),
    .io_y_c                    (_pma_checker_entries_barrier_5_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier pma_checker_entries_barrier_6 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_ppn                  (/* unused */),
    .io_y_u                    (_pma_checker_entries_barrier_6_io_y_u),
    .io_y_ae_ptw               (_pma_checker_entries_barrier_6_io_y_ae_ptw),
    .io_y_ae_final             (_pma_checker_entries_barrier_6_io_y_ae_final),
    .io_y_ae_stage2            (_pma_checker_entries_barrier_6_io_y_ae_stage2),
    .io_y_pf                   (_pma_checker_entries_barrier_6_io_y_pf),
    .io_y_gf                   (_pma_checker_entries_barrier_6_io_y_gf),
    .io_y_sw                   (_pma_checker_entries_barrier_6_io_y_sw),
    .io_y_sx                   (_pma_checker_entries_barrier_6_io_y_sx),
    .io_y_sr                   (_pma_checker_entries_barrier_6_io_y_sr),
    .io_y_hw                   (_pma_checker_entries_barrier_6_io_y_hw),
    .io_y_hx                   (_pma_checker_entries_barrier_6_io_y_hx),
    .io_y_hr                   (_pma_checker_entries_barrier_6_io_y_hr),
    .io_y_pw                   (_pma_checker_entries_barrier_6_io_y_pw),
    .io_y_px                   (_pma_checker_entries_barrier_6_io_y_px),
    .io_y_pr                   (_pma_checker_entries_barrier_6_io_y_pr),
    .io_y_ppp                  (_pma_checker_entries_barrier_6_io_y_ppp),
    .io_y_pal                  (_pma_checker_entries_barrier_6_io_y_pal),
    .io_y_paa                  (_pma_checker_entries_barrier_6_io_y_paa),
    .io_y_eff                  (_pma_checker_entries_barrier_6_io_y_eff),
    .io_y_c                    (_pma_checker_entries_barrier_6_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier pma_checker_entries_barrier_7 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_ppn                  (/* unused */),
    .io_y_u                    (_pma_checker_entries_barrier_7_io_y_u),
    .io_y_ae_ptw               (_pma_checker_entries_barrier_7_io_y_ae_ptw),
    .io_y_ae_final             (_pma_checker_entries_barrier_7_io_y_ae_final),
    .io_y_ae_stage2            (_pma_checker_entries_barrier_7_io_y_ae_stage2),
    .io_y_pf                   (_pma_checker_entries_barrier_7_io_y_pf),
    .io_y_gf                   (_pma_checker_entries_barrier_7_io_y_gf),
    .io_y_sw                   (_pma_checker_entries_barrier_7_io_y_sw),
    .io_y_sx                   (_pma_checker_entries_barrier_7_io_y_sx),
    .io_y_sr                   (_pma_checker_entries_barrier_7_io_y_sr),
    .io_y_hw                   (_pma_checker_entries_barrier_7_io_y_hw),
    .io_y_hx                   (_pma_checker_entries_barrier_7_io_y_hx),
    .io_y_hr                   (_pma_checker_entries_barrier_7_io_y_hr),
    .io_y_pw                   (_pma_checker_entries_barrier_7_io_y_pw),
    .io_y_px                   (_pma_checker_entries_barrier_7_io_y_px),
    .io_y_pr                   (_pma_checker_entries_barrier_7_io_y_pr),
    .io_y_ppp                  (_pma_checker_entries_barrier_7_io_y_ppp),
    .io_y_pal                  (_pma_checker_entries_barrier_7_io_y_pal),
    .io_y_paa                  (_pma_checker_entries_barrier_7_io_y_paa),
    .io_y_eff                  (_pma_checker_entries_barrier_7_io_y_eff),
    .io_y_c                    (_pma_checker_entries_barrier_7_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier pma_checker_entries_barrier_8 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_ppn                  (_pma_checker_entries_barrier_8_io_y_ppn),
    .io_y_u                    (_pma_checker_entries_barrier_8_io_y_u),
    .io_y_ae_ptw               (_pma_checker_entries_barrier_8_io_y_ae_ptw),
    .io_y_ae_final             (_pma_checker_entries_barrier_8_io_y_ae_final),
    .io_y_ae_stage2            (_pma_checker_entries_barrier_8_io_y_ae_stage2),
    .io_y_pf                   (_pma_checker_entries_barrier_8_io_y_pf),
    .io_y_gf                   (_pma_checker_entries_barrier_8_io_y_gf),
    .io_y_sw                   (_pma_checker_entries_barrier_8_io_y_sw),
    .io_y_sx                   (_pma_checker_entries_barrier_8_io_y_sx),
    .io_y_sr                   (_pma_checker_entries_barrier_8_io_y_sr),
    .io_y_hw                   (_pma_checker_entries_barrier_8_io_y_hw),
    .io_y_hx                   (_pma_checker_entries_barrier_8_io_y_hx),
    .io_y_hr                   (_pma_checker_entries_barrier_8_io_y_hr),
    .io_y_pw                   (_pma_checker_entries_barrier_8_io_y_pw),
    .io_y_px                   (_pma_checker_entries_barrier_8_io_y_px),
    .io_y_pr                   (_pma_checker_entries_barrier_8_io_y_pr),
    .io_y_ppp                  (_pma_checker_entries_barrier_8_io_y_ppp),
    .io_y_pal                  (_pma_checker_entries_barrier_8_io_y_pal),
    .io_y_paa                  (_pma_checker_entries_barrier_8_io_y_paa),
    .io_y_eff                  (_pma_checker_entries_barrier_8_io_y_eff),
    .io_y_c                    (_pma_checker_entries_barrier_8_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier pma_checker_entries_barrier_9 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_ppn                  (_pma_checker_entries_barrier_9_io_y_ppn),
    .io_y_u                    (_pma_checker_entries_barrier_9_io_y_u),
    .io_y_ae_ptw               (_pma_checker_entries_barrier_9_io_y_ae_ptw),
    .io_y_ae_final             (_pma_checker_entries_barrier_9_io_y_ae_final),
    .io_y_ae_stage2            (_pma_checker_entries_barrier_9_io_y_ae_stage2),
    .io_y_pf                   (_pma_checker_entries_barrier_9_io_y_pf),
    .io_y_gf                   (_pma_checker_entries_barrier_9_io_y_gf),
    .io_y_sw                   (_pma_checker_entries_barrier_9_io_y_sw),
    .io_y_sx                   (_pma_checker_entries_barrier_9_io_y_sx),
    .io_y_sr                   (_pma_checker_entries_barrier_9_io_y_sr),
    .io_y_hw                   (_pma_checker_entries_barrier_9_io_y_hw),
    .io_y_hx                   (_pma_checker_entries_barrier_9_io_y_hx),
    .io_y_hr                   (_pma_checker_entries_barrier_9_io_y_hr),
    .io_y_pw                   (_pma_checker_entries_barrier_9_io_y_pw),
    .io_y_px                   (_pma_checker_entries_barrier_9_io_y_px),
    .io_y_pr                   (_pma_checker_entries_barrier_9_io_y_pr),
    .io_y_ppp                  (_pma_checker_entries_barrier_9_io_y_ppp),
    .io_y_pal                  (_pma_checker_entries_barrier_9_io_y_pal),
    .io_y_paa                  (_pma_checker_entries_barrier_9_io_y_paa),
    .io_y_eff                  (_pma_checker_entries_barrier_9_io_y_eff),
    .io_y_c                    (_pma_checker_entries_barrier_9_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier pma_checker_entries_barrier_10 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_ppn                  (_pma_checker_entries_barrier_10_io_y_ppn),
    .io_y_u                    (_pma_checker_entries_barrier_10_io_y_u),
    .io_y_ae_ptw               (_pma_checker_entries_barrier_10_io_y_ae_ptw),
    .io_y_ae_final             (_pma_checker_entries_barrier_10_io_y_ae_final),
    .io_y_ae_stage2            (_pma_checker_entries_barrier_10_io_y_ae_stage2),
    .io_y_pf                   (_pma_checker_entries_barrier_10_io_y_pf),
    .io_y_gf                   (_pma_checker_entries_barrier_10_io_y_gf),
    .io_y_sw                   (_pma_checker_entries_barrier_10_io_y_sw),
    .io_y_sx                   (_pma_checker_entries_barrier_10_io_y_sx),
    .io_y_sr                   (_pma_checker_entries_barrier_10_io_y_sr),
    .io_y_hw                   (_pma_checker_entries_barrier_10_io_y_hw),
    .io_y_hx                   (_pma_checker_entries_barrier_10_io_y_hx),
    .io_y_hr                   (_pma_checker_entries_barrier_10_io_y_hr),
    .io_y_pw                   (_pma_checker_entries_barrier_10_io_y_pw),
    .io_y_px                   (_pma_checker_entries_barrier_10_io_y_px),
    .io_y_pr                   (_pma_checker_entries_barrier_10_io_y_pr),
    .io_y_ppp                  (_pma_checker_entries_barrier_10_io_y_ppp),
    .io_y_pal                  (_pma_checker_entries_barrier_10_io_y_pal),
    .io_y_paa                  (_pma_checker_entries_barrier_10_io_y_paa),
    .io_y_eff                  (_pma_checker_entries_barrier_10_io_y_eff),
    .io_y_c                    (_pma_checker_entries_barrier_10_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier pma_checker_entries_barrier_11 (	// src/main/scala/util/package.scala:259:25
    .io_x_ppn                  (20'h0),
    .io_x_u                    (1'h0),
    .io_x_g                    (1'h0),
    .io_x_ae_ptw               (1'h0),
    .io_x_ae_final             (1'h0),
    .io_x_ae_stage2            (1'h0),
    .io_x_pf                   (1'h0),
    .io_x_gf                   (1'h0),
    .io_x_sw                   (1'h0),
    .io_x_sx                   (1'h0),
    .io_x_sr                   (1'h0),
    .io_x_hw                   (1'h0),
    .io_x_hx                   (1'h0),
    .io_x_hr                   (1'h0),
    .io_x_pw                   (1'h0),
    .io_x_px                   (1'h0),
    .io_x_pr                   (1'h0),
    .io_x_ppp                  (1'h0),
    .io_x_pal                  (1'h0),
    .io_x_paa                  (1'h0),
    .io_x_eff                  (1'h0),
    .io_x_c                    (1'h0),
    .io_x_fragmented_superpage (1'h0),
    .io_y_ppn                  (_pma_checker_entries_barrier_11_io_y_ppn),
    .io_y_u                    (_pma_checker_entries_barrier_11_io_y_u),
    .io_y_ae_ptw               (_pma_checker_entries_barrier_11_io_y_ae_ptw),
    .io_y_ae_final             (_pma_checker_entries_barrier_11_io_y_ae_final),
    .io_y_ae_stage2            (_pma_checker_entries_barrier_11_io_y_ae_stage2),
    .io_y_pf                   (_pma_checker_entries_barrier_11_io_y_pf),
    .io_y_gf                   (_pma_checker_entries_barrier_11_io_y_gf),
    .io_y_sw                   (_pma_checker_entries_barrier_11_io_y_sw),
    .io_y_sx                   (_pma_checker_entries_barrier_11_io_y_sx),
    .io_y_sr                   (_pma_checker_entries_barrier_11_io_y_sr),
    .io_y_hw                   (_pma_checker_entries_barrier_11_io_y_hw),
    .io_y_hx                   (_pma_checker_entries_barrier_11_io_y_hx),
    .io_y_hr                   (_pma_checker_entries_barrier_11_io_y_hr),
    .io_y_pw                   (_pma_checker_entries_barrier_11_io_y_pw),
    .io_y_px                   (_pma_checker_entries_barrier_11_io_y_px),
    .io_y_pr                   (_pma_checker_entries_barrier_11_io_y_pr),
    .io_y_ppp                  (_pma_checker_entries_barrier_11_io_y_ppp),
    .io_y_pal                  (_pma_checker_entries_barrier_11_io_y_pal),
    .io_y_paa                  (_pma_checker_entries_barrier_11_io_y_paa),
    .io_y_eff                  (_pma_checker_entries_barrier_11_io_y_eff),
    .io_y_c                    (_pma_checker_entries_barrier_11_io_y_c)
  );	// src/main/scala/util/package.scala:259:25
  MaxPeriodFibonacciLFSR lfsr_prng (	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
    .clock        (clock),
    .reset        (reset),
    .io_increment (replace),	// src/main/scala/util/Replacement.scala:37:29
    .io_out_0     (_lfsr_prng_io_out_0),
    .io_out_1     (_lfsr_prng_io_out_1),
    .io_out_2     (_lfsr_prng_io_out_2),
    .io_out_3     (_lfsr_prng_io_out_3),
    .io_out_4     (_lfsr_prng_io_out_4),
    .io_out_5     (_lfsr_prng_io_out_5),
    .io_out_6     (_lfsr_prng_io_out_6),
    .io_out_7     (_lfsr_prng_io_out_7),
    .io_out_8     (_lfsr_prng_io_out_8),
    .io_out_9     (_lfsr_prng_io_out_9),
    .io_out_10    (_lfsr_prng_io_out_10),
    .io_out_11    (_lfsr_prng_io_out_11),
    .io_out_12    (_lfsr_prng_io_out_12),
    .io_out_13    (_lfsr_prng_io_out_13),
    .io_out_14    (_lfsr_prng_io_out_14),
    .io_out_15    (_lfsr_prng_io_out_15)
  );	// src/main/scala/chisel3/util/random/PRNG.scala:91:22
  tag_array_64x88 tag_array_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (metaArb_io_out_bits_idx),
    .RW0_en    (tag_array_s1_meta_en | tag_array_MPORT_en),	// src/main/scala/rocket/DCache.scala:287:27, :291:59, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (metaArb_io_out_bits_write),
    .RW0_wdata ({4{metaArb_io_out_bits_data}}),	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_rdata (_tag_array_ext_RW0_rdata),
    .RW0_wmask ({wmask_3, wmask_2, wmask_1, wmask_0})	// src/main/scala/rocket/DCache.scala:288:74, src/main/scala/util/DescribedSRAM.scala:17:26
  );	// src/main/scala/util/DescribedSRAM.scala:17:26
  DCacheDataArray data (	// src/main/scala/rocket/DCache.scala:128:20
    .clock                (clock),
    .io_req_valid         (dataArb_io_out_valid),
    .io_req_bits_addr     (dataArb_io_out_bits_addr),
    .io_req_bits_write    (dataArb_io_out_bits_write),
    .io_req_bits_wdata    (dataArb_io_out_bits_wdata),
    .io_req_bits_wordMask (dataArb_io_out_bits_wordMask),
    .io_req_bits_eccMask  (dataArb_io_out_bits_eccMask),
    .io_req_bits_way_en   (dataArb_io_out_bits_way_en),
    .io_resp_0            (s1_all_data_ways_0),
    .io_resp_1            (s1_all_data_ways_1),
    .io_resp_2            (s1_all_data_ways_2),
    .io_resp_3            (s1_all_data_ways_3)
  );	// src/main/scala/rocket/DCache.scala:128:20
  AMOALU amoalus_0 (	// src/main/scala/rocket/DCache.scala:958:26
    .io_mask (pstore1_mask),	// src/main/scala/rocket/DCache.scala:473:31
    .io_cmd  (pstore1_cmd),	// src/main/scala/rocket/DCache.scala:469:30
    .io_lhs  (s2_data_word),	// src/main/scala/rocket/DCache.scala:946:80
    .io_rhs  (pstore1_data),	// src/main/scala/rocket/DCache.scala:471:31
    .io_out  (pstore1_storegen_data)
  );	// src/main/scala/rocket/DCache.scala:958:26
  assign auto_out_a_valid = auto_out_a_valid_0;
  assign auto_out_a_bits_opcode = auto_out_a_bits_opcode_0;
  assign auto_out_a_bits_param = auto_out_a_bits_param_0;
  assign auto_out_a_bits_size = auto_out_a_bits_size_0;
  assign auto_out_a_bits_source = auto_out_a_bits_source_0;
  assign auto_out_a_bits_address = auto_out_a_bits_address_0;
  assign auto_out_a_bits_mask = auto_out_a_bits_mask_0;
  assign auto_out_a_bits_data = auto_out_a_bits_data_0;
  assign auto_out_b_ready = auto_out_b_ready_0;
  assign auto_out_c_valid = auto_out_c_valid_0;
  assign auto_out_c_bits_opcode = auto_out_c_bits_opcode_0;
  assign auto_out_c_bits_param = auto_out_c_bits_param_0;
  assign auto_out_c_bits_size = auto_out_c_bits_size_0;
  assign auto_out_c_bits_source = auto_out_c_bits_source_0;
  assign auto_out_c_bits_address = auto_out_c_bits_address_0;
  assign auto_out_c_bits_data = auto_out_c_bits_data_0;
  assign auto_out_d_ready = auto_out_d_ready_0;
  assign auto_out_e_valid = auto_out_e_valid_0;
  assign auto_out_e_bits_sink = auto_out_e_bits_sink_0;
  assign io_cpu_req_ready = io_cpu_req_ready_0;
  assign io_cpu_s2_nack = io_cpu_s2_nack_0;
  assign io_cpu_s2_nack_cause_raw = io_cpu_s2_nack_cause_raw_0;
  assign io_cpu_s2_uncached = io_cpu_s2_uncached_0;
  assign io_cpu_s2_paddr = io_cpu_s2_paddr_0;
  assign io_cpu_resp_valid = io_cpu_resp_valid_0;
  assign io_cpu_resp_bits_addr = io_cpu_resp_bits_addr_0;
  assign io_cpu_resp_bits_tag = io_cpu_resp_bits_tag_0;
  assign io_cpu_resp_bits_cmd = io_cpu_resp_bits_cmd_0;
  assign io_cpu_resp_bits_size = io_cpu_resp_bits_size_0;
  assign io_cpu_resp_bits_signed = io_cpu_resp_bits_signed_0;
  assign io_cpu_resp_bits_dprv = io_cpu_resp_bits_dprv_0;
  assign io_cpu_resp_bits_dv = io_cpu_resp_bits_dv_0;
  assign io_cpu_resp_bits_data = io_cpu_resp_bits_data_0;
  assign io_cpu_resp_bits_mask = io_cpu_resp_bits_mask_0;
  assign io_cpu_resp_bits_replay = io_cpu_resp_bits_replay_0;
  assign io_cpu_resp_bits_has_data = io_cpu_resp_bits_has_data_0;
  assign io_cpu_resp_bits_data_word_bypass = io_cpu_resp_bits_data_word_bypass_0;
  assign io_cpu_resp_bits_data_raw = io_cpu_resp_bits_data_raw_0;
  assign io_cpu_resp_bits_store_data = io_cpu_resp_bits_store_data_0;
  assign io_cpu_replay_next = io_cpu_replay_next_0;
  assign io_cpu_s2_xcpt_ma_ld = io_cpu_s2_xcpt_ma_ld_0;
  assign io_cpu_s2_xcpt_ma_st = io_cpu_s2_xcpt_ma_st_0;
  assign io_cpu_s2_xcpt_pf_ld = io_cpu_s2_xcpt_pf_ld_0;
  assign io_cpu_s2_xcpt_pf_st = io_cpu_s2_xcpt_pf_st_0;
  assign io_cpu_s2_xcpt_gf_ld = io_cpu_s2_xcpt_gf_ld_0;
  assign io_cpu_s2_xcpt_gf_st = io_cpu_s2_xcpt_gf_st_0;
  assign io_cpu_s2_xcpt_ae_ld = io_cpu_s2_xcpt_ae_ld_0;
  assign io_cpu_s2_xcpt_ae_st = io_cpu_s2_xcpt_ae_st_0;
  assign io_cpu_s2_gpa = io_cpu_s2_gpa_0;
  assign io_cpu_s2_gpa_is_pte = io_cpu_s2_gpa_is_pte_0;
  assign io_cpu_ordered = io_cpu_ordered_0;
  assign io_cpu_perf_acquire = io_cpu_perf_acquire_0;
  assign io_cpu_perf_release = io_cpu_perf_release_0;
  assign io_cpu_perf_grant = io_cpu_perf_grant_0;
  assign io_cpu_perf_tlbMiss = io_cpu_perf_tlbMiss_0;
  assign io_cpu_perf_blocked = io_cpu_perf_blocked_0;
  assign io_cpu_perf_canAcceptStoreThenLoad = io_cpu_perf_canAcceptStoreThenLoad_0;
  assign io_cpu_perf_canAcceptStoreThenRMW = io_cpu_perf_canAcceptStoreThenRMW_0;
  assign io_cpu_perf_canAcceptLoadThenLoad = io_cpu_perf_canAcceptLoadThenLoad_0;
  assign io_cpu_perf_storeBufferEmptyAfterLoad = io_cpu_perf_storeBufferEmptyAfterLoad_0;
  assign io_cpu_perf_storeBufferEmptyAfterStore =
    io_cpu_perf_storeBufferEmptyAfterStore_0;
  assign io_ptw_req_valid = io_ptw_req_valid_0;
  assign io_ptw_req_bits_bits_addr = io_ptw_req_bits_bits_addr_0;
  assign io_ptw_req_bits_bits_need_gpa = io_ptw_req_bits_bits_need_gpa_0;
  assign io_ptw_req_bits_bits_vstage1 = io_ptw_req_bits_bits_vstage1_0;
  assign io_ptw_req_bits_bits_stage2 = io_ptw_req_bits_bits_stage2_0;
endmodule

