{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556596485869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556596485869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 10:54:45 2019 " "Processing started: Tue Apr 30 10:54:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556596485869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596485869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596485869 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556596502742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN-rtl " "Found design unit 1: gaussian_ip_GN-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519178 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN " "Found entity 1: gaussian_ip_GN" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519178 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519194 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3 " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519194 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1 " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519194 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2 " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519194 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519210 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_accumulate_diff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_accumulate_diff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519210 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_3_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519210 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519225 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519225 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_1_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519225 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_accumulate_diff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_accumulate_diff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519225 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519241 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519241 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip_gn_gaussian_ip_fusion_decomposition_2_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals-rtl " "Found design unit 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals-rtl" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519241 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals " "Found entity 1: gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat_gnkloj6ing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat_gnkloj6ing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNKLOJ6ING-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNKLOJ6ING-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519241 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNKLOJ6ING " "Found entity 1: alt_dspbuilder_bus_concat_GNKLOJ6ING" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN46N4UJ5S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519256 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S " "Found entity 1: alt_dspbuilder_cast_GN46N4UJ5S" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sbf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sbf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBF-SBF_SYNTH " "Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519256 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBF " "Found entity 1: alt_dspbuilder_SBF" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_asat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_asat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_ASAT-ASAT_SYNTH " "Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_ASAT.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519256 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_ASAT " "Found entity 1: alt_dspbuilder_ASAT" {  } { { "Fusion/hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_ASAT.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_saltrpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_saltrpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519256 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrPropagate " "Found entity 1: alt_dspbuilder_sAltrPropagate" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_around.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_around.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AROUND-AROUND_SYNTH " "Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_AROUND.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519256 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AROUND " "Found entity 1: alt_dspbuilder_AROUND" {  } { { "Fusion/hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_AROUND.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn4q52zvbu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn4q52zvbu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN4Q52ZVBU-rtl " "Found design unit 1: alt_dspbuilder_cast_GN4Q52ZVBU-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN4Q52ZVBU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GN4Q52ZVBU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519256 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN4Q52ZVBU " "Found entity 1: alt_dspbuilder_cast_GN4Q52ZVBU" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN4Q52ZVBU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GN4Q52ZVBU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn5d52df5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn5d52df5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5D52DF5S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519272 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S " "Found entity 1: alt_dspbuilder_cast_GN5D52DF5S" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn5tyupwua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn5tyupwua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5TYUPWUA-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5TYUPWUA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519272 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5TYUPWUA " "Found entity 1: alt_dspbuilder_cast_GN5TYUPWUA" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn6ddktpir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn6ddktpir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6DDKTPIR-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6DDKTPIR-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519272 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6DDKTPIR " "Found entity 1: alt_dspbuilder_cast_GN6DDKTPIR" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnbzr5pmek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnbzr5pmek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNBZR5PMEK-rtl " "Found design unit 1: alt_dspbuilder_cast_GNBZR5PMEK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519272 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNBZR5PMEK " "Found entity 1: alt_dspbuilder_cast_GNBZR5PMEK" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gncxfd7tyz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gncxfd7tyz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNCXFD7TYZ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNCXFD7TYZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNCXFD7TYZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNCXFD7TYZ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519272 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNCXFD7TYZ " "Found entity 1: alt_dspbuilder_cast_GNCXFD7TYZ" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNCXFD7TYZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNCXFD7TYZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnnbsppai5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnnbsppai5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNNBSPPAI5-rtl " "Found design unit 1: alt_dspbuilder_cast_GNNBSPPAI5-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519288 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNNBSPPAI5 " "Found entity 1: alt_dspbuilder_cast_GNNBSPPAI5" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnndz2wjeb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnndz2wjeb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNNDZ2WJEB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNNDZ2WJEB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519288 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNNDZ2WJEB " "Found entity 1: alt_dspbuilder_cast_GNNDZ2WJEB" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnpgjsms3z.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnpgjsms3z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNPGJSMS3Z-rtl " "Found design unit 1: alt_dspbuilder_cast_GNPGJSMS3Z-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPGJSMS3Z.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPGJSMS3Z.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519288 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNPGJSMS3Z " "Found entity 1: alt_dspbuilder_cast_GNPGJSMS3Z" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPGJSMS3Z.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPGJSMS3Z.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSB3OXIQS-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519288 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS " "Found entity 1: alt_dspbuilder_cast_GNSB3OXIQS" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnsgoymytm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnsgoymytm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSGOYMYTM-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSGOYMYTM-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSGOYMYTM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSGOYMYTM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519288 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSGOYMYTM " "Found entity 1: alt_dspbuilder_cast_GNSGOYMYTM" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSGOYMYTM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSGOYMYTM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnt75ckw5g.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnt75ckw5g.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNT75CKW5G-rtl " "Found design unit 1: alt_dspbuilder_cast_GNT75CKW5G-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNT75CKW5G.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNT75CKW5G.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519288 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNT75CKW5G " "Found entity 1: alt_dspbuilder_cast_GNT75CKW5G" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNT75CKW5G.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNT75CKW5G.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnujn4encm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnujn4encm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNUJN4ENCM-rtl " "Found design unit 1: alt_dspbuilder_cast_GNUJN4ENCM-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUJN4ENCM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUJN4ENCM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519303 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNUJN4ENCM " "Found entity 1: alt_dspbuilder_cast_GNUJN4ENCM" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUJN4ENCM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUJN4ENCM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnuw2c7j4q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnuw2c7j4q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNUW2C7J4Q-rtl " "Found design unit 1: alt_dspbuilder_cast_GNUW2C7J4Q-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519303 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNUW2C7J4Q " "Found entity 1: alt_dspbuilder_cast_GNUW2C7J4Q" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnyetx3347.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnyetx3347.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNYETX3347-rtl " "Found design unit 1: alt_dspbuilder_cast_GNYETX3347-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNYETX3347.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNYETX3347.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519303 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNYETX3347 " "Found entity 1: alt_dspbuilder_cast_GNYETX3347" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNYETX3347.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNYETX3347.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnzcdptgzg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnzcdptgzg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNZCDPTGZG-rtl " "Found design unit 1: alt_dspbuilder_cast_GNZCDPTGZG-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZCDPTGZG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZCDPTGZG.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519319 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNZCDPTGZG " "Found entity 1: alt_dspbuilder_cast_GNZCDPTGZG" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZCDPTGZG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZCDPTGZG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_clock_gnn7tlrcsz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_clock_gnn7tlrcsz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNN7TLRCSZ-rtl " "Found design unit 1: alt_dspbuilder_clock_GNN7TLRCSZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519319 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNN7TLRCSZ " "Found entity 1: alt_dspbuilder_clock_GNN7TLRCSZ" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH-rtl " "Found design unit 1: alt_dspbuilder_clock_GNQFU4PUDH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519319 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH " "Found entity 1: alt_dspbuilder_clock_GNQFU4PUDH" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_comparator_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_comparator_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_comparator_GN-rtl " "Found design unit 1: alt_dspbuilder_comparator_GN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519319 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_comparator_GN " "Found entity 1: alt_dspbuilder_comparator_GN" {  } { { "Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn2i6bjovh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn2i6bjovh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN2I6BJOVH-rtl " "Found design unit 1: alt_dspbuilder_constant_GN2I6BJOVH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519319 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN2I6BJOVH " "Found entity 1: alt_dspbuilder_constant_GN2I6BJOVH" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn3hhc36sk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn3hhc36sk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN3HHC36SK-rtl " "Found design unit 1: alt_dspbuilder_constant_GN3HHC36SK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519335 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN3HHC36SK " "Found entity 1: alt_dspbuilder_constant_GN3HHC36SK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn4ojgjcx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn4ojgjcx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN4OJGJCX2-rtl " "Found design unit 1: alt_dspbuilder_constant_GN4OJGJCX2-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN4OJGJCX2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GN4OJGJCX2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519335 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN4OJGJCX2 " "Found entity 1: alt_dspbuilder_constant_GN4OJGJCX2" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN4OJGJCX2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GN4OJGJCX2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn5irmzxkk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn5irmzxkk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN5IRMZXKK-rtl " "Found design unit 1: alt_dspbuilder_constant_GN5IRMZXKK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519335 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN5IRMZXKK " "Found entity 1: alt_dspbuilder_constant_GN5IRMZXKK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn5p5nhc35.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn5p5nhc35.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN5P5NHC35-rtl " "Found design unit 1: alt_dspbuilder_constant_GN5P5NHC35-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5P5NHC35.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5P5NHC35.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519335 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN5P5NHC35 " "Found entity 1: alt_dspbuilder_constant_GN5P5NHC35" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5P5NHC35.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5P5NHC35.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn62fe4kjq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn62fe4kjq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN62FE4KJQ-rtl " "Found design unit 1: alt_dspbuilder_constant_GN62FE4KJQ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN62FE4KJQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GN62FE4KJQ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519335 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN62FE4KJQ " "Found entity 1: alt_dspbuilder_constant_GN62FE4KJQ" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN62FE4KJQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GN62FE4KJQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn6sfeiny6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn6sfeiny6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN6SFEINY6-rtl " "Found design unit 1: alt_dspbuilder_constant_GN6SFEINY6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519350 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN6SFEINY6 " "Found entity 1: alt_dspbuilder_constant_GN6SFEINY6" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnaqncfvsg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnaqncfvsg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNAQNCFVSG-rtl " "Found design unit 1: alt_dspbuilder_constant_GNAQNCFVSG-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNAQNCFVSG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNAQNCFVSG.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519350 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNAQNCFVSG " "Found entity 1: alt_dspbuilder_constant_GNAQNCFVSG" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNAQNCFVSG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNAQNCFVSG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnc5novijt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnc5novijt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNC5NOVIJT-rtl " "Found design unit 1: alt_dspbuilder_constant_GNC5NOVIJT-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519350 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNC5NOVIJT " "Found entity 1: alt_dspbuilder_constant_GNC5NOVIJT" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gndoazqicq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gndoazqicq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNDOAZQICQ-rtl " "Found design unit 1: alt_dspbuilder_constant_GNDOAZQICQ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNDOAZQICQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNDOAZQICQ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519350 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNDOAZQICQ " "Found entity 1: alt_dspbuilder_constant_GNDOAZQICQ" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNDOAZQICQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNDOAZQICQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnfjxs55vn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnfjxs55vn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNFJXS55VN-rtl " "Found design unit 1: alt_dspbuilder_constant_GNFJXS55VN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519350 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNFJXS55VN " "Found entity 1: alt_dspbuilder_constant_GNFJXS55VN" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gngbf5tqt2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gngbf5tqt2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNGBF5TQT2-rtl " "Found design unit 1: alt_dspbuilder_constant_GNGBF5TQT2-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNGBF5TQT2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNGBF5TQT2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519350 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNGBF5TQT2 " "Found entity 1: alt_dspbuilder_constant_GNGBF5TQT2" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNGBF5TQT2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNGBF5TQT2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gngdsjmyaa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gngdsjmyaa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNGDSJMYAA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNGDSJMYAA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNGDSJMYAA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNGDSJMYAA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519366 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNGDSJMYAA " "Found entity 1: alt_dspbuilder_constant_GNGDSJMYAA" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNGDSJMYAA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNGDSJMYAA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnhyg3vmra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnhyg3vmra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNHYG3VMRA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNHYG3VMRA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNHYG3VMRA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNHYG3VMRA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519366 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNHYG3VMRA " "Found entity 1: alt_dspbuilder_constant_GNHYG3VMRA" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNHYG3VMRA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNHYG3VMRA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gni74kescb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gni74kescb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNI74KESCB-rtl " "Found design unit 1: alt_dspbuilder_constant_GNI74KESCB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNI74KESCB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNI74KESCB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519366 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNI74KESCB " "Found entity 1: alt_dspbuilder_constant_GNI74KESCB" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNI74KESCB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNI74KESCB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnk57pm5ek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnk57pm5ek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNK57PM5EK-rtl " "Found design unit 1: alt_dspbuilder_constant_GNK57PM5EK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519366 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNK57PM5EK " "Found entity 1: alt_dspbuilder_constant_GNK57PM5EK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnp5uwcew7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnp5uwcew7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNP5UWCEW7-rtl " "Found design unit 1: alt_dspbuilder_constant_GNP5UWCEW7-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNP5UWCEW7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNP5UWCEW7.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519366 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNP5UWCEW7 " "Found entity 1: alt_dspbuilder_constant_GNP5UWCEW7" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNP5UWCEW7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNP5UWCEW7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnpd64zoe3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnpd64zoe3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNPD64ZOE3-rtl " "Found design unit 1: alt_dspbuilder_constant_GNPD64ZOE3-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNPD64ZOE3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNPD64ZOE3.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519381 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNPD64ZOE3 " "Found entity 1: alt_dspbuilder_constant_GNPD64ZOE3" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNPD64ZOE3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNPD64ZOE3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnsvsrqzmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnsvsrqzmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNSVSRQZMI-rtl " "Found design unit 1: alt_dspbuilder_constant_GNSVSRQZMI-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519381 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNSVSRQZMI " "Found entity 1: alt_dspbuilder_constant_GNSVSRQZMI" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnsy7zr6jl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnsy7zr6jl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNSY7ZR6JL-rtl " "Found design unit 1: alt_dspbuilder_constant_GNSY7ZR6JL-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNSY7ZR6JL.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNSY7ZR6JL.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519381 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNSY7ZR6JL " "Found entity 1: alt_dspbuilder_constant_GNSY7ZR6JL" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNSY7ZR6JL.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNSY7ZR6JL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnt6g46t4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnt6g46t4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNT6G46T4K-rtl " "Found design unit 1: alt_dspbuilder_constant_GNT6G46T4K-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNT6G46T4K.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNT6G46T4K.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519381 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNT6G46T4K " "Found entity 1: alt_dspbuilder_constant_GNT6G46T4K" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNT6G46T4K.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNT6G46T4K.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gntubs3c3c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gntubs3c3c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNTUBS3C3C-rtl " "Found design unit 1: alt_dspbuilder_constant_GNTUBS3C3C-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNTUBS3C3C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNTUBS3C3C.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519381 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNTUBS3C3C " "Found entity 1: alt_dspbuilder_constant_GNTUBS3C3C" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNTUBS3C3C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNTUBS3C3C.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnvyjzzdo6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnvyjzzdo6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNVYJZZDO6-rtl " "Found design unit 1: alt_dspbuilder_constant_GNVYJZZDO6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519381 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNVYJZZDO6 " "Found entity 1: alt_dspbuilder_constant_GNVYJZZDO6" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnwi5qtp2a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnwi5qtp2a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWI5QTP2A-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWI5QTP2A-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWI5QTP2A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWI5QTP2A.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519397 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWI5QTP2A " "Found entity 1: alt_dspbuilder_constant_GNWI5QTP2A" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWI5QTP2A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWI5QTP2A.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnwovrdp5f.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnwovrdp5f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWOVRDP5F-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWOVRDP5F-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWOVRDP5F.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWOVRDP5F.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519397 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWOVRDP5F " "Found entity 1: alt_dspbuilder_constant_GNWOVRDP5F" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWOVRDP5F.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWOVRDP5F.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnwwzuol7r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnwwzuol7r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWWZUOL7R-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWWZUOL7R-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWWZUOL7R.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWWZUOL7R.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519397 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWWZUOL7R " "Found entity 1: alt_dspbuilder_constant_GNWWZUOL7R" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWWZUOL7R.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWWZUOL7R.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gn23rxz44l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gn23rxz44l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN23RXZ44L-rtl " "Found design unit 1: alt_dspbuilder_counter_GN23RXZ44L-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519397 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN23RXZ44L " "Found entity 1: alt_dspbuilder_counter_GN23RXZ44L" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gn2nx2byys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gn2nx2byys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN2NX2BYYS-rtl " "Found design unit 1: alt_dspbuilder_counter_GN2NX2BYYS-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519397 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN2NX2BYYS " "Found entity 1: alt_dspbuilder_counter_GN2NX2BYYS" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gn6fxrtdgm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gn6fxrtdgm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN6FXRTDGM-rtl " "Found design unit 1: alt_dspbuilder_counter_GN6FXRTDGM-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519397 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN6FXRTDGM " "Found entity 1: alt_dspbuilder_counter_GN6FXRTDGM" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gng6vdu3dq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gng6vdu3dq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNG6VDU3DQ-rtl " "Found design unit 1: alt_dspbuilder_counter_GNG6VDU3DQ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519413 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNG6VDU3DQ " "Found entity 1: alt_dspbuilder_counter_GNG6VDU3DQ" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnm3wcof3h.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnm3wcof3h.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNM3WCOF3H-rtl " "Found design unit 1: alt_dspbuilder_counter_GNM3WCOF3H-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519413 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNM3WCOF3H " "Found entity 1: alt_dspbuilder_counter_GNM3WCOF3H" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnsgwkevby.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnsgwkevby.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNSGWKEVBY-rtl " "Found design unit 1: alt_dspbuilder_counter_GNSGWKEVBY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519413 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNSGWKEVBY " "Found entity 1: alt_dspbuilder_counter_GNSGWKEVBY" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gntjqadyiy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gntjqadyiy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNTJQADYIY-rtl " "Found design unit 1: alt_dspbuilder_counter_GNTJQADYIY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519428 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNTJQADYIY " "Found entity 1: alt_dspbuilder_counter_GNTJQADYIY" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnwvp6756u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnwvp6756u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNWVP6756U-rtl " "Found design unit 1: alt_dspbuilder_counter_GNWVP6756U-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519428 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNWVP6756U " "Found entity 1: alt_dspbuilder_counter_GNWVP6756U" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gn2kyxqf4s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gn2kyxqf4s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GN2KYXQF4S-rtl " "Found design unit 1: alt_dspbuilder_delay_GN2KYXQF4S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN2KYXQF4S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GN2KYXQF4S.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519428 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GN2KYXQF4S " "Found entity 1: alt_dspbuilder_delay_GN2KYXQF4S" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN2KYXQF4S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GN2KYXQF4S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SDelay-SDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519428 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SDelay " "Found entity 1: alt_dspbuilder_SDelay" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sinitdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sinitdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SInitDelay-SInitDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519428 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SInitDelay " "Found entity 1: alt_dspbuilder_SInitDelay" {  } { { "Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_saltrbitpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_saltrbitpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519444 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrBitPropagate " "Found entity 1: alt_dspbuilder_sAltrBitPropagate" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_vecseq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_vecseq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vecseq-seq_SYNTH " "Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_vecseq.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519444 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vecseq " "Found entity 1: alt_dspbuilder_vecseq" {  } { { "Fusion/hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_vecseq.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gn53fgqey3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gn53fgqey3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GN53FGQEY3-rtl " "Found design unit 1: alt_dspbuilder_delay_GN53FGQEY3-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519444 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GN53FGQEY3 " "Found entity 1: alt_dspbuilder_delay_GN53FGQEY3" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnaldiuchm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnaldiuchm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNALDIUCHM-rtl " "Found design unit 1: alt_dspbuilder_delay_GNALDIUCHM-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNALDIUCHM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNALDIUCHM.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519444 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNALDIUCHM " "Found entity 1: alt_dspbuilder_delay_GNALDIUCHM" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNALDIUCHM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNALDIUCHM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnb2ilto6j.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnb2ilto6j.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNB2ILTO6J-rtl " "Found design unit 1: alt_dspbuilder_delay_GNB2ILTO6J-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519444 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNB2ILTO6J " "Found entity 1: alt_dspbuilder_delay_GNB2ILTO6J" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnhh4n4syh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnhh4n4syh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNHH4N4SYH-rtl " "Found design unit 1: alt_dspbuilder_delay_GNHH4N4SYH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNHH4N4SYH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNHH4N4SYH.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519444 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNHH4N4SYH " "Found entity 1: alt_dspbuilder_delay_GNHH4N4SYH" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNHH4N4SYH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNHH4N4SYH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnm33aesk5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnm33aesk5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNM33AESK5-rtl " "Found design unit 1: alt_dspbuilder_delay_GNM33AESK5-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519460 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNM33AESK5 " "Found entity 1: alt_dspbuilder_delay_GNM33AESK5" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnmdmezdyk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnmdmezdyk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNMDMEZDYK-rtl " "Found design unit 1: alt_dspbuilder_delay_GNMDMEZDYK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNMDMEZDYK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNMDMEZDYK.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519460 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNMDMEZDYK " "Found entity 1: alt_dspbuilder_delay_GNMDMEZDYK" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNMDMEZDYK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNMDMEZDYK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnspcbewtm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnspcbewtm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNSPCBEWTM-rtl " "Found design unit 1: alt_dspbuilder_delay_GNSPCBEWTM-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNSPCBEWTM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNSPCBEWTM.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519460 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNSPCBEWTM " "Found entity 1: alt_dspbuilder_delay_GNSPCBEWTM" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNSPCBEWTM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNSPCBEWTM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_gain_gnbm7ykika.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_gain_gnbm7ykika.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gain_GNBM7YKIKA-rtl " "Found design unit 1: alt_dspbuilder_gain_GNBM7YKIKA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_gain_GNBM7YKIKA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_gain_GNBM7YKIKA.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519460 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gain_GNBM7YKIKA " "Found entity 1: alt_dspbuilder_gain_GNBM7YKIKA" {  } { { "Fusion/hdl/alt_dspbuilder_gain_GNBM7YKIKA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_gain_GNBM7YKIKA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_BEXT-ax " "Found design unit 1: alt_dspbuilder_BEXT-ax" {  } { { "Fusion/hdl/alt_dspbuilder_BEXT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_BEXT.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519460 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_BEXT " "Found entity 1: alt_dspbuilder_BEXT" {  } { { "Fusion/hdl/alt_dspbuilder_BEXT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_BEXT.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_nbext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_nbext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_nBEXT-ax " "Found design unit 1: alt_dspbuilder_nBEXT-ax" {  } { { "Fusion/hdl/alt_dspbuilder_nBEXT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_nBEXT.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519475 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_nBEXT " "Found entity 1: alt_dspbuilder_nBEXT" {  } { { "Fusion/hdl/alt_dspbuilder_nBEXT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_nBEXT.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cst_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cst_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_CST_MULT-synth " "Found design unit 1: alt_dspbuilder_CST_MULT-synth" {  } { { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519475 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_CST_MULT " "Found entity 1: alt_dspbuilder_CST_MULT" {  } { { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_gain_gniiryxgev.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_gain_gniiryxgev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gain_GNIIRYXGEV-rtl " "Found design unit 1: alt_dspbuilder_gain_GNIIRYXGEV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_gain_GNIIRYXGEV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_gain_GNIIRYXGEV.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519475 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gain_GNIIRYXGEV " "Found entity 1: alt_dspbuilder_gain_GNIIRYXGEV" {  } { { "Fusion/hdl/alt_dspbuilder_gain_GNIIRYXGEV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_gain_GNIIRYXGEV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_gain_gnvy67kvh4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_gain_gnvy67kvh4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gain_GNVY67KVH4-rtl " "Found design unit 1: alt_dspbuilder_gain_GNVY67KVH4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_gain_GNVY67KVH4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_gain_GNVY67KVH4.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519475 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gain_GNVY67KVH4 " "Found entity 1: alt_dspbuilder_gain_GNVY67KVH4" {  } { { "Fusion/hdl/alt_dspbuilder_gain_GNVY67KVH4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_gain_GNVY67KVH4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_gnd_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_gnd_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd_GN-rtl " "Found design unit 1: alt_dspbuilder_gnd_GN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519475 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd_GN " "Found entity 1: alt_dspbuilder_gnd_GN" {  } { { "Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gn5a3klaec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gn5a3klaec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GN5A3KLAEC-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GN5A3KLAEC-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519475 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GN5A3KLAEC " "Found entity 1: alt_dspbuilder_logical_bit_op_GN5A3KLAEC" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sbitlogical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sbitlogical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBitLogical-SBitLogical_SYNTH " "Found design unit 1: alt_dspbuilder_SBitLogical-SBitLogical_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519491 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBitLogical " "Found entity 1: alt_dspbuilder_SBitLogical" {  } { { "Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519491 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V " "Found entity 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gnymsbqtj6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gnymsbqtj6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNYMSBQTJ6-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNYMSBQTJ6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519491 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNYMSBQTJ6 " "Found entity 1: alt_dspbuilder_logical_bit_op_GNYMSBQTJ6" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bus_op_gndcd7xex3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bus_op_gndcd7xex3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bus_op_GNDCD7XEX3-rtl " "Found design unit 1: alt_dspbuilder_logical_bus_op_GNDCD7XEX3-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNDCD7XEX3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNDCD7XEX3.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519491 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bus_op_GNDCD7XEX3 " "Found entity 1: alt_dspbuilder_logical_bus_op_GNDCD7XEX3" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNDCD7XEX3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNDCD7XEX3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sbuslogical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sbuslogical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBusLogical-SSBusLogical_SYNTH " "Found design unit 1: alt_dspbuilder_SBusLogical-SSBusLogical_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519491 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBusLogical " "Found entity 1: alt_dspbuilder_SBusLogical" {  } { { "Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bus_op_gngaqfhy4s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bus_op_gngaqfhy4s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bus_op_GNGAQFHY4S-rtl " "Found design unit 1: alt_dspbuilder_logical_bus_op_GNGAQFHY4S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNGAQFHY4S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNGAQFHY4S.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519506 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bus_op_GNGAQFHY4S " "Found entity 1: alt_dspbuilder_logical_bus_op_GNGAQFHY4S" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNGAQFHY4S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNGAQFHY4S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gn7kc3zsdb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gn7kc3zsdb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GN7KC3ZSDB-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GN7KC3ZSDB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519506 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GN7KC3ZSDB " "Found entity 1: alt_dspbuilder_memdelay_GN7KC3ZSDB" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sshifttap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sshifttap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SShiftTap-a " "Found design unit 1: alt_dspbuilder_SShiftTap-a" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519506 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SShiftTap " "Found entity 1: alt_dspbuilder_SShiftTap" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gn7n5v3hy7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gn7n5v3hy7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GN7N5V3HY7-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GN7N5V3HY7-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN7N5V3HY7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN7N5V3HY7.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519506 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GN7N5V3HY7 " "Found entity 1: alt_dspbuilder_memdelay_GN7N5V3HY7" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN7N5V3HY7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN7N5V3HY7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gne2rsmksx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gne2rsmksx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNE2RSMKSX-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNE2RSMKSX-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNE2RSMKSX.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNE2RSMKSX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519506 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNE2RSMKSX " "Found entity 1: alt_dspbuilder_memdelay_GNE2RSMKSX" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNE2RSMKSX.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNE2RSMKSX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnggi56xg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnggi56xg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNGGI56XG4-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNGGI56XG4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519506 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNGGI56XG4 " "Found entity 1: alt_dspbuilder_memdelay_GNGGI56XG4" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnoquxon7r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnoquxon7r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNOQUXON7R-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNOQUXON7R-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNOQUXON7R.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNOQUXON7R.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519522 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNOQUXON7R " "Found entity 1: alt_dspbuilder_memdelay_GNOQUXON7R" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNOQUXON7R.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNOQUXON7R.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnoszn6l7s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnoszn6l7s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNOSZN6L7S-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNOSZN6L7S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519522 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNOSZN6L7S " "Found entity 1: alt_dspbuilder_memdelay_GNOSZN6L7S" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnq44rxmm7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnq44rxmm7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNQ44RXMM7-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNQ44RXMM7-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519522 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNQ44RXMM7 " "Found entity 1: alt_dspbuilder_memdelay_GNQ44RXMM7" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnr55nyjwv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnr55nyjwv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNR55NYJWV-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNR55NYJWV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519522 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNR55NYJWV " "Found entity 1: alt_dspbuilder_memdelay_GNR55NYJWV" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnt3m75ima.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnt3m75ima.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNT3M75IMA-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNT3M75IMA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519522 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNT3M75IMA " "Found entity 1: alt_dspbuilder_memdelay_GNT3M75IMA" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnxmjojmjv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnxmjojmjv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNXMJOJMJV-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNXMJOJMJV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519538 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNXMJOJMJV " "Found entity 1: alt_dspbuilder_memdelay_GNXMJOJMJV" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gnwzzp2ifi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gnwzzp2ifi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNWZZP2IFI-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNWZZP2IFI-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519538 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNWZZP2IFI " "Found entity 1: alt_dspbuilder_multiplexer_GNWZZP2IFI" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_smuxaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_smuxaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMuxAltr-synth " "Found design unit 1: alt_dspbuilder_sMuxAltr-synth" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519538 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMuxAltr " "Found entity 1: alt_dspbuilder_sMuxAltr" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnuh534phc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnuh534phc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNUH534PHC-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNUH534PHC-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNUH534PHC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNUH534PHC.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519538 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNUH534PHC " "Found entity 1: alt_dspbuilder_multiplier_GNUH534PHC" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNUH534PHC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNUH534PHC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_smultaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_smultaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMultAltr-synth " "Found design unit 1: alt_dspbuilder_sMultAltr-synth" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519553 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMultAltr " "Found entity 1: alt_dspbuilder_sMultAltr" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_altmultconst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_altmultconst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AltMultConst-AltMultConst_synth " "Found design unit 1: alt_dspbuilder_AltMultConst-AltMultConst_synth" {  } { { "Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519553 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AltMultConst " "Found entity 1: alt_dspbuilder_AltMultConst" {  } { { "Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAdd-MultAdd_synth " "Found design unit 1: alt_dspbuilder_MultAdd-MultAdd_synth" {  } { { "Fusion/hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_MultAdd.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519553 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAdd " "Found entity 1: alt_dspbuilder_MultAdd" {  } { { "Fusion/hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_MultAdd.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multaddmf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multaddmf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAddMF-MultAddMF_synth " "Found design unit 1: alt_dspbuilder_MultAddMF-MultAddMF_synth" {  } { { "Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519553 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAddMF " "Found entity 1: alt_dspbuilder_MultAddMF" {  } { { "Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_parallel_adder_gnrfxus4hj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_parallel_adder_gnrfxus4hj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNRFXUS4HJ-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNRFXUS4HJ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519553 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNRFXUS4HJ " "Found entity 1: alt_dspbuilder_parallel_adder_GNRFXUS4HJ" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_saddersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_saddersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SAdderSub-a_SAdderSub " "Found design unit 1: alt_dspbuilder_SAdderSub-a_SAdderSub" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519569 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SAdderSub " "Found entity 1: alt_dspbuilder_SAdderSub" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder_gn4htutwrg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder_gn4htutwrg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GN4HTUTWRG-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GN4HTUTWRG-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519569 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GN4HTUTWRG " "Found entity 1: alt_dspbuilder_pipelined_adder_GN4HTUTWRG" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_slpmaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_slpmaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sLpmAddSub-SYN " "Found design unit 1: alt_dspbuilder_sLpmAddSub-SYN" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519569 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sLpmAddSub " "Found entity 1: alt_dspbuilder_sLpmAddSub" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder_gny2jeh574.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder_gny2jeh574.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GNY2JEH574-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GNY2JEH574-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519569 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GNY2JEH574 " "Found entity 1: alt_dspbuilder_pipelined_adder_GNY2JEH574" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gn37alzbs4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gn37alzbs4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN37ALZBS4-rtl " "Found design unit 1: alt_dspbuilder_port_GN37ALZBS4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519569 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN37ALZBS4 " "Found entity 1: alt_dspbuilder_port_GN37ALZBS4" {  } { { "Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gna5s4sqdn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gna5s4sqdn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNA5S4SQDN-rtl " "Found design unit 1: alt_dspbuilder_port_GNA5S4SQDN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519569 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNA5S4SQDN " "Found entity 1: alt_dspbuilder_port_GNA5S4SQDN" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnoc3sgkqj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnoc3sgkqj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNOC3SGKQJ-rtl " "Found design unit 1: alt_dspbuilder_port_GNOC3SGKQJ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519585 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNOC3SGKQJ " "Found entity 1: alt_dspbuilder_port_GNOC3SGKQJ" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_port_GNOC3SGKQJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnssys4j5r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnssys4j5r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNSSYS4J5R-rtl " "Found design unit 1: alt_dspbuilder_port_GNSSYS4J5R-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519585 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNSSYS4J5R " "Found entity 1: alt_dspbuilder_port_GNSSYS4J5R" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_port_GNSSYS4J5R.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnxaokdykc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnxaokdykc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNXAOKDYKC-rtl " "Found design unit 1: alt_dspbuilder_port_GNXAOKDYKC-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519585 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNXAOKDYKC " "Found entity 1: alt_dspbuilder_port_GNXAOKDYKC" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_port_GNXAOKDYKC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_round_gndzo35hdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_round_gndzo35hdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_round_GNDZO35HDL-beh " "Found design unit 1: alt_dspbuilder_round_GNDZO35HDL-beh" {  } { { "Fusion/hdl/alt_dspbuilder_round_GNDZO35HDL.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_round_GNDZO35HDL.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519585 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_round_GNDZO35HDL " "Found entity 1: alt_dspbuilder_round_GNDZO35HDL" {  } { { "Fusion/hdl/alt_dspbuilder_round_GNDZO35HDL.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_round_GNDZO35HDL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_round_gnwbuvgwwo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_round_gnwbuvgwwo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_round_GNWBUVGWWO-beh " "Found design unit 1: alt_dspbuilder_round_GNWBUVGWWO-beh" {  } { { "Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519585 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_round_GNWBUVGWWO " "Found entity 1: alt_dspbuilder_round_GNWBUVGWWO" {  } { { "Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_vcc_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_vcc_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc_GN-rtl " "Found design unit 1: alt_dspbuilder_vcc_GN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519600 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc_GN " "Found entity 1: alt_dspbuilder_vcc_GN" {  } { { "Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bus_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bus_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bus_op-rtl " "Found design unit 1: alt_dspbuilder_logical_bus_op-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519600 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bus_op " "Found entity 1: alt_dspbuilder_logical_bus_op" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/gaussian_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/gaussian_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip-rtl " "Found design unit 1: gaussian_ip-rtl" {  } { { "Fusion/hdl/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519600 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip " "Found entity 1: gaussian_ip" {  } { { "Fusion/hdl/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier-rtl " "Found design unit 1: alt_dspbuilder_multiplier-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_multiplier.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519600 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier " "Found entity 1: alt_dspbuilder_multiplier" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_multiplier.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_vcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_vcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc-rtl " "Found design unit 1: alt_dspbuilder_vcc-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_vcc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519600 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc " "Found entity 1: alt_dspbuilder_vcc" {  } { { "Fusion/hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_vcc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter-rtl " "Found design unit 1: alt_dspbuilder_counter-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519600 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter " "Found entity 1: alt_dspbuilder_counter" {  } { { "Fusion/hdl/alt_dspbuilder_counter.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay-rtl " "Found design unit 1: alt_dspbuilder_delay-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519616 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay " "Found entity 1: alt_dspbuilder_delay" {  } { { "Fusion/hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat-rtl " "Found design unit 1: alt_dspbuilder_bus_concat-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_bus_concat.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519616 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat " "Found entity 1: alt_dspbuilder_bus_concat" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_bus_concat.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_comparator-rtl " "Found design unit 1: alt_dspbuilder_comparator-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_comparator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_comparator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519616 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_comparator " "Found entity 1: alt_dspbuilder_comparator" {  } { { "Fusion/hdl/alt_dspbuilder_comparator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_comparator.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock-rtl " "Found design unit 1: alt_dspbuilder_clock-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519616 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock " "Found entity 1: alt_dspbuilder_clock" {  } { { "Fusion/hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay-rtl " "Found design unit 1: alt_dspbuilder_memdelay-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519616 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay " "Found entity 1: alt_dspbuilder_memdelay" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_gnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_gnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd-rtl " "Found design unit 1: alt_dspbuilder_gnd-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_gnd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519616 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd " "Found entity 1: alt_dspbuilder_gnd" {  } { { "Fusion/hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_gnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519616 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder " "Found entity 1: alt_dspbuilder_pipelined_adder" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_4.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_4 " "Found entity 1: Computer_System_mm_interconnect_4" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_3 " "Found entity 1: Computer_System_mm_interconnect_3" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2 " "Found entity 1: Computer_System_mm_interconnect_2" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_2_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_2_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519850 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_2_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_2_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_2_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519960 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519960 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519960 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519960 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556596519975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596519975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596519975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556596520069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520163 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556596520210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556596520210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_2_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520210 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_2_router_002 " "Found entity 2: Computer_System_mm_interconnect_2_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556596520225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556596520225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_2_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520225 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_2_router " "Found entity 2: Computer_System_mm_interconnect_2_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1 " "Found entity 1: Computer_System_mm_interconnect_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556596520428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556596520428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520428 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556596520428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556596520428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520444 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM " "Found entity 1: Computer_System_VGA_SUBSYSTEM" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_PLL " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Controller " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Controller" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_PLL " "Found entity 1: Computer_System_VGA_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SYSTEM_PLL " "Found entity 1: Computer_System_SYSTEM_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SYSTEM_PLL_sys_pll " "Found entity 1: Computer_System_SYSTEM_PLL_sys_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_RAM " "Found entity 1: Computer_System_RAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_padding.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_padding.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_PADDING " "Found entity 1: Computer_System_PADDING" {  } { { "Computer_System/synthesis/submodules/Computer_System_PADDING.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_PADDING.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/gaussian_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/gaussian_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gaussian_ip-rtl " "Found design unit 1: gaussian_ip-rtl" {  } { { "Computer_System/synthesis/submodules/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/gaussian_ip.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520850 ""} { "Info" "ISGN_ENTITY_NAME" "1 gaussian_ip " "Found entity 1: gaussian_ip" {  } { { "Computer_System/synthesis/submodules/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/gaussian_ip.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520881 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(274) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(274): ignored dangling comma in List of Port Connections" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1556596520897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_dma_write.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_dma_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_DMA_WRITE " "Found entity 1: Computer_System_DMA_WRITE" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_dma_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_dma_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_DMA_1 " "Found entity 1: Computer_System_DMA_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596520975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596520975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Computer " "Found entity 1: DE1_SoC_Computer" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDigit " "Found entity 1: HexDigit" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596521413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596521413 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596521475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Computer " "Elaborating entity \"DE1_SoC_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556596523522 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SoC_Computer.v(205) " "Output port \"DRAM_ADDR\" at DE1_SoC_Computer.v(205) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SoC_Computer.v(206) " "Output port \"DRAM_BA\" at DE1_SoC_Computer.v(206) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC_Computer.v(237) " "Output port \"LEDR\" at DE1_SoC_Computer.v(237) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_Computer.v(192) " "Output port \"ADC_DIN\" at DE1_SoC_Computer.v(192) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_Computer.v(194) " "Output port \"ADC_SCLK\" at DE1_SoC_Computer.v(194) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SoC_Computer.v(200) " "Output port \"AUD_DACDAT\" at DE1_SoC_Computer.v(200) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SoC_Computer.v(202) " "Output port \"AUD_XCK\" at DE1_SoC_Computer.v(202) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SoC_Computer.v(207) " "Output port \"DRAM_CAS_N\" at DE1_SoC_Computer.v(207) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SoC_Computer.v(208) " "Output port \"DRAM_CKE\" at DE1_SoC_Computer.v(208) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SoC_Computer.v(209) " "Output port \"DRAM_CLK\" at DE1_SoC_Computer.v(209) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SoC_Computer.v(210) " "Output port \"DRAM_CS_N\" at DE1_SoC_Computer.v(210) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SoC_Computer.v(212) " "Output port \"DRAM_LDQM\" at DE1_SoC_Computer.v(212) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SoC_Computer.v(213) " "Output port \"DRAM_RAS_N\" at DE1_SoC_Computer.v(213) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SoC_Computer.v(214) " "Output port \"DRAM_UDQM\" at DE1_SoC_Computer.v(214) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SoC_Computer.v(215) " "Output port \"DRAM_WE_N\" at DE1_SoC_Computer.v(215) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_Computer.v(231) " "Output port \"IRDA_TXD\" at DE1_SoC_Computer.v(231) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SoC_Computer.v(253) " "Output port \"TD_RESET_N\" at DE1_SoC_Computer.v(253) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523538 "|DE1_SoC_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDigit HexDigit:Digit0 " "Elaborating entity \"HexDigit\" for hierarchy \"HexDigit:Digit0\"" {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596523553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596523631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "Computer_System/synthesis/Computer_System.v" "arm_a9_hps" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596523694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "fpga_interfaces" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596523725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "hps_io" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596523772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596523803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596523850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596523882 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596523897 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523897 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596523913 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596523944 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596523960 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1556596523991 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596523991 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556596523991 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596523991 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596524006 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596524038 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596524038 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596524038 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596524069 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596524069 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596524069 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556596524069 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596524069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596524366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596524460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596524491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596524522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596524600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596524632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596524632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596524632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596524632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596524632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596524632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596524632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596524632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596524632 ""}  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596524632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596524694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596524694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596524710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596524757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596524803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596524835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596525022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596525038 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596525147 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596525147 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596525147 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596525147 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596525147 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596525147 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596525163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596525194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1 " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "buffer_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596525225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_DMA_1 Computer_System:The_System\|Computer_System_DMA_1:dma_1 " "Elaborating entity \"Computer_System_DMA_1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "dma_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596525272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Computer_System_DMA_1.v(165) " "Verilog HDL assignment warning at Computer_System_DMA_1.v(165): truncated value with size 32 to match size of target (19)" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596525303 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_1:dma_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "DMA_Control_Slave" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596525319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596525350 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_1:dma_1|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596525350 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_1:dma_1|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "From_Memory_to_Stream" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596525366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596525647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596525663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596525663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596525663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596525663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596525663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596525663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596525663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596525663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596525663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596525663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596525663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596525663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596525663 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596525663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1bg1 " "Found entity 1: scfifo_1bg1" {  } { { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/scfifo_1bg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596525741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596525741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1bg1 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated " "Elaborating entity \"scfifo_1bg1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596525741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_m2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_m2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_m2a1 " "Found entity 1: a_dpfifo_m2a1" {  } { { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/a_dpfifo_m2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596525788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596525788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_m2a1 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo " "Elaborating entity \"a_dpfifo_m2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\"" {  } { { "db/scfifo_1bg1.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/scfifo_1bg1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596525788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f3i1 " "Found entity 1: altsyncram_f3i1" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_f3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596525897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596525897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f3i1 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram " "Elaborating entity \"altsyncram_f3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\"" {  } { { "db/a_dpfifo_m2a1.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596525913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596525991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596525991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_m2a1.tdf" "almost_full_comparer" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/a_dpfifo_m2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596525991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_m2a1.tdf" "three_comparison" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/a_dpfifo_m2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596526022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596526100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596526100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_m2a1.tdf" "rd_ptr_msb" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/a_dpfifo_m2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596526116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596526194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596526194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_m2a1.tdf" "usedw_counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/a_dpfifo_m2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596526210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596526303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596526303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_m2a1.tdf" "wr_ptr" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/a_dpfifo_m2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596526335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_DMA_WRITE Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write " "Elaborating entity \"Computer_System_DMA_WRITE\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write\"" {  } { { "Computer_System/synthesis/Computer_System.v" "dma_write" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596526772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Computer_System_DMA_WRITE.v(161) " "Verilog HDL assignment warning at Computer_System_DMA_WRITE.v(161): truncated value with size 32 to match size of target (19)" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596526788 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_WRITE:dma_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" "From_Stream_to_Memory" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596526803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip Computer_System:The_System\|gaussian_ip:fusion " "Elaborating entity \"gaussian_ip\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\"" {  } { { "Computer_System/synthesis/Computer_System.v" "fusion" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596526850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0 " "Elaborating entity \"gaussian_ip_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\"" {  } { { "Computer_System/synthesis/submodules/gaussian_ip.vhd" "\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/gaussian_ip.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596526866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNN7TLRCSZ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNN7TLRCSZ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "clock_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596526882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Elaborating entity \"LPM_FF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "aclr_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596526975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527007 ""}  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596527007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Elaborating entity \"LPM_FF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "aclr_delay2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527038 ""}  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596527038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN37ALZBS4 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GN37ALZBS4:source_ready_0 " "Elaborating entity \"alt_dspbuilder_port_GN37ALZBS4\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GN37ALZBS4:source_ready_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "source_ready_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNA5S4SQDN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GNA5S4SQDN:sink_data2_0 " "Elaborating entity \"alt_dspbuilder_port_GNA5S4SQDN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_port_GNA5S4SQDN:sink_data2_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "sink_data2_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "gaussian_ip_fusion_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNQFU4PUDH Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNQFU4PUDH\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "clock_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNXAOKDYKC Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_port_GNXAOKDYKC:eof_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNXAOKDYKC\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_port_GNXAOKDYKC:eof_out_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "eof_out_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNWZZP2IFI Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer " "Elaborating entity \"alt_dspbuilder_multiplexer_GNWZZP2IFI\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "multiplexer" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596527257 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527335 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596527335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k1e " "Found entity 1: mux_k1e" {  } { { "db/mux_k1e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/mux_k1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596527413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596527413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k1e Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_k1e:auto_generated " "Elaborating entity \"mux_k1e\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_k1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gnd_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_gnd_GN:multiplexeruser_aclrgnd " "Elaborating entity \"alt_dspbuilder_gnd_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_gnd_GN:multiplexeruser_aclrgnd\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "multiplexeruser_aclrgnd" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_vcc_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_vcc_GN:multiplexerenavcc " "Elaborating entity \"alt_dspbuilder_vcc_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_vcc_GN:multiplexerenavcc\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "multiplexerenavcc" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN6SFEINY6 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GN6SFEINY6:constant25 " "Elaborating entity \"alt_dspbuilder_constant_GN6SFEINY6\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GN6SFEINY6:constant25\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant25" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GN4HTUTWRG Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GN4HTUTWRG\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gsn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596527710 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596527710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aek.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aek.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aek " "Found entity 1: add_sub_aek" {  } { { "db/add_sub_aek.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/add_sub_aek.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596527788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596527788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_aek Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_aek:auto_generated " "Elaborating entity \"add_sub_aek\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_aek:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNR55NYJWV Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNR55NYJWV\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNR55NYJWV.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527960 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596527975 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|alt_dspbuilder_memdelay_GNR55NYJWV:memory_delay3|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_comparator_GN:comparator2 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_comparator_GN:comparator2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "comparator2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596527991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNC5NOVIJT Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNC5NOVIJT:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNC5NOVIJT\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNC5NOVIJT:constant2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNSVSRQZMI Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNSVSRQZMI:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNSVSRQZMI\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNSVSRQZMI:constant3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN5IRMZXKK Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GN5IRMZXKK:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GN5IRMZXKK\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GN5IRMZXKK:constant1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNKLOJ6ING Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_bus_concat_GNKLOJ6ING:bus_concatenation1 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNKLOJ6ING\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_bus_concat_GNKLOJ6ING:bus_concatenation1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "bus_concatenation1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNK57PM5EK Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNK57PM5EK:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNK57PM5EK\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_constant_GNK57PM5EK:constant4\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNT3M75IMA Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNT3M75IMA\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNT3M75IMA.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596528147 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1556596528147 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|alt_dspbuilder_memdelay_GNT3M75IMA:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNSSYS4J5R Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_port_GNSSYS4J5R:pixel_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNSSYS4J5R\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_port_GNSSYS4J5R:pixel_out_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "pixel_out_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "gaussian_ip_fusion_decomposition_3_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528194 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd(200) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd(200): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596528194 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd(550) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd(550): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 550 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596528241 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNAQNCFVSG Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GNAQNCFVSG:constant24 " "Elaborating entity \"alt_dspbuilder_constant_GNAQNCFVSG\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_constant_GNAQNCFVSG:constant24\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "constant24" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNMDMEZDYK Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay " "Elaborating entity \"alt_dspbuilder_delay_GNMDMEZDYK\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNMDMEZDYK.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNMDMEZDYK.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bus_op_GNDCD7XEX3 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_logical_bus_op_GNDCD7XEX3:logical_bus_operator " "Elaborating entity \"alt_dspbuilder_logical_bus_op_GNDCD7XEX3\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_logical_bus_op_GNDCD7XEX3:logical_bus_operator\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "logical_bus_operator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBusLogical Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_logical_bus_op_GNDCD7XEX3:logical_bus_operator\|alt_dspbuilder_SBusLogical:LogicalBusOperatori " "Elaborating entity \"alt_dspbuilder_SBusLogical\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_logical_bus_op_GNDCD7XEX3:logical_bus_operator\|alt_dspbuilder_SBusLogical:LogicalBusOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNDCD7XEX3.vhd" "LogicalBusOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNDCD7XEX3.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busmask alt_dspbuilder_SBusLogical.vhd(43) " "Verilog HDL or VHDL warning at alt_dspbuilder_SBusLogical.vhd(43): object \"busmask\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596528444 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0|alt_dspbuilder_logical_bus_op_GNDCD7XEX3:logical_bus_operator|alt_dspbuilder_SBusLogical:LogicalBusOperatori"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNUH534PHC Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24 " "Elaborating entity \"alt_dspbuilder_multiplier_GNUH534PHC\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "multiplier24" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNUH534PHC.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNUH534PHC.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596528678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596528678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596528678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596528678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596528678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 16 " "Parameter \"LPM_PIPELINE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596528678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596528678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=NO " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596528678 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596528678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2at.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2at.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2at " "Found entity 1: mult_2at" {  } { { "db/mult_2at.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/mult_2at.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596528772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596528772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2at Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_2at:auto_generated " "Elaborating entity \"mult_2at\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_2at:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596528819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bus_op_GNGAQFHY4S Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_logical_bus_op_GNGAQFHY4S:logical_bus_operator8 " "Elaborating entity \"alt_dspbuilder_logical_bus_op_GNGAQFHY4S\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_logical_bus_op_GNGAQFHY4S:logical_bus_operator8\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "logical_bus_operator8" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596529100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBusLogical Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_logical_bus_op_GNGAQFHY4S:logical_bus_operator8\|alt_dspbuilder_SBusLogical:LogicalBusOperatori " "Elaborating entity \"alt_dspbuilder_SBusLogical\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_logical_bus_op_GNGAQFHY4S:logical_bus_operator8\|alt_dspbuilder_SBusLogical:LogicalBusOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNGAQFHY4S.vhd" "LogicalBusOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNGAQFHY4S.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596529100 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busmask alt_dspbuilder_SBusLogical.vhd(43) " "Verilog HDL or VHDL warning at alt_dspbuilder_SBusLogical.vhd(43): object \"busmask\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596529100 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0|alt_dspbuilder_logical_bus_op_GNGAQFHY4S:logical_bus_operator8|alt_dspbuilder_SBusLogical:LogicalBusOperatori"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNOC3SGKQJ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNOC3SGKQJ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_port_GNOC3SGKQJ:pixel_out_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "pixel_out_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596529210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gain_GNIIRYXGEV Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain " "Elaborating entity \"alt_dspbuilder_gain_GNIIRYXGEV\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "gain" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596529225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_CST_MULT Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0 " "Elaborating entity \"alt_dspbuilder_CST_MULT\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_gain_GNIIRYXGEV.vhd" "U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_gain_GNIIRYXGEV.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596529241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "\\gg:gp:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596529257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596529288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596529288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596529288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596529288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596529288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596529288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 3 " "Parameter \"LPM_PIPELINE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596529288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596529288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596529288 ""}  } { { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596529288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596529663 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596529694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596529788 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596529803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596529835 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\] Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596529850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lhi " "Found entity 1: add_sub_lhi" {  } { { "db/add_sub_lhi.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/add_sub_lhi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596529928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596529928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lhi Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\|add_sub_lhi:auto_generated " "Elaborating entity \"add_sub_lhi\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\|add_sub_lhi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596529944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596529975 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596529991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596530007 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\] Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596530022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uch " "Found entity 1: add_sub_uch" {  } { { "db/add_sub_uch.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/add_sub_uch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596530100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596530100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uch Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\|add_sub_uch:auto_generated " "Elaborating entity \"add_sub_uch\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\|add_sub_uch:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596530116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596530241 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596530241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_BEXT Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0 " "Elaborating entity \"alt_dspbuilder_BEXT\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\"" {  } { { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "\\gg:BEXT0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596530272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_BEXT.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_BEXT.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596530272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNSPCBEWTM Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay20 " "Elaborating entity \"alt_dspbuilder_delay_GNSPCBEWTM\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay20\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "delay20" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596530288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay20\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay20\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNSPCBEWTM.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNSPCBEWTM.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596530303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay20\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay20\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596530323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNHH4N4SYH Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNHH4N4SYH:delay21 " "Elaborating entity \"alt_dspbuilder_delay_GNHH4N4SYH\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNHH4N4SYH:delay21\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "delay21" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596530355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNHH4N4SYH:delay21\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNHH4N4SYH:delay21\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNHH4N4SYH.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNHH4N4SYH.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596530370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNY2JEH574 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNY2JEH574\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596530417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_round_GNWBUVGWWO Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_round_GNWBUVGWWO:round " "Elaborating entity \"alt_dspbuilder_round_GNWBUVGWWO\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_round_GNWBUVGWWO:round\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "round" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596530542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_i alt_dspbuilder_round_GNWBUVGWWO.vhd(29) " "Verilog HDL or VHDL warning at alt_dspbuilder_round_GNWBUVGWWO.vhd(29): object \"reset_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_round_GNWBUVGWWO.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596531042 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0|alt_dspbuilder_round_GNWBUVGWWO:round"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gain_GNBM7YKIKA Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5 " "Elaborating entity \"alt_dspbuilder_gain_GNBM7YKIKA\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "gain5" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_CST_MULT Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0 " "Elaborating entity \"alt_dspbuilder_CST_MULT\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_gain_GNBM7YKIKA.vhd" "U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_gain_GNBM7YKIKA.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "\\gg:gp:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531089 ""}
{ "Info" "ITDFX_ASSERTION" "Value of LPM_PIPELINE (LATENCY) parameter (5) should be lower -- use 2 for best performance/utilization " "Assertion information: Value of LPM_PIPELINE (LATENCY) parameter (5) should be lower -- use 2 for best performance/utilization" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 407 3 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } } { "Fusion/hdl/alt_dspbuilder_gain_GNBM7YKIKA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_gain_GNBM7YKIKA.vhd" 58 0 0 } } { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1276 0 0 } } { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 270 0 0 } } { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 715 0 0 } } { "Fusion/hdl/gaussian_ip_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 201 0 0 } } { "Computer_System/synthesis/submodules/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/gaussian_ip.vhd" 60 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 639 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 287000 "Assertion information: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596531105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596531120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596531120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596531120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596531120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596531120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 5 " "Parameter \"LPM_PIPELINE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596531120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596531120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596531120 ""}  } { { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596531120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531136 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\] Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uii " "Found entity 1: add_sub_uii" {  } { { "db/add_sub_uii.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/add_sub_uii.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596531339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596531339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uii Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\|add_sub_uii:auto_generated " "Elaborating entity \"add_sub_uii\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\|add_sub_uii:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531386 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531433 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\] Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0dh " "Found entity 1: add_sub_0dh" {  } { { "db/add_sub_0dh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/add_sub_0dh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596531527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596531527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0dh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\|add_sub_0dh:auto_generated " "Elaborating entity \"add_sub_0dh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\|add_sub_0dh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531636 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_BEXT Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0 " "Elaborating entity \"alt_dspbuilder_BEXT\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\"" {  } { { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "\\gg:BEXT0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNBM7YKIKA:gain5\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_BEXT.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_BEXT.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GN2KYXQF4S Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GN2KYXQF4S:delay11 " "Elaborating entity \"alt_dspbuilder_delay_GN2KYXQF4S\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GN2KYXQF4S:delay11\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "delay11" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596531995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GN2KYXQF4S:delay11\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GN2KYXQF4S:delay11\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN2KYXQF4S.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GN2KYXQF4S.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gain_GNVY67KVH4 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4 " "Elaborating entity \"alt_dspbuilder_gain_GNVY67KVH4\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "gain4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_CST_MULT Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0 " "Elaborating entity \"alt_dspbuilder_CST_MULT\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_gain_GNVY67KVH4.vhd" "U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_gain_GNVY67KVH4.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "\\gg:gp:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532324 ""}
{ "Info" "ITDFX_ASSERTION" "Value of LPM_PIPELINE (LATENCY) parameter (6) should be lower -- use 2 for best performance/utilization " "Assertion information: Value of LPM_PIPELINE (LATENCY) parameter (6) should be lower -- use 2 for best performance/utilization" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 407 3 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } } { "Fusion/hdl/alt_dspbuilder_gain_GNVY67KVH4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_gain_GNVY67KVH4.vhd" 58 0 0 } } { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1386 0 0 } } { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 270 0 0 } } { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 715 0 0 } } { "Fusion/hdl/gaussian_ip_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 201 0 0 } } { "Computer_System/synthesis/submodules/gaussian_ip.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/gaussian_ip.vhd" 60 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 639 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 287000 "Assertion information: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596532339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596532339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596532339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596532339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596532339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596532339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 6 " "Parameter \"LPM_PIPELINE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596532339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596532339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596532339 ""}  } { { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596532339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532370 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532417 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532464 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\] Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vii " "Found entity 1: add_sub_vii" {  } { { "db/add_sub_vii.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/add_sub_vii.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596532542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596532542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vii Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\|add_sub_vii:auto_generated " "Elaborating entity \"add_sub_vii\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|LPM_ADD_SUB:adder\[0\]\|add_sub_vii:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add " "Elaborating entity \"mpar_add\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\"" {  } { { "mpar_add.tdf" "sub_par_add" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532605 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\] " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532636 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\] Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1dh " "Found entity 1: add_sub_1dh" {  } { { "db/add_sub_1dh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/add_sub_1dh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596532714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596532714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1dh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\|add_sub_1dh:auto_generated " "Elaborating entity \"add_sub_1dh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|LPM_ADD_SUB:adder\[0\]\|add_sub_1dh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532824 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|LPM_MULT:\\gg:gp:U0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 122 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_BEXT Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0 " "Elaborating entity \"alt_dspbuilder_BEXT\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\"" {  } { { "Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" "\\gg:BEXT0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_CST_MULT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNVY67KVH4:gain4\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_BEXT.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_BEXT.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596532870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNRFXUS4HJ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNRFXUS4HJ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "parallel_adder_subtractor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596533152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" "adder_1_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596533199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596533230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596533245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596533245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596533245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596533245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596533245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596533245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596533245 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596533245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hmh " "Found entity 1: add_sub_hmh" {  } { { "db/add_sub_hmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/add_sub_hmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596533324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596533324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hmh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_hmh:auto_generated " "Elaborating entity \"add_sub_hmh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_hmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596533324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" "adder_2_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596533896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596533918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596533918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596533918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596533918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596533918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596533918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596533918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596533918 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596533918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_imh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_imh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_imh " "Found entity 1: add_sub_imh" {  } { { "db/add_sub_imh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/add_sub_imh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596534012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596534012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_imh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_imh:auto_generated " "Elaborating entity \"add_sub_imh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_imh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596534012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" "adder_3_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596534309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596534341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596534341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534341 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596534341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lmh " "Found entity 1: add_sub_lmh" {  } { { "db/add_sub_lmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/add_sub_lmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596534419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596534419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lmh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_lmh:auto_generated " "Elaborating entity \"add_sub_lmh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_lmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596534435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" "adder_4_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596534607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596534638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596534654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534654 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596534654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmh " "Found entity 1: add_sub_bmh" {  } { { "db/add_sub_bmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/add_sub_bmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596534716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596534716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_bmh:auto_generated " "Elaborating entity \"add_sub_bmh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_bmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596534732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" "adder_5_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRFXUS4HJ.vhd" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596534810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596534841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596534857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596534857 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596534857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fmh " "Found entity 1: add_sub_fmh" {  } { { "db/add_sub_fmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/add_sub_fmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596534935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596534935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fmh Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_fmh:auto_generated " "Elaborating entity \"add_sub_fmh\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRFXUS4HJ:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_5_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_fmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596534951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNALDIUCHM Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNALDIUCHM:delay15 " "Elaborating entity \"alt_dspbuilder_delay_GNALDIUCHM\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNALDIUCHM:delay15\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "delay15" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596535279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNALDIUCHM:delay15\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNALDIUCHM:delay15\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNALDIUCHM.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNALDIUCHM.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596535279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNALDIUCHM:delay15\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNALDIUCHM:delay15\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596535294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNOQUXON7R Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNOQUXON7R\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596535888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNOQUXON7R.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNOQUXON7R.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596535904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596536201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596536201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596536201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596536201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596536201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 27 " "Parameter \"tap_distance\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596536201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596536201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596536201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596536201 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596536201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_cj51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_cj51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_cj51 " "Found entity 1: shift_taps_cj51" {  } { { "db/shift_taps_cj51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_cj51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596536279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596536279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_cj51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cj51:auto_generated " "Elaborating entity \"shift_taps_cj51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cj51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596536279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5aj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5aj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5aj1 " "Found entity 1: altsyncram_5aj1" {  } { { "db/altsyncram_5aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_5aj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596536357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596536357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5aj1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cj51:auto_generated\|altsyncram_5aj1:altsyncram2 " "Elaborating entity \"altsyncram_5aj1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cj51:auto_generated\|altsyncram_5aj1:altsyncram2\"" {  } { { "db/shift_taps_cj51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_cj51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596536373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kjf " "Found entity 1: cntr_kjf" {  } { { "db/cntr_kjf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_kjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596536451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596536451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kjf Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cj51:auto_generated\|cntr_kjf:cntr1 " "Elaborating entity \"cntr_kjf\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cj51:auto_generated\|cntr_kjf:cntr1\"" {  } { { "db/shift_taps_cj51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_cj51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596536466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596536529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596536529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d9c Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cj51:auto_generated\|cntr_kjf:cntr1\|cmpr_d9c:cmpr6 " "Elaborating entity \"cmpr_d9c\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cj51:auto_generated\|cntr_kjf:cntr1\|cmpr_d9c:cmpr6\"" {  } { { "db/cntr_kjf.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_kjf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596536544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_63h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_63h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_63h " "Found entity 1: cntr_63h" {  } { { "db/cntr_63h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_63h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596536638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596536638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_63h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cj51:auto_generated\|cntr_63h:cntr3 " "Elaborating entity \"cntr_63h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_memdelay_GNOQUXON7R:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cj51:auto_generated\|cntr_63h:cntr3\"" {  } { { "db/shift_taps_cj51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_cj51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596536638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNUW2C7J4Q Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast0 " "Elaborating entity \"alt_dspbuilder_cast_GNUW2C7J4Q\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596536748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast0\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast0\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596536763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596536763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNNDZ2WJEB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast9 " "Elaborating entity \"alt_dspbuilder_cast_GNNDZ2WJEB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast9\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast9" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596536873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast9\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast9\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596536873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNUJN4ENCM Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUJN4ENCM:cast14 " "Elaborating entity \"alt_dspbuilder_cast_GNUJN4ENCM\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUJN4ENCM:cast14\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast14" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596536919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUJN4ENCM:cast14\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUJN4ENCM:cast14\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUJN4ENCM.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUJN4ENCM.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596536919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNBZR5PMEK Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast21 " "Elaborating entity \"alt_dspbuilder_cast_GNBZR5PMEK\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast21\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast21" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596536982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast21\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast21\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596536998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN4Q52ZVBU Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GN4Q52ZVBU:cast22 " "Elaborating entity \"alt_dspbuilder_cast_GN4Q52ZVBU\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GN4Q52ZVBU:cast22\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast22" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GN4Q52ZVBU:cast22\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GN4Q52ZVBU:cast22\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN4Q52ZVBU.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GN4Q52ZVBU.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GN4Q52ZVBU:cast22\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GN4Q52ZVBU:cast22\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNT75CKW5G Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNT75CKW5G:cast23 " "Elaborating entity \"alt_dspbuilder_cast_GNT75CKW5G\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNT75CKW5G:cast23\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast23" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNT75CKW5G:cast23\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNT75CKW5G:cast23\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNT75CKW5G.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNT75CKW5G.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSGOYMYTM Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNSGOYMYTM:cast24 " "Elaborating entity \"alt_dspbuilder_cast_GNSGOYMYTM\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNSGOYMYTM:cast24\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast24" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNSGOYMYTM:cast24\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNSGOYMYTM:cast24\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSGOYMYTM.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSGOYMYTM.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNSGOYMYTM:cast24\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNSGOYMYTM:cast24\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNYETX3347 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNYETX3347:cast25 " "Elaborating entity \"alt_dspbuilder_cast_GNYETX3347\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNYETX3347:cast25\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast25" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNYETX3347:cast25\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNYETX3347:cast25\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNYETX3347.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNYETX3347.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNPGJSMS3Z Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNPGJSMS3Z:cast29 " "Elaborating entity \"alt_dspbuilder_cast_GNPGJSMS3Z\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNPGJSMS3Z:cast29\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast29" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNZCDPTGZG Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZCDPTGZG:cast30 " "Elaborating entity \"alt_dspbuilder_cast_GNZCDPTGZG\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZCDPTGZG:cast30\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast30" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZCDPTGZG:cast30\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZCDPTGZG:cast30\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZCDPTGZG.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZCDPTGZG.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNCXFD7TYZ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNCXFD7TYZ:cast47 " "Elaborating entity \"alt_dspbuilder_cast_GNCXFD7TYZ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNCXFD7TYZ:cast47\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" "cast47" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator.vhd" 2442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNCXFD7TYZ:cast47\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNCXFD7TYZ:cast47\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNCXFD7TYZ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNCXFD7TYZ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNCXFD7TYZ:cast47\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_cast_GNCXFD7TYZ:cast47\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "gaussian_ip_fusion_decomposition_3_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN2NX2BYYS Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GN2NX2BYYS\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537373 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN2NX2BYYS.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN2NX2BYYS.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556596537388 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0|alt_dspbuilder_counter_GN2NX2BYYS:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 656 " "Parameter \"LPM_MODULUS\" = \"656\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537529 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN2NX2BYYS.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596537529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9in " "Found entity 1: cntr_9in" {  } { { "db/cntr_9in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_9in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596537623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596537623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9in Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\|cntr_9in:auto_generated " "Elaborating entity \"cntr_9in\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\|cntr_9in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cmpr_pac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596537732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596537732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\|cntr_9in:auto_generated\|cmpr_pac:cmpr1 " "Elaborating entity \"cmpr_pac\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN2NX2BYYS:counter_col\|LPM_COUNTER:Counteri\|cntr_9in:auto_generated\|cmpr_pac:cmpr1\"" {  } { { "db/cntr_9in.tdf" "cmpr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_9in.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator1 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN23RXZ44L Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter " "Elaborating entity \"alt_dspbuilder_counter_GN23RXZ44L\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537841 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN23RXZ44L.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN23RXZ44L.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556596537841 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0|alt_dspbuilder_counter_GN23RXZ44L:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 31 " "Parameter \"LPM_MODULUS\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596537873 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN23RXZ44L.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596537873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bfn " "Found entity 1: cntr_bfn" {  } { { "db/cntr_bfn.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_bfn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596537982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596537982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bfn Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\|LPM_COUNTER:Counteri\|cntr_bfn:auto_generated " "Elaborating entity \"cntr_bfn\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GN23RXZ44L:counter\|LPM_COUNTER:Counteri\|cntr_bfn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596537982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator5" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator3 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNA5ZFEL7V Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNA5ZFEL7V\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "logical_bit_operator1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrBitPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrBitPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNYMSBQTJ6 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNYMSBQTJ6\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "logical_bit_operator2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNG6VDU3DQ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNG6VDU3DQ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538263 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNG6VDU3DQ.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNG6VDU3DQ.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556596538263 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596538294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 496 " "Parameter \"LPM_MODULUS\" = \"496\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596538294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596538294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596538294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596538294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596538294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596538294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596538294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596538294 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNG6VDU3DQ.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596538294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ain.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ain.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ain " "Found entity 1: cntr_ain" {  } { { "db/cntr_ain.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_ain.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596538388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596538388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ain Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\|cntr_ain:auto_generated " "Elaborating entity \"cntr_ain\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_counter_GNG6VDU3DQ:counter_row\|LPM_COUNTER:Counteri\|cntr_ain:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN62FE4KJQ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GN62FE4KJQ:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GN62FE4KJQ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GN62FE4KJQ:constant2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNI74KESCB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNI74KESCB:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNI74KESCB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNI74KESCB:constant3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "comparator6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNTUBS3C3C Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNTUBS3C3C:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNTUBS3C3C\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNTUBS3C3C:constant1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GN5A3KLAEC Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GN5A3KLAEC\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "logical_bit_operator7" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNT6G46T4K Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNT6G46T4K:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNT6G46T4K\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNT6G46T4K:constant8\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWOVRDP5F Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNWOVRDP5F:constant9 " "Elaborating entity \"alt_dspbuilder_constant_GNWOVRDP5F\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNWOVRDP5F:constant9\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant9" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNGDSJMYAA Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNGDSJMYAA:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GNGDSJMYAA\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNGDSJMYAA:constant6\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNPD64ZOE3 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNPD64ZOE3:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GNPD64ZOE3\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNPD64ZOE3:constant7\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNSY7ZR6JL Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNSY7ZR6JL:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNSY7ZR6JL\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_constant_GNSY7ZR6JL:constant4\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5D52DF5S Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast49 " "Elaborating entity \"alt_dspbuilder_cast_GN5D52DF5S\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast49\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "cast49" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast49\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast49\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNNBSPPAI5 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast55 " "Elaborating entity \"alt_dspbuilder_cast_GNNBSPPAI5\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast55\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" "cast55" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals.vhd" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast55\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast55\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNBSPPAI5.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast55\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_generate_signals:gaussian_ip_fusion_decomposition_3_generate_signals_0\|alt_dspbuilder_cast_GNNBSPPAI5:cast55\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596538998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNXMJOJMJV Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNXMJOJMJV\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596539107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596539138 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596539138 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_round_GNDZO35HDL Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_round_GNDZO35HDL:round " "Elaborating entity \"alt_dspbuilder_round_GNDZO35HDL\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|alt_dspbuilder_round_GNDZO35HDL:round\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "round" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596539154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_i alt_dspbuilder_round_GNDZO35HDL.vhd(29) " "Verilog HDL or VHDL warning at alt_dspbuilder_round_GNDZO35HDL.vhd(29): object \"reset_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_round_GNDZO35HDL.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_round_GNDZO35HDL.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596539154 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0|alt_dspbuilder_round_GNDZO35HDL:round"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "gaussian_ip_fusion_decomposition_3_accumulate_diff_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596539185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNE2RSMKSX Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNE2RSMKSX\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596539263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNE2RSMKSX.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNE2RSMKSX.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596539279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596539451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596539451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596539451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596539451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596539451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 5285 " "Parameter \"tap_distance\" = \"5285\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596539451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596539451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596539451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596539451 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596539451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1o51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1o51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1o51 " "Found entity 1: shift_taps_1o51" {  } { { "db/shift_taps_1o51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_1o51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596539529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596539529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_1o51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1o51:auto_generated " "Elaborating entity \"shift_taps_1o51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1o51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596539529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bmj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bmj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bmj1 " "Found entity 1: altsyncram_bmj1" {  } { { "db/altsyncram_bmj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_bmj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596539607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596539607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bmj1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1o51:auto_generated\|altsyncram_bmj1:altsyncram2 " "Elaborating entity \"altsyncram_bmj1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1o51:auto_generated\|altsyncram_bmj1:altsyncram2\"" {  } { { "db/shift_taps_1o51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_1o51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596539623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9of " "Found entity 1: cntr_9of" {  } { { "db/cntr_9of.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_9of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596539701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596539701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9of Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1o51:auto_generated\|cntr_9of:cntr1 " "Elaborating entity \"cntr_9of\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1o51:auto_generated\|cntr_9of:cntr1\"" {  } { { "db/shift_taps_1o51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_1o51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596539716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sac " "Found entity 1: cmpr_sac" {  } { { "db/cmpr_sac.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cmpr_sac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596539810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596539810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_sac Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1o51:auto_generated\|cntr_9of:cntr1\|cmpr_sac:cmpr6 " "Elaborating entity \"cmpr_sac\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1o51:auto_generated\|cntr_9of:cntr1\|cmpr_sac:cmpr6\"" {  } { { "db/cntr_9of.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_9of.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596539826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v7h " "Found entity 1: cntr_v7h" {  } { { "db/cntr_v7h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_v7h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596539919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596539919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v7h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1o51:auto_generated\|cntr_v7h:cntr3 " "Elaborating entity \"cntr_v7h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_accumulate_diff:gaussian_ip_fusion_decomposition_3_accumulate_diff_0\|alt_dspbuilder_memdelay_GNE2RSMKSX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1o51:auto_generated\|cntr_v7h:cntr3\"" {  } { { "db/shift_taps_1o51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_1o51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596539935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" "gaussian_ip_fusion_decomposition_3_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596539966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GN53FGQEY3 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay " "Elaborating entity \"alt_dspbuilder_delay_GN53FGQEY3\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596539998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596540044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNB2ILTO6J Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20 " "Elaborating entity \"alt_dspbuilder_delay_GNB2ILTO6J\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "delay20" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596540148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay20\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNB2ILTO6J.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596540586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNOSZN6L7S Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNOSZN6L7S\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596540633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNOSZN6L7S.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596540648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596540773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596540789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596540789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596540789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596540789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 2608 " "Parameter \"tap_distance\" = \"2608\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596540789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596540789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596540789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596540789 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596540789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_jm51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_jm51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_jm51 " "Found entity 1: shift_taps_jm51" {  } { { "db/shift_taps_jm51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_jm51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596540851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596540851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_jm51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated " "Elaborating entity \"shift_taps_jm51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596540867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fjj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fjj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fjj1 " "Found entity 1: altsyncram_fjj1" {  } { { "db/altsyncram_fjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_fjj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596540961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596540961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fjj1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2 " "Elaborating entity \"altsyncram_fjj1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|altsyncram_fjj1:altsyncram2\"" {  } { { "db/shift_taps_jm51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_jm51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596540961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4of " "Found entity 1: cntr_4of" {  } { { "db/cntr_4of.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_4of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596541055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596541055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4of Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_4of:cntr1 " "Elaborating entity \"cntr_4of\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_4of:cntr1\"" {  } { { "db/shift_taps_jm51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_jm51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596541070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rac " "Found entity 1: cmpr_rac" {  } { { "db/cmpr_rac.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cmpr_rac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596541148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596541148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rac Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_4of:cntr1\|cmpr_rac:cmpr6 " "Elaborating entity \"cmpr_rac\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_4of:cntr1\|cmpr_rac:cmpr6\"" {  } { { "db/cntr_4of.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_4of.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596541164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q7h " "Found entity 1: cntr_q7h" {  } { { "db/cntr_q7h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_q7h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596541258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596541258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q7h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_q7h:cntr3 " "Elaborating entity \"cntr_q7h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_memdelay_GNOSZN6L7S:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_jm51:auto_generated\|cntr_q7h:cntr3\"" {  } { { "db/shift_taps_jm51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_jm51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596541273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "gaussian_ip_fusion_decomposition_1_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596542211 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd(188) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd(188): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596542211 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596542242 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd(539) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd(539): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator.vhd" 539 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596542242 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "gaussian_ip_fusion_decomposition_1_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596546852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNTJQADYIY Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GNTJQADYIY\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596546898 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNTJQADYIY.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNTJQADYIY.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556596546930 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0|alt_dspbuilder_counter_GNTJQADYIY:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596546930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596546945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596546945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 668 " "Parameter \"LPM_MODULUS\" = \"668\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596546945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596546945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596546945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596546945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596546945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596546945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596546945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596546945 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNTJQADYIY.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596546945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cin.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cin.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cin " "Found entity 1: cntr_cin" {  } { { "db/cntr_cin.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_cin.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596547039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596547039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cin Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\|cntr_cin:auto_generated " "Elaborating entity \"cntr_cin\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNTJQADYIY:counter_col\|LPM_COUNTER:Counteri\|cntr_cin:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNM3WCOF3H Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter " "Elaborating entity \"alt_dspbuilder_counter_GNM3WCOF3H\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547117 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNM3WCOF3H.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNM3WCOF3H.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556596547117 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0|alt_dspbuilder_counter_GNM3WCOF3H:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 30 " "Parameter \"LPM_MODULUS\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547164 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNM3WCOF3H.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596547164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_afn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_afn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_afn " "Found entity 1: cntr_afn" {  } { { "db/cntr_afn.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_afn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596547258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596547258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_afn Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\|LPM_COUNTER:Counteri\|cntr_afn:auto_generated " "Elaborating entity \"cntr_afn\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNM3WCOF3H:counter\|LPM_COUNTER:Counteri\|cntr_afn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNWVP6756U Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNWVP6756U\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547383 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNWVP6756U.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNWVP6756U.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556596547383 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0|alt_dspbuilder_counter_GNWVP6756U:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 508 " "Parameter \"LPM_MODULUS\" = \"508\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596547398 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNWVP6756U.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596547398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4in " "Found entity 1: cntr_4in" {  } { { "db/cntr_4in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_4in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596547477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596547477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4in Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\|cntr_4in:auto_generated " "Elaborating entity \"cntr_4in\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_counter_GNWVP6756U:counter_row\|LPM_COUNTER:Counteri\|cntr_4in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNDOAZQICQ Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNDOAZQICQ:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNDOAZQICQ\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNDOAZQICQ:constant2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN4OJGJCX2 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GN4OJGJCX2:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GN4OJGJCX2\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GN4OJGJCX2:constant3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNHYG3VMRA Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNHYG3VMRA:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNHYG3VMRA\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNHYG3VMRA:constant1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNGBF5TQT2 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNGBF5TQT2:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNGBF5TQT2\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNGBF5TQT2:constant8\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWWZUOL7R Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNWWZUOL7R:constant9 " "Elaborating entity \"alt_dspbuilder_constant_GNWWZUOL7R\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNWWZUOL7R:constant9\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant9" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNP5UWCEW7 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNP5UWCEW7:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GNP5UWCEW7\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNP5UWCEW7:constant6\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWI5QTP2A Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNWI5QTP2A:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNWI5QTP2A\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals:gaussian_ip_fusion_decomposition_1_generate_signals_0\|alt_dspbuilder_constant_GNWI5QTP2A:constant4\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_generate_signals.vhd" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "gaussian_ip_fusion_decomposition_1_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596547883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNGGI56XG4 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNGGI56XG4\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596548039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNGGI56XG4.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596548039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596548164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596548180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596548180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596548180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596548180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 664 " "Parameter \"tap_distance\" = \"664\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596548180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596548180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596548180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596548180 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596548180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3l51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3l51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3l51 " "Found entity 1: shift_taps_3l51" {  } { { "db/shift_taps_3l51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_3l51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596548273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596548273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_3l51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated " "Elaborating entity \"shift_taps_3l51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596548273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgj1 " "Found entity 1: altsyncram_bgj1" {  } { { "db/altsyncram_bgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_bgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596548352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596548352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bgj1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2 " "Elaborating entity \"altsyncram_bgj1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|altsyncram_bgj1:altsyncram2\"" {  } { { "db/shift_taps_3l51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_3l51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596548367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_imf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_imf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_imf " "Found entity 1: cntr_imf" {  } { { "db/cntr_imf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_imf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596548445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596548445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_imf Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|cntr_imf:cntr1 " "Elaborating entity \"cntr_imf\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|cntr_imf:cntr1\"" {  } { { "db/shift_taps_3l51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_3l51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596548461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_86h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_86h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_86h " "Found entity 1: cntr_86h" {  } { { "db/cntr_86h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_86h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596548555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596548555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_86h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|cntr_86h:cntr3 " "Elaborating entity \"cntr_86h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_memdelay_GNGGI56XG4:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_3l51:auto_generated\|cntr_86h:cntr3\"" {  } { { "db/shift_taps_3l51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_3l51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596548570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GN7KC3ZSDB Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GN7KC3ZSDB\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596549492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596549492 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596549492 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1556596549492 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "gaussian_ip_fusion_decomposition_2_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596549523 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd(200) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd(200): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596549539 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "gaussian_ip_fusion_decomposition_2_accumulate_diff_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596549555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GN7N5V3HY7 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GN7N5V3HY7\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596549648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN7N5V3HY7.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN7N5V3HY7.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596549664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596549836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596549836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596549836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596549836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596549836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 2689 " "Parameter \"tap_distance\" = \"2689\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596549836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596549836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596549836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596549836 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596549836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_5o51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_5o51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_5o51 " "Found entity 1: shift_taps_5o51" {  } { { "db/shift_taps_5o51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_5o51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596549930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596549930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_5o51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_5o51:auto_generated " "Elaborating entity \"shift_taps_5o51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_5o51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596549930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kmj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kmj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kmj1 " "Found entity 1: altsyncram_kmj1" {  } { { "db/altsyncram_kmj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_kmj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596550023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596550023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kmj1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_5o51:auto_generated\|altsyncram_kmj1:altsyncram2 " "Elaborating entity \"altsyncram_kmj1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_5o51:auto_generated\|altsyncram_kmj1:altsyncram2\"" {  } { { "db/shift_taps_5o51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_5o51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596550023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eof " "Found entity 1: cntr_eof" {  } { { "db/cntr_eof.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_eof.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596550117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596550117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_eof Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_5o51:auto_generated\|cntr_eof:cntr1 " "Elaborating entity \"cntr_eof\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_5o51:auto_generated\|cntr_eof:cntr1\"" {  } { { "db/shift_taps_5o51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_5o51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596550133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_48h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_48h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_48h " "Found entity 1: cntr_48h" {  } { { "db/cntr_48h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_48h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596550242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596550242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_48h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_5o51:auto_generated\|cntr_48h:cntr3 " "Elaborating entity \"cntr_48h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_accumulate_diff:gaussian_ip_fusion_decomposition_2_accumulate_diff_0\|alt_dspbuilder_memdelay_GN7N5V3HY7:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_5o51:auto_generated\|cntr_48h:cntr3\"" {  } { { "db/shift_taps_5o51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_5o51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596550258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596550305 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundresetgnd_output_wire gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd(539) " "Verilog HDL or VHDL warning at gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd(539): object \"roundresetgnd_output_wire\" assigned a value but never read" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator.vhd" 539 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596550305 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "gaussian_ip_fusion_decomposition_2_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596554836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNM33AESK5 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay20 " "Elaborating entity \"alt_dspbuilder_delay_GNM33AESK5\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay20\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" "delay20" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596554961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay20\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay20\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_delay_GNM33AESK5.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596555039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNQ44RXMM7 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GNQ44RXMM7\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596555086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNQ44RXMM7.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596555102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596555242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596555258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596555258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596555258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596555258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1320 " "Parameter \"tap_distance\" = \"1320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596555258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596555258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596555258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596555258 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596555258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9m51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9m51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9m51 " "Found entity 1: shift_taps_9m51" {  } { { "db/shift_taps_9m51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_9m51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596555352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596555352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_9m51 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated " "Elaborating entity \"shift_taps_9m51\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596555352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bjj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bjj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bjj1 " "Found entity 1: altsyncram_bjj1" {  } { { "db/altsyncram_bjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_bjj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596555461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596555461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bjj1 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2 " "Elaborating entity \"altsyncram_bjj1\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|altsyncram_bjj1:altsyncram2\"" {  } { { "db/shift_taps_9m51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_9m51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596555477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2of " "Found entity 1: cntr_2of" {  } { { "db/cntr_2of.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_2of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596555586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596555586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2of Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_2of:cntr1 " "Elaborating entity \"cntr_2of\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_2of:cntr1\"" {  } { { "db/shift_taps_9m51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_9m51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596555602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cmpr_qac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596555695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596555695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qac Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_2of:cntr1\|cmpr_qac:cmpr6 " "Elaborating entity \"cmpr_qac\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_2of:cntr1\|cmpr_qac:cmpr6\"" {  } { { "db/cntr_2of.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_2of.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596555711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o7h " "Found entity 1: cntr_o7h" {  } { { "db/cntr_o7h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_o7h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596555805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596555805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o7h Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_o7h:cntr3 " "Elaborating entity \"cntr_o7h\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_memdelay_GNQ44RXMM7:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_9m51:auto_generated\|cntr_o7h:cntr3\"" {  } { { "db/shift_taps_9m51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_9m51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596555820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0 " "Elaborating entity \"gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" "gaussian_ip_fusion_decomposition_2_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596556789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN6FXRTDGM Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GN6FXRTDGM\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596556820 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN6FXRTDGM.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN6FXRTDGM.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556596556836 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0|alt_dspbuilder_counter_GN6FXRTDGM:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596556852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596556883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596556883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 664 " "Parameter \"LPM_MODULUS\" = \"664\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596556883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596556883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596556883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596556883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596556883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596556883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596556883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596556883 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6FXRTDGM.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596556883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8in " "Found entity 1: cntr_8in" {  } { { "db/cntr_8in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_8in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596556977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596556977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8in Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\|cntr_8in:auto_generated " "Elaborating entity \"cntr_8in\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GN6FXRTDGM:counter_col\|LPM_COUNTER:Counteri\|cntr_8in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596556977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNSGWKEVBY Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNSGWKEVBY\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557180 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNSGWKEVBY.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNSGWKEVBY.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556596557211 "|DE1_SoC_Computer|Computer_System:The_System|gaussian_ip:fusion|gaussian_ip_GN:\gaussian_ip_GN_0:inst_gaussian_ip_GN_0|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0|alt_dspbuilder_counter_GNSGWKEVBY:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596557242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 504 " "Parameter \"LPM_MODULUS\" = \"504\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596557242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596557242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596557242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596557242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596557242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596557242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596557242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596557242 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_counter_GNSGWKEVBY.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596557242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0in " "Found entity 1: cntr_0in" {  } { { "db/cntr_0in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_0in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596557336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596557336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0in Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\|cntr_0in:auto_generated " "Elaborating entity \"cntr_0in\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_counter_GNSGWKEVBY:counter_row\|LPM_COUNTER:Counteri\|cntr_0in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN3HHC36SK Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN3HHC36SK:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GN3HHC36SK\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN3HHC36SK:constant2\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNVYJZZDO6 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNVYJZZDO6:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNVYJZZDO6\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNVYJZZDO6:constant3\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN5P5NHC35 Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN5P5NHC35:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GN5P5NHC35\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN5P5NHC35:constant1\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNFJXS55VN Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNFJXS55VN:constant9 " "Elaborating entity \"alt_dspbuilder_constant_GNFJXS55VN\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GNFJXS55VN:constant9\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant9" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN2I6BJOVH Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN2I6BJOVH:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GN2I6BJOVH\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals:gaussian_ip_fusion_decomposition_2_generate_signals_0\|alt_dspbuilder_constant_GN2I6BJOVH:constant6\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_generate_signals.vhd" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN46N4UJ5S Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast200 " "Elaborating entity \"alt_dspbuilder_cast_GN46N4UJ5S\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast200\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "cast200" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast200\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast200\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast200\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast200\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6DDKTPIR Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast204 " "Elaborating entity \"alt_dspbuilder_cast_GN6DDKTPIR\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast204\"" {  } { { "Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" "cast204" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN_gaussian_ip_Fusion.vhd" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast204\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast204\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5TYUPWUA Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast207 " "Elaborating entity \"alt_dspbuilder_cast_GN5TYUPWUA\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast207\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "cast207" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast207\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GN5TYUPWUA:cast207\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5TYUPWUA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSB3OXIQS Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast208 " "Elaborating entity \"alt_dspbuilder_cast_GNSB3OXIQS\" for hierarchy \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast208\"" {  } { { "Fusion/hdl/gaussian_ip_GN.vhd" "cast208" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Fusion/hdl/gaussian_ip_GN.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596557961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_PADDING Computer_System:The_System\|Computer_System_PADDING:padding " "Elaborating entity \"Computer_System_PADDING\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING:padding\"" {  } { { "Computer_System/synthesis/Computer_System.v" "padding" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596558008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PADDING.v" "Clipper_Drop" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_PADDING.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596558024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596558055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596558086 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING:padding|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596558086 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING:padding|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PADDING.v" "Clipper_Add" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_PADDING.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596558102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING:padding\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596558133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596558149 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING:padding|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596558149 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING:padding|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_RAM Computer_System:The_System\|Computer_System_RAM:ram " "Elaborating entity \"Computer_System_RAM\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "ram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596558164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "the_altsyncram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596558305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596558336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 307200 " "Parameter \"maximum_depth\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596558336 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596558336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mp02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mp02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mp02 " "Found entity 1: altsyncram_mp02" {  } { { "db/altsyncram_mp02.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_mp02.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596558524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596558524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mp02 Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated " "Elaborating entity \"altsyncram_mp02\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596558524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/decode_3na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596558633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596558633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_mp02.tdf" "decode2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_mp02.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596558649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/mux_jhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596558774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596558774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|mux_jhb:mux4 " "Elaborating entity \"mux_jhb\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_mp02:auto_generated\|mux_jhb:mux4\"" {  } { { "db/altsyncram_mp02.tdf" "mux4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_mp02.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596558789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SYSTEM_PLL Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll " "Elaborating entity \"Computer_System_SYSTEM_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "system_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596558883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SYSTEM_PLL_sys_pll Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll " "Elaborating entity \"Computer_System_SYSTEM_PLL_sys_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "sys_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596558914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "altera_pll_i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596559024 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556596559258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596559258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559258 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596559258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "reset_from_locked" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596559274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_PLL Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll " "Elaborating entity \"Computer_System_VGA_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "vga_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596559320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "altera_pll_i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596559336 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556596559367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596559367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596559367 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596559367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "vga_subsystem" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596559399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Controller Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_controller" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596559430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" "VGA_Timing" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596559461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596559477 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596559477 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_dual_clock_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596559492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596560070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596560070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596560070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596560070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596560070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596560070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596560070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596560070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596560070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596560070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596560070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596560070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596560070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596560070 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596560070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73q1 " "Found entity 1: dcfifo_73q1" {  } { { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596560211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596560211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73q1 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated " "Elaborating entity \"dcfifo_73q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596560211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/a_gray2bin_f9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596560274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596560274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596560289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/a_graycounter_cg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596560414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596560414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "rdptr_g1p" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596560430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/a_graycounter_8ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596560555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596560555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g1p" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596560555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b81 " "Found entity 1: altsyncram_3b81" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_3b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596560680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596560680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b81 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram " "Elaborating entity \"altsyncram_3b81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\"" {  } { { "db/dcfifo_73q1.tdf" "fifo_ram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596560695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596560742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596560742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_73q1.tdf" "rs_dgwp" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596560758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596560774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596560774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596560805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596560852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596560852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_brp" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596560867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596560930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596560930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_dgrp" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596560945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596560977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596560977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596561008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596561117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596561117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_73q1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596561133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596561367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596561367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_73q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596561383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_PLL Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596561524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" "video_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596561571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "altera_pll_i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596561586 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1556596561602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596561602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 33.000000 MHz " "Parameter \"output_clock_frequency2\" = \"33.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596561602 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596561602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pixel_dma" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596561633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(234) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(234): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596561649 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(235) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(235): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596561649 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(240) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(240): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596561649 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(319) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(319): truncated value with size 32 to match size of target (19)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556596561649 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pixel_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596562039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "Data_FIFO" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596562414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596562430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596562430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596562430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596562430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596562430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596562430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596562430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596562430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596562430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596562430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596562430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596562430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596562430 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596562430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_v2q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_v2q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_v2q1 " "Found entity 1: dcfifo_v2q1" {  } { { "db/dcfifo_v2q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_v2q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596562508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596562508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_v2q1 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated " "Elaborating entity \"dcfifo_v2q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596562524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ra81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ra81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ra81 " "Found entity 1: altsyncram_ra81" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_ra81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596562727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596562727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ra81 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram " "Elaborating entity \"altsyncram_ra81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\"" {  } { { "db/dcfifo_v2q1.tdf" "fifo_ram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_v2q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596562742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/alt_synch_pipe_i9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596562774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596562774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_v2q1.tdf" "rs_dgwp" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_v2q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596562789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596562821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596562821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/alt_synch_pipe_i9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596562836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/alt_synch_pipe_j9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596562899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596562899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_v2q1.tdf" "ws_dgrp" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_v2q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596562914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596562961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596562961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/alt_synch_pipe_j9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596562977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pixel_rgb_resampler" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563242 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v(106) " "Verilog HDL or VHDL warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v(106): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596563258 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "rst_controller" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_dma_ctrl_addr_trans Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:video_dma_address_translator " "Elaborating entity \"altera_up_avalon_video_dma_ctrl_addr_trans\" for hierarchy \"Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:video_dma_address_translator\"" {  } { { "Computer_System/synthesis/Computer_System.v" "video_dma_address_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_1_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_1_avalon_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_1_avalon_dma_master_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_1_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_1_avalon_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_1_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_2_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_2_avalon_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_2_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563649 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address Computer_System_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at Computer_System_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596563664 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_002" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:dma_1_avalon_dma_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:dma_1_avalon_dma_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_1_avalon_dma_master_limiter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596563992 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596564024 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596564024 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556596564024 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564102 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556596564102 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556596564102 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Computer_System_mm_interconnect_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_write_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_write_avalon_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "dma_write_avalon_dma_master_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "ram_s1_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"Computer_System_mm_interconnect_2\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_1_avalon_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_1_avalon_dma_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:video_dma_address_translator_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:video_dma_address_translator_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "video_dma_address_translator_slave_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_agent_rsp_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_agent_rdata_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router " "Elaborating entity \"Computer_System_mm_interconnect_2_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "router" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\|Computer_System_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_2_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\|Computer_System_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_2_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "router_002" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\|Computer_System_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_2_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\|Computer_System_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_burst_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596564758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_2_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596565258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_2_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596565274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_2_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "rsp_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596565399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_2_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596565430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596565446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596565477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_avalon_st_adapter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "avalon_st_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596565508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596565524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_3 Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"Computer_System_mm_interconnect_3\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596565571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:video_dma_address_translator_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:video_dma_address_translator_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "video_dma_address_translator_master_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596565586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "vga_subsystem_pixel_dma_control_slave_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596565586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_4 Computer_System:The_System\|Computer_System_mm_interconnect_4:mm_interconnect_4 " "Elaborating entity \"Computer_System_mm_interconnect_4\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_4:mm_interconnect_4\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596565602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596565649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596565680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_001" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596565711 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "multi_hier " "Partition \"multi_hier\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1556596572150 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Computer_System:The_System " "Partition \"Computer_System:The_System\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1556596572150 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1556596572150 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1556596572150 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1556596572150 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_3b81.tdf" 69 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596576509 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_3b81.tdf" 99 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596576509 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_3b81.tdf" 129 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596576509 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_3b81.tdf" 399 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596576509 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_3b81.tdf" 429 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596576509 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_3b81.tdf" 699 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596576509 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_3b81.tdf" 729 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596576509 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_DMA_1:dma_2\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_DMA_1:dma_2\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_f3i1.tdf" 277 2 0 } } { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } } { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/scfifo_1bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 245 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 599 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596576509 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_1:dma_2|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_DMA_1:dma_2\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_DMA_1:dma_2\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_f3i1.tdf" 307 2 0 } } { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } } { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/scfifo_1bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 245 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 599 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596576509 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_1:dma_2|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556596576509 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" 25 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 98 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596576509 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 25 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 684 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596576509 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_SYSTEM_PLL:system_pll|Computer_System_SYSTEM_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556596576509 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556596576509 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_ra81.tdf" 69 2 0 } } { "db/dcfifo_v2q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/dcfifo_v2q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 137 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596576525 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_v2q1:auto_generated|altsyncram_ra81:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_f3i1.tdf" 307 2 0 } } { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } } { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/scfifo_1bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 377 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 120 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 718 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596576525 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556596576525 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556596576525 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "606 " "Ignored 606 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "606 " "Ignored 606 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1556596578150 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1556596578150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System:The_System " "Timing-Driven Synthesis is running on partition \"Computer_System:The_System\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596583587 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_2at:auto_generated\|dffe395_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_2at:auto_generated\|dffe395_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_2at:auto_generated\|dffe395_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_2at:auto_generated\|dffe395_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_2at:auto_generated\|dffe395_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_2at:auto_generated\|dffe395_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay19\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay19\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay9\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay9\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 4 " "Parameter NUMBER_OF_TAPS set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|romout_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|romout_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|romout_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|romout_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 66 " "Parameter WIDTH set to 66" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay23\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay23\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 27 " "Parameter WIDTH set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_lhi:auto_generated\|pipeline_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_lhi:auto_generated\|pipeline_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_lhi:auto_generated\|pipeline_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_lhi:auto_generated\|pipeline_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay5\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay5\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 113 " "Parameter WIDTH set to 113" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay19\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay19\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 81 " "Parameter WIDTH set to 81" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay9\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay9\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 89 " "Parameter WIDTH set to 89" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596588228 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556596588228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596588306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588306 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596588306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dn1 " "Found entity 1: altsyncram_6dn1" {  } { { "db/altsyncram_6dn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_6dn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596588416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596588416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596588525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596588525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/mux_lfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596588619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596588619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596588697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596588697 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596588697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ofn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ofn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ofn1 " "Found entity 1: altsyncram_ofn1" {  } { { "db/altsyncram_ofn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_ofn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596588791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596588791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ugb " "Found entity 1: mux_ugb" {  } { { "db/mux_ugb.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/mux_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596588916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596588916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_2at:auto_generated\|altshift_taps:dffe395_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_2at:auto_generated\|altshift_taps:dffe395_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596589275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_2at:auto_generated\|altshift_taps:dffe395_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNUH534PHC:multiplier24\|alt_dspbuilder_sMultAltr:Multiplieri\|lpm_mult:\\greg:U0\|mult_2at:auto_generated\|altshift_taps:dffe395_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596589275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596589275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596589275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596589275 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596589275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0b41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0b41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0b41 " "Found entity 1: shift_taps_0b41" {  } { { "db/shift_taps_0b41.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_0b41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596589369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596589369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tfc1 " "Found entity 1: altsyncram_tfc1" {  } { { "db/altsyncram_tfc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_tfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596589447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596589447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gjf " "Found entity 1: cntr_gjf" {  } { { "db/cntr_gjf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_gjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596589556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596589556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596589666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596589666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_43h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_43h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_43h " "Found entity 1: cntr_43h" {  } { { "db/cntr_43h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_43h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596589759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596589759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay19\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay19\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596590369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay19\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay19\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596590369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596590369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596590369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596590369 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596590369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2tv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2tv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2tv " "Found entity 1: shift_taps_2tv" {  } { { "db/shift_taps_2tv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_2tv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596590447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596590447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ufc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ufc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ufc1 " "Found entity 1: altsyncram_ufc1" {  } { { "db/altsyncram_ufc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_ufc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596590541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596590541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_thf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_thf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_thf " "Found entity 1: cntr_thf" {  } { { "db/cntr_thf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_thf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596590634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596590634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cmpr_b9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596590728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596590728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h1h " "Found entity 1: cntr_h1h" {  } { { "db/cntr_h1h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_h1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596590838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596590838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay9\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay9\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596591041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay9\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay9\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 4 " "Parameter \"NUMBER_OF_TAPS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596591041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596591041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596591041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596591041 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596591041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1tv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1tv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1tv " "Found entity 1: shift_taps_1tv" {  } { { "db/shift_taps_1tv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_1tv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596591119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596591119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gfc1 " "Found entity 1: altsyncram_gfc1" {  } { { "db/altsyncram_gfc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_gfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596591228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596591228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_phf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596591338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596591338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d1h " "Found entity 1: cntr_d1h" {  } { { "db/cntr_d1h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_d1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596591447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596591447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596591619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596591619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596591619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596591619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596591619 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596591619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3tv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3tv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3tv " "Found entity 1: shift_taps_3tv" {  } { { "db/shift_taps_3tv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_3tv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596591697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596591697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tcc1 " "Found entity 1: altsyncram_tcc1" {  } { { "db/altsyncram_tcc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_tcc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596591791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596591791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|altshift_taps:romout_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|altshift_taps:romout_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596592009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|altshift_taps:romout_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|altshift_taps:romout_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596592009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596592009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596592009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596592009 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596592009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0g41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0g41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0g41 " "Found entity 1: shift_taps_0g41" {  } { { "db/shift_taps_0g41.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_0g41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596592103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596592103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vfc1 " "Found entity 1: altsyncram_vfc1" {  } { { "db/altsyncram_vfc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_vfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596592197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596592197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_shf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596592291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596592291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g1h " "Found entity 1: cntr_g1h" {  } { { "db/cntr_g1h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_g1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596592447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596592447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596592869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_line_buffer:gaussian_ip_fusion_decomposition_3_line_buffer_0\|alt_dspbuilder_delay_GNB2ILTO6J:delay7\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596592869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596592869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 66 " "Parameter \"WIDTH\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596592869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596592869 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596592869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_luv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_luv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_luv " "Found entity 1: shift_taps_luv" {  } { { "db/shift_taps_luv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_luv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596592947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596592947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3gc1 " "Found entity 1: altsyncram_3gc1" {  } { { "db/altsyncram_3gc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_3gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596593056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596593056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay23\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay23\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596593650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay23\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_multiplier_accumulator:gaussian_ip_fusion_decomposition_2_multiplier_accumulator_0\|alt_dspbuilder_delay_GNMDMEZDYK:delay23\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596593650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596593650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Parameter \"WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596593650 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596593650 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596593650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4tv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4tv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4tv " "Found entity 1: shift_taps_4tv" {  } { { "db/shift_taps_4tv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_4tv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596593728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596593728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kfc1 " "Found entity 1: altsyncram_kfc1" {  } { { "db/altsyncram_kfc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_kfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596593838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596593838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596594103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596594103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596594103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 27 " "Parameter \"WIDTH\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596594103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596594103 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596594103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nuv " "Found entity 1: shift_taps_nuv" {  } { { "db/shift_taps_nuv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_nuv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596594197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596594197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0gc1 " "Found entity 1: altsyncram_0gc1" {  } { { "db/altsyncram_0gc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_0gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596594291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596594291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rhf " "Found entity 1: cntr_rhf" {  } { { "db/cntr_rhf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_rhf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596594400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596594400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e1h " "Found entity 1: cntr_e1h" {  } { { "db/cntr_e1h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/cntr_e1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596594525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596594525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_lhi:auto_generated\|altshift_taps:pipeline_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_lhi:auto_generated\|altshift_taps:pipeline_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596594978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_lhi:auto_generated\|altshift_taps:pipeline_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_multiplier_accumulator:gaussian_ip_fusion_decomposition_1_multiplier_accumulator_0\|alt_dspbuilder_gain_GNIIRYXGEV:gain8\|alt_dspbuilder_CST_MULT:U0\|lpm_mult:\\gg:gp:U0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_lhi:auto_generated\|altshift_taps:pipeline_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596594978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596594978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596594978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596594978 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596594978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vf41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vf41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vf41 " "Found entity 1: shift_taps_vf41" {  } { { "db/shift_taps_vf41.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_vf41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596595072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596595072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2gc1 " "Found entity 1: altsyncram_2gc1" {  } { { "db/altsyncram_2gc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_2gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596595166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596595166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay5\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay5\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596595666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay5\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2:gaussian_ip_fusion_decomposition_2_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_2_line_buffer:gaussian_ip_fusion_decomposition_2_line_buffer_0\|alt_dspbuilder_delay_GNM33AESK5:delay5\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596595666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596595666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 113 " "Parameter \"WIDTH\" = \"113\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596595666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596595666 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596595666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rvv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rvv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rvv " "Found entity 1: shift_taps_rvv" {  } { { "db/shift_taps_rvv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_rvv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596595744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596595744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596595869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596595869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay19\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay19\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596596486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay19\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1:gaussian_ip_fusion_decomposition_1_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_1_line_buffer:gaussian_ip_fusion_decomposition_1_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay19\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596596486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596596486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 81 " "Parameter \"WIDTH\" = \"81\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596596486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596596486 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596596486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ouv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ouv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ouv " "Found entity 1: shift_taps_ouv" {  } { { "db/shift_taps_ouv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_ouv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596596561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596596561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ofc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ofc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ofc1 " "Found entity 1: altsyncram_ofc1" {  } { { "db/altsyncram_ofc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_ofc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596596686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596596686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay9\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay9\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596596983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay9\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|gaussian_ip:fusion\|gaussian_ip_GN:\\gaussian_ip_GN_0:inst_gaussian_ip_GN_0\|gaussian_ip_GN_gaussian_ip_Fusion:gaussian_ip_fusion_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3:gaussian_ip_fusion_decomposition_3_0\|gaussian_ip_GN_gaussian_ip_Fusion_Decomposition_3_multiplier_accumulator:gaussian_ip_fusion_decomposition_3_multiplier_accumulator_0\|alt_dspbuilder_delay_GNSPCBEWTM:delay9\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596596983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596596983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 89 " "Parameter \"WIDTH\" = \"89\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596596983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556596596983 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556596596983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_puv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_puv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_puv " "Found entity 1: shift_taps_puv" {  } { { "db/shift_taps_puv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/shift_taps_puv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596597061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596597061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7gc1 " "Found entity 1: altsyncram_7gc1" {  } { { "db/altsyncram_7gc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/db/altsyncram_7gc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556596597170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596597170 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "50 " "50 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556596599564 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "multi_hier " "Starting Logic Optimization and Technology Mapping for Partition multi_hier" {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 362 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596599814 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[0\] GND " "Pin \"HexDigit:Digit0\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit0|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[1\] GND " "Pin \"HexDigit:Digit0\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit0|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[2\] GND " "Pin \"HexDigit:Digit0\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit0|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[3\] GND " "Pin \"HexDigit:Digit0\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit0|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[4\] GND " "Pin \"HexDigit:Digit0\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit0|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[5\] GND " "Pin \"HexDigit:Digit0\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit0|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[6\] VCC " "Pin \"HexDigit:Digit0\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit0|segs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[0\] GND " "Pin \"HexDigit:Digit1\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit1|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[1\] GND " "Pin \"HexDigit:Digit1\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit1|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[2\] GND " "Pin \"HexDigit:Digit1\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit1|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[3\] GND " "Pin \"HexDigit:Digit1\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit1|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[4\] GND " "Pin \"HexDigit:Digit1\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit1|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[5\] GND " "Pin \"HexDigit:Digit1\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit1|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[6\] VCC " "Pin \"HexDigit:Digit1\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit1|segs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[0\] GND " "Pin \"HexDigit:Digit2\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit2|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[1\] GND " "Pin \"HexDigit:Digit2\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit2|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[2\] GND " "Pin \"HexDigit:Digit2\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit2|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[3\] GND " "Pin \"HexDigit:Digit2\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit2|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[4\] GND " "Pin \"HexDigit:Digit2\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit2|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[5\] GND " "Pin \"HexDigit:Digit2\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit2|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[6\] VCC " "Pin \"HexDigit:Digit2\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit2|segs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[0\] GND " "Pin \"HexDigit:Digit3\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit3|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[1\] GND " "Pin \"HexDigit:Digit3\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit3|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[2\] GND " "Pin \"HexDigit:Digit3\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit3|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[3\] GND " "Pin \"HexDigit:Digit3\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit3|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[4\] GND " "Pin \"HexDigit:Digit3\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit3|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[5\] GND " "Pin \"HexDigit:Digit3\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit3|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[6\] VCC " "Pin \"HexDigit:Digit3\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596600002 "|DE1_SoC_Computer|HexDigit:Digit3|segs[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556596600002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556596600017 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556596600017 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556596600017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556596600017 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "Computer_System:The_System " "Starting Logic Optimization and Technology Mapping for Partition Computer_System:The_System" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596600033 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_emac1_inst_MDIO~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_emac1_inst_MDIO~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_CMD~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D4~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D4~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D5~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D5~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D6~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D6~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D7~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D7~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SDA~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SDA~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SCL~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SCL~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SDA~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SDA~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SCL~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SCL~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO09~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO09~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO35~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO35~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO40~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO40~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO41~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO41~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO48~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO48~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO53~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO53~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO54~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO54~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO61~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO61~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[4\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[4\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[5\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[5\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[6\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[6\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[7\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[7\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[8\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[8\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[9\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[9\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[10\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[10\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[11\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[11\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[12\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[12\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[13\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[13\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[14\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[14\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[15\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[15\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[16\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[16\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[17\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[17\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[18\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[18\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[19\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[19\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[20\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[20\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[21\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[21\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[22\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[22\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[23\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[23\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[24\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[24\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[25\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[25\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[26\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[26\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[27\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[27\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[28\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[28\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[29\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[29\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[30\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[30\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[31\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[31\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556596605822 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556596605822 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|vga_SYNC GND " "Pin \"Computer_System:The_System\|vga_SYNC\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/Computer_System.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556596605822 "|DE1_SoC_Computer|Computer_System:The_System|vga_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556596605822 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1247 " "1247 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556596610182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8516 " "Implemented 8516 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556596610588 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556596610588 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1556596610588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7254 " "Implemented 7254 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556596610588 ""} { "Info" "ICUT_CUT_TM_RAMS" "1086 " "Implemented 1086 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556596610588 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1556596610588 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1556596610588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556596610588 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Starting Logic Optimization and Technology Mapping for Partition Computer_System_ARM_A9_HPS_hps_io_border:border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596611213 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556596611541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "807 " "Implemented 807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556596612307 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556596612307 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1556596612307 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556596612307 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1556596612307 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556596612307 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.map.smsg " "Generated suppressed messages file C:/Users/TungLT/Desktop/DE1-SoC/v1.1/verilog/DE1_SoC_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596613479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 204 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 204 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1357 " "Peak virtual memory: 1357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556596861274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 11:01:01 2019 " "Processing ended: Tue Apr 30 11:01:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556596861274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:16 " "Elapsed time: 00:06:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556596861274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:28 " "Total CPU time (on all processors): 00:06:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556596861274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556596861274 ""}
