// Seed: 594337408
module module_0 (
    output supply0 id_0
    , id_3,
    output supply1 id_1
);
  assign id_3 = id_3 == 1 ? id_3 : id_3;
  initial begin
    assign id_3 = id_3;
    if (id_3 || id_3 * 1) assert (1);
  end
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input wire id_2,
    input wand id_3,
    input supply1 id_4,
    input tri id_5,
    input tri id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri0 id_9,
    output wor id_10,
    output tri id_11,
    input wand id_12
);
  assign id_11 = id_7 && 1 == (1 ^ 1'b0);
  module_0(
      id_11, id_11
  );
endmodule
