// Copyright 2022-2023 Beken
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#include <common/bk_include.h>
#include <modules/pm.h>
#include "sys_hal.h"
#include "sys_ll.h"
#include "gpio_ll.h"
#include "aon_pmu_hal.h"
#include "gpio_hal_v2px.h"
#include "gpio_driver_base.h"
#include "gpio_driver.h"
#include "sys_types.h"
#include <driver/aon_rtc.h>
#include <driver/hal/hal_spi_types.h>
#include "bk_arch.h"
#include "hal_port.h"
#include "sys_ahbp_ll.h"
#include <os/os.h>
#include "sys_pm_hal.h"
#include "sys_pm_hal_ctrl.h"
#include "pm_debug.h"
#include "modules/pm.h"
#include "cache.h"
#include "timer_hal.h"

#include "sys_sw_regs.h"
#include <driver/pwr_clk.h>
#include "driver/flash.h"
#if CONFIG_INT_WDT
#include <driver/wdt.h>
#include <bk_wdt.h>
#endif
#if CONFIG_SUPPORT_WWDT
#include <driver/wwdt.h>
#endif

#if CONFIG_DEEP_LV
#include "FreeRTOS.h"
//#include "armstar.h"
#include "deep_lv/deep_lv.h"
#if CONFIG_SPE
#include "deep_lv/deep_lv_reserve.h"
#endif
#endif
#if CONFIG_CKMN
#include <driver/ckmn.h>
#include "ckmn_reg.h"
#endif
#if CONFIG_HSPL
#include "hspl_driver.h"
#endif
#if CONFIG_MPU
#include "mpu.h"
#endif


extern void bk_delay_us(UINT32 us);

#if CONFIG_PM_AP_SRAM_POWER_CTRL
#if CONFIG_PM_AP_MEM3_POWER_DOWN
#define SYS_PM_AP_MEM3_POWER_DOWN_VALUE 1
#else
#define SYS_PM_AP_MEM3_POWER_DOWN_VALUE 0
#endif

#if CONFIG_PM_AP_MEM4_POWER_DOWN
#define SYS_PM_AP_MEM4_POWER_DOWN_VALUE 1
#else
#define SYS_PM_AP_MEM4_POWER_DOWN_VALUE 0
#endif

#if CONFIG_PM_AP_MEM5_POWER_DOWN
#define SYS_PM_AP_MEM5_POWER_DOWN_VALUE 1
#else
#define SYS_PM_AP_MEM5_POWER_DOWN_VALUE 0
#endif

#if CONFIG_PM_AP_MEM6_POWER_DOWN
#define SYS_PM_AP_MEM6_POWER_DOWN_VALUE 1
#else
#define SYS_PM_AP_MEM6_POWER_DOWN_VALUE 0
#endif

#if CONFIG_PM_AP_CPU2_CACHE_POWER_DOWN
#define SYS_PM_AP_CPU2_CACHE_POWER_DOWN_VALUE 1
#else
#define SYS_PM_AP_CPU2_CACHE_POWER_DOWN_VALUE 0
#endif

#if CONFIG_PM_AP_CPU3_CACHE_POWER_DOWN
#define SYS_PM_AP_CPU3_CACHE_POWER_DOWN_VALUE 1
#else
#define SYS_PM_AP_CPU3_CACHE_POWER_DOWN_VALUE 0
#endif

#define SYS_PM_AP_SRAM_NEED_POWER_DOWN \
	(SYS_PM_AP_MEM3_POWER_DOWN_VALUE || \
	 SYS_PM_AP_MEM4_POWER_DOWN_VALUE || \
	 SYS_PM_AP_MEM5_POWER_DOWN_VALUE || \
	 SYS_PM_AP_MEM6_POWER_DOWN_VALUE || \
	 SYS_PM_AP_CPU2_CACHE_POWER_DOWN_VALUE || \
	 SYS_PM_AP_CPU3_CACHE_POWER_DOWN_VALUE)

__IRAM_PM static void sys_hal_config_ap_sram_power_down(void)
{
	aon_pmu_ll_set_r2_m55_mem3_pwd(SYS_PM_AP_MEM3_POWER_DOWN_VALUE);
	timer_hal_early_delay_us_iram(1);
	aon_pmu_ll_set_r2_m55_mem4_pwd(SYS_PM_AP_MEM4_POWER_DOWN_VALUE);
	timer_hal_early_delay_us_iram(1);
	aon_pmu_ll_set_r2_m55_mem5_pwd(SYS_PM_AP_MEM5_POWER_DOWN_VALUE);
	timer_hal_early_delay_us_iram(1);
	aon_pmu_ll_set_r2_m55_mem6_pwd(SYS_PM_AP_MEM6_POWER_DOWN_VALUE);
	timer_hal_early_delay_us_iram(1);
	aon_pmu_ll_set_r2_m55_cpu2_cache_pwd(SYS_PM_AP_CPU2_CACHE_POWER_DOWN_VALUE);
	timer_hal_early_delay_us_iram(1);
	aon_pmu_ll_set_r2_m55_cpu3_cache_pwd(SYS_PM_AP_CPU3_CACHE_POWER_DOWN_VALUE);
	timer_hal_early_delay_us_iram(1);
	aon_pmu_ll_set_r2_m55_mem_auto_set(SYS_PM_AP_SRAM_NEED_POWER_DOWN);
}
#endif

#if CONFIG_PM_AP_FAST_BOOT_ENABLE
/*
 * AP fast boot restores the suspended RTOS directly from retained memory.
 * Keep all AP SRAM banks and CPU cache SRAM powered while CP enters low
 * voltage, regardless of the generic AP SRAM power-down configuration.
 */
__IRAM_PM static void sys_hal_keep_ap_sram_power_on(void)
{
	aon_pmu_ll_set_r2_m55_mem3_pwd(0);
	timer_hal_early_delay_us_iram(1);
	aon_pmu_ll_set_r2_m55_mem4_pwd(0);
	timer_hal_early_delay_us_iram(1);
	aon_pmu_ll_set_r2_m55_mem5_pwd(0);
	timer_hal_early_delay_us_iram(1);
	aon_pmu_ll_set_r2_m55_mem6_pwd(0);
	timer_hal_early_delay_us_iram(1);
	aon_pmu_ll_set_r2_m55_cpu2_cache_pwd(0);
	timer_hal_early_delay_us_iram(1);
	aon_pmu_ll_set_r2_m55_cpu3_cache_pwd(0);
	timer_hal_early_delay_us_iram(1);
	aon_pmu_ll_set_r2_m55_mem_auto_set(0);
}
#endif

#define portNVIC_SYSTICK_CTRL_REG             ( *( ( volatile uint32_t * ) 0xe000e010 ) )
#define portNVIC_SYSTICK_LOAD_REG             ( *( ( volatile uint32_t * ) 0xe000e014 ) )
#define portNVIC_SYSTICK_CURRENT_VALUE_REG    ( *( ( volatile uint32_t * ) 0xe000e018 ) )
#define portNVIC_SHPR3_REG                    ( *( ( volatile uint32_t * ) 0xe000ed20 ) )

#define portNVIC_INT_CTRL_REG                 ( *( ( volatile uint32_t * ) 0xe000ed04 ) )

#define portNVIC_SYSTICK_ENABLE_BIT           ( 1UL << 0UL )
#define portNVIC_SYSTICK_INT_BIT              ( 1UL << 1UL )
#define portNVIC_SYSTICK_CLK_BIT              ( 1UL << 2UL )
#define portNVIC_SYSTICK_COUNT_FLAG_BIT       ( 1UL << 16UL )

#define portNVIC_PENDSVSET_BIT                ( 1UL << 28UL )
#define portNVIC_PENDSVCLR_BIT                ( 1UL << 27UL )
#define portNVIC_SYSTICKSET_BIT               ( 1UL << 26UL )
#define portNVIC_SYSTICKCLR_BIT               ( 1UL << 25UL )

#define PM_CPU_CLKSEL_CORE_POS                (0)
#define PM_CPU_CLKSEL_CORE_MASK               (0x3 << PM_CPU_CLKSEL_CORE_POS)
#define PM_CPU_CLKDIV_CORE_POS                (2)
#define PM_CPU_CLKDIV_CORE_MASK               (0xF << PM_CPU_CLKDIV_CORE_POS)
#define PM_FLASH_CLK_FIELDS_MASK              (0x1F << 6)

#define PM_EXIT_LOWVOL_SYSTICK_TIME           (32)      //1ms
#define PM_EXIT_LOWVOL_SYSTICK_RELOAD_TIME    (0xFFFFFF)//set max
#define PM_LOW_VOL_AON_LDO_SEL                (CONFIG_AON_LDO_SEL) // 0:0.6V；1:0.65V；2:0.7V；3:0.75V  4:0.8V；5:0.85V；6:0.9V；7:0.95V
#define PM_DEEP_SLEEP_AON_LDO_SEL             (1) // 0:0.6V；1:0.65V；2:0.7V；3:0.75V  4:0.8V；5:0.85V；6:0.9V；7:0.95V
#define PM_LOW_VOL_VIO_LDO_SEL                (0)       // 2.9V
#define PM_ANA_REG9_VALOLDOSEL_POS            (16)
#define PM_ANA_REG9_VALOLDOSEL_MASK           (0x7u << PM_ANA_REG9_VALOLDOSEL_POS)
#define PM_VDDDIG_H_VOL_0V825                 (0x9)
#define PM_VDDDIG_H_VOL_0v9                   (0xC)
#define PM_VDDDIG_H_VOL_0V95                  (0xE)
#define SYS_PM_HAL_CPU_BARRIER()              do {      \
	__asm__ volatile ("dsb");                           \
	__asm__ volatile ("isb");                           \
} while (0)

/* SRAM-safe instruction-cache invalidate. Implemented with direct SCB->ICIALLU
 * register writes (memory-mapped at 0xE000EF50) + dsb/isb so it executes purely
 * from SRAM with NO Flash access. Used on the wakeup path right after the
 * 26M->240M clock switch, before returning to Flash-resident code. */
#define SYS_PM_HAL_REG_SCB_ICIALLU            ( *( ( volatile uint32_t * ) 0xE000EF50 ) )
__attribute__((always_inline)) static inline void sys_pm_hal_iram_icache_invd(void)
{
	__asm__ volatile ("dsb" ::: "memory");
	__asm__ volatile ("isb" ::: "memory");
	SYS_PM_HAL_REG_SCB_ICIALLU = 0UL; /* invalidate entire I-cache */
	__asm__ volatile ("dsb" ::: "memory");
	__asm__ volatile ("isb" ::: "memory");
}

#if CONFIG_OTA_POSITION_INDEPENDENT_AB || CONFIG_DIRECT_XIP
#define FLASH_BASE_ADDRESS                    SOC_FLASH_REG_BASE
#define FLASH_OFFSET_ADDR_BEGIN               (0x16)
#define FLASH_OFFSET_ADDR_END                 (0x17)
#define FLASH_ADDR_OFFSET                     (0x18)
#define FLASH_OFFSET_ENABLE                   (0x19)

typedef struct
{
	uint32_t flash_offset_enable_val;
	uint32_t offset_addr_begin_val;
	uint32_t offset_addr_end_val ;
	uint32_t flash_addr_offset_val;
}flash_ab_reg_t;

#endif

uint64_t low_voltage_exit_tick = 0;
uint64_t low_voltage_sleep_duration_us = 0;
uint64_t low_voltage_wakeup_time_us = 0;
static volatile uint32_t s_wifi_enter_sleep_status = 0;

extern uint64_t check_IRQ_pending(void);
extern void sys_hal_analog_set(analog_reg_t reg, uint32_t value);

static inline void sys_hal_enable_spi_latch(void);
static inline void sys_hal_disable_spi_latch(void);
#if CONFIG_DEEP_LV
__IRAM_PM void sys_hal_regs_digital_restore(void);
#endif
void sys_hal_analog_set_default(void)
{
	sys_hal_enable_spi_latch();
	sys_hal_analog_set(ANALOG_REG0, 0x71105b57);
	// sys_hal_analog_set(ANALOG_REG1, 0x00655044);
	// sys_hal_analog_set(ANALOG_REG2, 0x7e003430);
	/*------------------*/
	// sys_hal_analog_set(ANALOG_REG3, 0xc4500a88);
	// sys_hal_analog_set(ANALOG_REG4, 0x0001a7f0);
	/*------------------*/
	// sys_hal_analog_set(ANALOG_REG5, 0x8407a310);
	// sys_hal_analog_set(ANALOG_REG6, 0x80088200);
	// sys_hal_analog_set(ANALOG_REG7, 0x622e7080);
	// sys_hal_analog_set(ANALOG_REG8, 0x0c4ec4ec);
	// sys_hal_analog_set(ANALOG_REG9, 0x57c62323);
	/*------------------*/
	// sys_hal_analog_set(ANALOG_REG10, 0xf8aec0a4);
	// sys_hal_analog_set(ANALOG_REG11, 0x6255c3a7);
	// sys_hal_analog_set(ANALOG_REG12, 0xd47a90fa);
	// sys_hal_analog_set(ANALOG_REG13, 0xd47ac36a);

	// sys_hal_analog_set(ANALOG_REG14, 0x5c6af0ee);
	// sys_hal_analog_set(ANALOG_REG15, 0);

	// sys_hal_analog_set(ANALOG_REG16, 0x9e434000);
	// sys_hal_analog_set(ANALOG_REG17, 0x00400000);
	// sys_hal_analog_set(ANALOG_REG18, 0x00100000);
	// sys_hal_analog_set(ANALOG_REG19, 0x0ef1da51);
	// sys_hal_analog_set(ANALOG_REG20, 0x00000000);

	// sys_hal_analog_set(ANALOG_REG21, 0x00000000);
	/* 80uA start */
	sys_hal_analog_set(ANALOG_REG22, 0x7e805440);
	// uint32_t val = sys_hal_analog_get(ANALOG_REG22);
	// val &= ~(0x3 << 30);
	// val &= ~(0x1 << 24);
	// sys_hal_analog_set(ANALOG_REG22, val);

	sys_hal_analog_set(ANALOG_REG23, 0x00000033);
	// val = sys_hal_analog_get(ANALOG_REG23);
	// val &= ~(0x1 << 2);
	// sys_hal_analog_set(ANALOG_REG23, val);

	// val = sys_hal_analog_get(ANALOG_REG23);
	// val &= ~(0x1 << 8);
	// sys_hal_analog_set(ANALOG_REG23, val);
	sys_hal_analog_set(ANALOG_REG24, 0x00000033);

	sys_hal_analog_set(ANALOG_REG25, 0x8971faa4);
	sys_hal_analog_set(ANALOG_REG26, 0xc2a0ae86);
	sys_hal_analog_set(ANALOG_REG27, 0x00000000);

	// val = sys_hal_analog_get(ANALOG_REG26);
	// val &= ~(0x3 << 30);
	// sys_hal_analog_set(ANALOG_REG26, val);

	/* 80uA end */

	// sys_hal_analog_set(ANALOG_REG28, 0x00000000);
	// sys_hal_analog_set(ANALOG_REG29, 0x00000000);
	// sys_hal_analog_set(ANALOG_REG30, 0x00000000);
	// sys_hal_analog_set(ANALOG_REG31, 0x00000000);
	// sys_hal_analog_set(ANALOG_REG32, 0xc0080120);

	// sys_hal_analog_set(ANALOG_REG33, 0x40000144);
	//sys_hal_analog_set(ANALOG_REG33, 0x40000344);//for test
	// sys_hal_analog_set(ANALOG_REG34, 0x04c40000);
	// sys_hal_analog_set(ANALOG_REG35, 0x04000000);

	/*--------------------- */
	// sys_hal_analog_set(ANALOG_REG36, 0x00000000);
	// sys_hal_analog_set(ANALOG_REG37, 0x00512e40);
	// sys_hal_analog_set(ANALOG_REG38, 0x04003000);
	// sys_hal_analog_set(ANALOG_REG39, 0x00006792);
	// sys_hal_analog_set(ANALOG_REG40, 0x00006792);

	// sys_hal_analog_set(ANALOG_REG41, 0x0c3bd800);
	// sys_hal_analog_set(ANALOG_REG42, 0xc0000000);

	sys_hal_disable_spi_latch();
}

void sys_hal_analog_set_deep_sleep_default(void)
{
	sys_hal_enable_spi_latch();
	sys_hal_analog_set(ANALOG_REG0, 0x71105b57);
	sys_hal_analog_set(ANALOG_REG1, 0x00655044);
	sys_hal_analog_set(ANALOG_REG2, 0x7e003430);

	sys_hal_analog_set(ANALOG_REG3, 0xc4500a88);
	sys_hal_analog_set(ANALOG_REG4, 0x0001a7f0);

	sys_hal_analog_set(ANALOG_REG5, 0x8407a310);
	sys_hal_analog_set(ANALOG_REG6, 0x80088200);
	sys_hal_analog_set(ANALOG_REG7, 0x622e7080);
	sys_hal_analog_set(ANALOG_REG8, 0x0c4ec4ec);
	sys_hal_analog_set(ANALOG_REG9, 0x57c62323);

	sys_hal_analog_set(ANALOG_REG10, 0xf8aec0a4);
	sys_hal_analog_set(ANALOG_REG11, 0x6255c3a7);
	sys_hal_analog_set(ANALOG_REG12, 0xd47a90fa);
	sys_hal_analog_set(ANALOG_REG13, 0xd47ac36a);

	sys_hal_analog_set(ANALOG_REG14, 0x5c6af0ee);
	sys_hal_analog_set(ANALOG_REG15, 0);

	sys_hal_analog_set(ANALOG_REG16, 0x9e434000);
	sys_hal_analog_set(ANALOG_REG17, 0x00400000);
	sys_hal_analog_set(ANALOG_REG18, 0x00100000);
	sys_hal_analog_set(ANALOG_REG19, 0x0ef1da51);
	sys_hal_analog_set(ANALOG_REG20, 0x00000000);

	sys_hal_analog_set(ANALOG_REG21, 0x00000000);
	/* 80uA start */
	sys_hal_analog_set(ANALOG_REG22, 0x7e805440);

	sys_hal_analog_set(ANALOG_REG23, 0x00000033);
	sys_hal_analog_set(ANALOG_REG24, 0x00000033);

	sys_hal_analog_set(ANALOG_REG25, 0x8971faa4);
	sys_hal_analog_set(ANALOG_REG26, 0xc2a0ae86);
	sys_hal_analog_set(ANALOG_REG27, 0x00000000);
	/* 80uA end */

	sys_hal_analog_set(ANALOG_REG28, 0x00000000);
	sys_hal_analog_set(ANALOG_REG29, 0x00000000);
	sys_hal_analog_set(ANALOG_REG30, 0x00000000);
	sys_hal_analog_set(ANALOG_REG31, 0x00000000);
	sys_hal_analog_set(ANALOG_REG32, 0xc0080120);

	sys_hal_analog_set(ANALOG_REG33, 0x40000144);
	sys_hal_analog_set(ANALOG_REG34, 0x04c40000);
	sys_hal_analog_set(ANALOG_REG35, 0x04000000);

	/*--------------------- */
	sys_hal_analog_set(ANALOG_REG36, 0x00000000);
	sys_hal_analog_set(ANALOG_REG37, 0x00512e40);
	sys_hal_analog_set(ANALOG_REG38, 0x04003000);
	sys_hal_analog_set(ANALOG_REG39, 0x00006792);
	sys_hal_analog_set(ANALOG_REG40, 0x00006792);

	sys_hal_analog_set(ANALOG_REG41, 0x0c3bd800);
	sys_hal_analog_set(ANALOG_REG42, 0xc0000000);

	sys_hal_disable_spi_latch();
}
void sys_hal_gpio_state_sleep_default(void)
{
	for (gpio_id_t i = 0; i < GPIO_NUM_MAX; i++)
	{
		bk_gpio_set_value(i, 0);
	}
}
static inline bool is_lpo_src_26m32k(void)
{
	return (aon_pmu_ll_get_r41_lpo_config() == SYS_LPO_SRC_26M32K);
}

static inline bool is_lpo_src_ext32k(void)
{
	return (aon_pmu_ll_get_r41_lpo_config() == SYS_LPO_SRC_EXTERNAL_32K);
}

static inline bool is_wifi_ws_enabled(uint8_t ena_bits)
{
	return !!(ena_bits & WS_WIFI);
}

static inline bool is_gpio_ws_enabled(uint8_t ena_bits)
{
	return !!(ena_bits & WS_GPIO);
}

static inline bool is_rtc_ws_enabled(uint8_t ena_bits)
{
	return !!(ena_bits & WS_RTC);
}

static inline bool is_bt_ws_enabled(uint8_t ena_bits)
{
	return !!(ena_bits & WS_BT);
}

static inline bool is_usbplug_ws_enabled(uint8_t ena_bits)
{
	return !!(ena_bits & WS_USBPLUG);
}

static inline bool is_touch_ws_enabled(uint8_t ena_bits)
{
	return !!(ena_bits & WS_TOUCH);
}

static inline bool is_wifi_pd_poweron(uint32_t pd_bits)
{
	return !(pd_bits & PD_WRLS);
}

static inline bool is_btsp_pd_poweron(uint32_t pd_bits)
{
	return !(pd_bits & PD_WRLS);
}

static inline void sys_hal_backup_disable_int(volatile uint32_t *int_state1, volatile uint32_t *int_state2)
{
	uint8_t ws_ena = aon_pmu_ll_get_r41_wakeup_ena();
	uint32_t int0_enabled_ws_ints = 0;
	uint32_t int1_enabled_ws_ints = 0;

	if (is_wifi_ws_enabled(ws_ena)) {
		int0_enabled_ws_ints |= WS_WIFI_INT0;
		int1_enabled_ws_ints |= WS_WIFI_INT1;
	}

	if (is_gpio_ws_enabled(ws_ena)) {
		int1_enabled_ws_ints |= WS_GPIO_INT;
	}

	if (is_rtc_ws_enabled(ws_ena)) {
		int1_enabled_ws_ints |= WS_RTC_INT;
	}

	if (is_bt_ws_enabled(ws_ena)) {
		int1_enabled_ws_ints |= WS_BT_INT;
	}

	if (is_usbplug_ws_enabled(ws_ena)) {
		int1_enabled_ws_ints |= WS_USBPLUG_INT;
	}

	if (is_touch_ws_enabled(ws_ena)) {
		int1_enabled_ws_ints |= WS_TOUCH_INT;
	}

	sys_ll_set_cpu0_int_0_31_en_value(*int_state1 & int0_enabled_ws_ints);
	sys_ll_set_cpu0_int_32_63_en_value(*int_state2 & int1_enabled_ws_ints);

}

static inline void sys_hal_restore_int(volatile uint32_t int_state1, volatile uint32_t int_state2, volatile uint32_t int_state3)
{
	sys_ll_set_cpu0_int_0_31_en_value(int_state1);
	sys_ll_set_cpu0_int_32_63_en_value(int_state2);
	sys_ll_set_cpu0_int_64_95_en_value(int_state3);
}

static inline void sys_hal_enable_wakeup_int(void)
{
}

static inline void sys_hal_set_core_freq(volatile uint8_t cksel_core, volatile uint8_t clkdiv_core, volatile uint8_t clkdiv_bus)
{
        sys_ll_set_cpu_clk_div_mode1_cksel_core(cksel_core);
        sys_ll_set_cpu_clk_div_mode1_ckdiv_core(clkdiv_core);
        ;//TODO: sys_ll_set_cpu_clk_div_mode1_clkdiv_bus(clkdiv_bus);
}

static inline void sys_hal_set_core_26m(void)
{
	sys_hal_set_core_freq(0, 0, 0);
}

static inline void sys_hal_backup_set_core_26m(volatile uint8_t *cksel_core, volatile uint8_t *clkdiv_core, volatile uint8_t *clkdiv_bus)
{
	IF_LV_CTRL_CORE() {
		*cksel_core = sys_ll_get_cpu_clk_div_mode1_cksel_core();
		*clkdiv_core = sys_ll_get_cpu_clk_div_mode1_ckdiv_core();
		;//TODO: *clkdiv_bus = sys_ll_get_cpu_clk_div_mode1_clkdiv_bus();
		sys_hal_set_core_freq(0, 0, 0);
	}
}

static inline void sys_hal_restore_core_freq(volatile uint8_t cksel_core, volatile uint8_t clkdiv_core, volatile uint8_t clkdiv_bus)
{
	IF_LV_CTRL_CORE() {
		uint32_t clk_param;
		uint32_t next_clk_param;
		uint32_t cur_cksel_core;
		uint32_t target_cksel_core = cksel_core;
		uint32_t target_clkdiv_core = clkdiv_core;
		uint32_t target_cksel_core_bits;
		uint32_t target_clkdiv_core_bits;

		(void)clkdiv_bus;//TODO: sys_ll_set_cpu_clk_div_mode1_clkdiv_bus(clkdiv_bus);

		if ((target_cksel_core > PM_CLKSEL_CORE_MAX) || (target_clkdiv_core > PM_FREQUNCY_DIV_MAX)) {
			return;
		}

		if (((target_cksel_core == PM_CLKSEL_CORE_320M) || (target_cksel_core == PM_CLKSEL_CORE_480M))
			&& (target_clkdiv_core == 0)) {
			target_clkdiv_core = 1;
		}

		target_cksel_core_bits = target_cksel_core << PM_CPU_CLKSEL_CORE_POS;
		target_clkdiv_core_bits = target_clkdiv_core << PM_CPU_CLKDIV_CORE_POS;
		clk_param = sys_ll_get_cpu_clk_div_mode1_value();
		cur_cksel_core = (clk_param & PM_CPU_CLKSEL_CORE_MASK) >> PM_CPU_CLKSEL_CORE_POS;

		if (cur_cksel_core > target_cksel_core) {
			next_clk_param = (clk_param & ~PM_CPU_CLKSEL_CORE_MASK) | target_cksel_core_bits;
			if (next_clk_param != clk_param) {
				sys_ll_set_cpu_clk_div_mode1_value(next_clk_param);
				clk_param = next_clk_param;
				SYS_PM_HAL_CPU_BARRIER();
			}

			next_clk_param = (clk_param & ~PM_CPU_CLKDIV_CORE_MASK) | target_clkdiv_core_bits;
			if (next_clk_param != clk_param) {
				sys_ll_set_cpu_clk_div_mode1_value(next_clk_param);
			}
		} else {
			next_clk_param = (clk_param & ~PM_CPU_CLKDIV_CORE_MASK) | target_clkdiv_core_bits;
			if (next_clk_param != clk_param) {
				sys_ll_set_cpu_clk_div_mode1_value(next_clk_param);
				clk_param = next_clk_param;
				SYS_PM_HAL_CPU_BARRIER();
			}

			next_clk_param = (clk_param & ~PM_CPU_CLKSEL_CORE_MASK) | target_cksel_core_bits;
			if (next_clk_param != clk_param) {
				sys_ll_set_cpu_clk_div_mode1_value(next_clk_param);
			}
		}
	}
}

static inline void sys_hal_set_flash_freq(volatile uint8_t cksel_flash, volatile uint8_t ckdiv_flash)
{
	sys_ll_set_cpu_clk_div_mode1_cksel_flash(cksel_flash);
	sys_ll_set_cpu_clk_div_mode1_ckdiv_flash(ckdiv_flash);
}

static inline void sys_hal_set_flash_26m(void)
{
	sys_hal_set_flash_freq(0, 0);
}

static inline void sys_hal_backup_set_flash_26m(volatile uint8_t *cksel_flash, volatile  uint8_t *ckdiv_flash)
{
	IF_LV_CTRL_FLASH() {
		*cksel_flash = sys_ll_get_cpu_clk_div_mode1_cksel_flash();
		*ckdiv_flash = sys_ll_get_cpu_clk_div_mode1_ckdiv_flash();
		sys_ll_set_cpu_clk_div_mode1_cksel_flash(0);//eg:from the 80m to 26m, it need select clk source first
		sys_ll_set_cpu_clk_div_mode1_ckdiv_flash(0);//then ckdiv
	}
}

static inline void sys_hal_set_flash_120m(void)
{
	sys_ll_set_cpu_clk_div_mode1_cksel_flash(2);
	sys_ll_set_cpu_clk_div_mode1_ckdiv_flash(1);
}

static inline void sys_hal_set_anaspi_freq(uint8_t anaspi_freq)
{
	sys_ll_set_cpu_anaspi_freq_value(anaspi_freq);
}

static inline void sys_hal_backup_set_anaspi_freq_26m(uint8_t *anaspi_freq)
{
	*anaspi_freq = sys_ll_get_cpu_anaspi_freq_value();
	sys_hal_set_anaspi_freq(1); //26M/4
}

static inline void sys_hal_restore_anaspi_freq(uint8_t anaspi_freq)
{
	sys_hal_set_anaspi_freq(anaspi_freq);
}

static inline void sys_hal_restore_flash_freq(volatile uint8_t cksel_flash, volatile uint8_t ckdiv_flash)
{
	sys_ll_set_cpu_clk_div_mode1_ckdiv_flash(ckdiv_flash);//eg:from the 26m to 80m, it need config clk div first
	sys_ll_set_cpu_clk_div_mode1_cksel_flash(cksel_flash);//then clk source

}

static inline void sys_hal_mask_cpu0_int(void)
{
	sys_ll_set_cpu0_int_halt_clk_op_cpu_int_mask(1);
}

static inline void sys_hal_enable_spi_latch(void)
{
	sys_ll_set_ana_reg10_spi_latch1v(1);
}

static inline void sys_hal_disable_spi_latch(void)
{
	sys_ll_set_ana_reg10_spi_latch1v(0);
}

__IRAM_PM static bool sys_hal_is_m55_core_power_down(void)
{
	return (aon_pmu_ll_get_r2_m55_iso_en() == 1)
		&& (aon_pmu_ll_get_r2_m55_rstn() == 0)
		&& (aon_pmu_ll_get_r2_m55_clk_en() == 0)
		&& (sys_ahbp_ll_get_rege_pwd_m55() == 1)
		&& (sys_ll_get_ana_reg16_enhspw() == 0)
		&& (sys_ll_get_ana_reg9_pwd_hsldo() == 1);
}

__IRAM_PM static void sys_hal_power_down_m55_core(void)
{
	/* Follow the M55 power-down sequence used by the PSRAM retention test. */
	aon_pmu_ll_set_r2_m55_iso_en(1);
	timer_hal_early_delay_us_iram(1);
	aon_pmu_ll_set_r2_m55_rstn(0);
	timer_hal_early_delay_us_iram(1);
	aon_pmu_ll_set_r2_m55_clk_en(0);
	timer_hal_early_delay_us_iram(1);
	sys_ahbp_ll_set_rege_pwd_m55(1);
	timer_hal_early_delay_us_iram(1);

	sys_hal_enable_spi_latch();
	sys_ll_set_ana_reg16_enhspw(0);
	timer_hal_early_delay_us_iram(1);
	sys_ll_set_ana_reg9_pwd_hsldo(1);
	sys_hal_disable_spi_latch();
}

static inline void sys_hal_disable_audio(void)
{
	sys_ll_set_ana_reg5_bcal_en(0);//bit23  audio bias calibration disable
	sys_ll_set_ana_reg5_pwdaudpll(0);//bit13  audio pll power disable

	sys_ll_set_ana_reg20_enadcbias(0);//bit4 audio bias disable
    sys_ll_set_ana_reg21_micen_mic1(0);//bit28  audio mic1 disable
	sys_ll_set_ana_reg27_micen_mic2(0);//bit28  audio mic2 disable
	sys_ll_set_ana_reg28_micen_mic3(0);//bit28  audio mic3 disable
	sys_ll_set_ana_reg30_enbs(0);//bit23  audio dac bias disable

	sys_ll_set_ana_reg29_rendcoc(0);//bit15  audio dac L DCOC disable
	sys_ll_set_ana_reg29_lendcoc(0);//bit16  audio dac R DCOS disable
	sys_ll_set_ana_reg29_dacren(0);//bit20  audio dac driver enable
	sys_ll_set_ana_reg29_daclen(0);//bit21  audio dac driver enable

	sys_ll_set_ana_reg30_enidacr(0);//bit17  audio idac R disable
	sys_ll_set_ana_reg30_enidacl(0);//bit18  audio idac L disable

	sys_ll_set_ana_reg32_rstb_dig(1);//bit8  touch rstb digital disable
	sys_ll_set_ana_reg32_ldoen(0);//bit5  touch ldo  disable

	sys_ll_set_ana_reg41_en_auxldo3v(0);//bit28  audio auxldo3v disable
	sys_ll_set_ana_reg41_en_auxldo2p8v(0);//bit29  audio auxldo2p8v disable
	sys_ll_set_ana_reg41_en_auxldo_1p8v(0);//bit30  audio auxldo_1p8v disable
	sys_ll_set_ana_reg41_en_auxldo_1p2v(0);//bit31  audio auxldo_1p2v disable

	//psram ldo
	sys_ll_set_ana_reg14_enpsram(0);//bit31  psram power down
	//hs usb ldo

	//fs usb
	sys_ll_set_ana_reg42_pwd_usb(1);//bit31  usb power down

	sys_ll_set_ana_reg43_en_anacomp_a(0);//bit10  audio anacomp disable
	sys_ll_set_ana_reg43_en_anacomp_b(0);//bit26  audio anacomp disable


    uint32_t val = sys_ll_get_ana_reg8_value();
	val &= ~(0x1 << 19);//PMU BUCKH
	val &= ~(0x1 << 13);//PMU BUCKA
	sys_ll_set_ana_reg8_value(val);


	sys_ll_set_ana_reg9_pwd_bgcal(1); //bit30  PMU_LPBG spd bgcal1v power down
	sys_ll_set_ana_reg9_spi_envbg(0); //bit31  PMU_LPBG spi_envbg1v power down
}
static inline uint32_t sys_hal_disable_hf_clock(void)
{
	uint32_t val = sys_ll_get_ana_reg5_value();
	uint32_t ret_val = val;

	val &= ~EN_ALL;

	if (is_lpo_src_ext32k()) {
	val |= EN_XTAL;
	}
	// PM_GPIO_UP(36);//10
	// PM_GPIO_DOWN(36);
	sys_ll_set_ana_reg5_value(val);
	// PM_GPIO_UP(36);//11
	// PM_GPIO_DOWN(36);
	return ret_val;
}

static inline void sys_hal_restore_hf_clock(volatile uint32_t val)
{
#if CONFIG_PSRAM_DATA_RETENTION_ENABLE
	/* REG5 bit7 is owned by the PSRAM retention path. */
	uint32_t current = sys_ll_get_ana_reg5_value();
	val = (val & ~BIT(7)) | (current & BIT(7));
#endif
	sys_ll_set_ana_reg5_value(val);
	SYS_PM_HAL_CPU_BARRIER();
}

/**
 * buck power supply switch
 *
 * uint32_t type input:
 *   0: close buck
 *   other: open buck
 *
 * note: please declare this function as static when buck is stable
*/
void sys_hal_buck_switch(uint32_t flag)
{
	volatile uint8_t cksel_core = 0, clkdiv_core = 0, clkdiv_bus = 0;

	if (flag == 0) {
		os_printf("disable buckA and buckD.\r\n");
		sys_hal_enable_spi_latch();
		sys_ll_set_ana_reg12_aldosel(1);
		sys_ll_set_ana_reg13_dldosel(1);
		sys_hal_disable_spi_latch();
	} else if (flag == 1){
		os_printf("enable buckA and buckD.\r\n");
		//let the cpu frequency to 26m, in order to be successfully switch voltage provide from ldo to buck
		sys_hal_backup_set_core_26m(&cksel_core, &clkdiv_core, &clkdiv_bus);

		sys_hal_enable_spi_latch();
		sys_ll_set_ana_reg12_aldosel(0);
		sys_ll_set_ana_reg13_dldosel(0);
		sys_hal_disable_spi_latch();

		sys_hal_restore_core_freq(cksel_core, clkdiv_core, clkdiv_bus);
	} else if (flag == 2){
		os_printf("enable buckA and disable buckD.\r\n");
		//let the cpu frequency to 26m, in order to be successfully switch voltage provide from ldo to buck
		sys_hal_backup_set_core_26m(&cksel_core, &clkdiv_core, &clkdiv_bus);

		sys_hal_enable_spi_latch();
		sys_ll_set_ana_reg12_aldosel(0);
		sys_ll_set_ana_reg13_dldosel(1);
		sys_hal_disable_spi_latch();

		sys_hal_restore_core_freq(cksel_core, clkdiv_core, clkdiv_bus);
	} else if (flag == 3){
		os_printf("disable buckA and enable buckD.\r\n");
		//let the cpu frequency to 26m, in order to be successfully switch voltage provide from ldo to buck
		sys_hal_backup_set_core_26m(&cksel_core, &clkdiv_core, &clkdiv_bus);
		//disable buckA enable buckD
		sys_hal_enable_spi_latch();
		sys_ll_set_ana_reg12_aldosel(1);
		sys_ll_set_ana_reg13_dldosel(0);
		sys_hal_disable_spi_latch();

		sys_hal_restore_core_freq(cksel_core, clkdiv_core, clkdiv_bus);
	}
	else {
		os_printf("set buck power supply param %d must < 4 \r\n",flag);
	}
}

/**
 * high digital voltage
 *
 * uint32_t value input:
 *   voltage value
 *
 *
 * note: please declare this function
*/
void sys_hal_v_core_h_sel(uint32_t value)
{
	sys_hal_enable_spi_latch();
	if(sys_ll_get_ana_reg10_vcorehsel() != value)
	{
		sys_ll_set_ana_reg10_vcorehsel(value);
	}
	sys_hal_disable_spi_latch();
}

 bk_err_t sys_hal_set_alo2core_power_switch(uint32_t value)
{
	bk_err_t ret = BK_ERR_IS_EXIST;
	value = (value != 0x0);
	if(sys_ll_get_ana_reg14_en_alo2corepsw() != value)
	{
		sys_hal_enable_spi_latch();
		sys_ll_set_ana_reg14_en_alo2corepsw(value);
		sys_hal_disable_spi_latch();
		ret = BK_OK;
	}
	return ret;
}

static inline void sys_hal_deep_sleep_set_buck(void)
{
	sys_ll_set_ana_reg12_aldosel(1);
	sys_ll_set_ana_reg13_dldosel(1);
}

static inline void sys_hal_deep_sleep_set_vldo(void)
{
	sys_ll_set_ana_reg9_aldohp(0);//bit10
	sys_ll_set_ana_reg9_aloldohp(0);//bit21
	sys_ll_set_ana_reg9_dldohp(1);//bit2
	sys_ll_set_ana_reg9_hsldo_hp(0);//bit12
	//ronghui suggest ana0x49[1][2][10][12] 4bit at least 1bit = 1 when deepsleep,otherwise otp will not power on when wakeup
	sys_ll_set_ana_reg9_coreldo_hp(0);//bit1
}

static inline void sys_hal_clear_wakeup_source(void)
{
	aon_pmu_ll_set_r43_clr_wakeup(1);
	aon_pmu_ll_set_r43_clr_wakeup(0);
}

static inline void sys_hal_set_halt_config(pm_sleep_mode_e sleep_mode)
{

	if(sleep_mode == PM_MODE_LOW_VOLTAGE)
	{ /* sram0/1/2 + cache all retained for backup/restore and fast wake */
#if CONFIG_DEEP_LV
		aon_pmu_ll_set_r41_halt_lpo(0);
		aon_pmu_ll_set_r41_mem_ret_en(1);
#else
		aon_pmu_ll_set_r41_halt_lpo(1);//must set to 1 if support wifi/ble wakeup.cost 0.3uA
		aon_pmu_ll_set_r41_mem_ret_en(0);
#endif
	}
	else
	{
		aon_pmu_ll_set_r41_halt_lpo(0);
		aon_pmu_ll_set_r41_halt_sram0(1);
		aon_pmu_ll_set_r41_halt_sram1(1);
		aon_pmu_ll_set_r41_halt_sram2(1);
		aon_pmu_ll_set_r41_mem_ret_en(0);
		aon_pmu_ll_set_r41_halt_cache(1);
	}
}
static inline void sys_hal_power_on_and_select_rosc(pm_lpo_src_e lpo_src)
{
	volatile uint32_t count = PM_POWER_ON_ROSC_STABILITY_TIME;
	if((lpo_src == PM_LPO_SRC_ROSC)||(lpo_src == PM_LPO_SRC_DIVD))
	{
		if(sys_ll_get_ana_reg5_pwd_rosc_spi() != 0x0)
		{
			sys_ll_set_ana_reg5_pwd_rosc_spi(0x0);//power on rosc
			while(count--)//delay time for stability when power on rosc
			{
			}
		}

		if(aon_pmu_ll_get_r41_lpo_config() != PM_LPO_SRC_ROSC)
		{
			aon_pmu_ll_set_r41_lpo_config(PM_LPO_SRC_ROSC);
		}
	}
}
static inline void sys_hal_set_power_parameter(uint8_t sleep_mode)
{
	/*  r40[3:0]   wake1_delay = 0x1;
 	 *  r40[7:4]   wake2_delay = 0x1;
 	 *  r40[11:8]  wake3_delay = 0x1;
 	 *  r40[15:12] halt1_delay = 0x1;
 	 *  r40[19:16] halt2_delay = 0x1;
 	 *  r40[23:20] halt3_delay = 0x1;
 	 *  r40[24] halt_volt: deep = 0, lv = 1
 	 *  r40[25] halt_xtal = 1 //If LPO is 26M32K, halt_xtal = 0
 	 *  r40[26] halt_core: deep = 1, lv = 0
 	 *  r40[27] halt_flash = 1
 	 *  r40[28] halt_rosc = 0
 	 *  r40[29] halt_resten: deep = 0, lv = 1
 	 *  r40[30] halt_isolat = 1
 	 *  r40[31] halt_clkena = 0
 	 **/
	if ((sleep_mode == PM_MODE_DEEP_SLEEP)
					#if CONFIG_DEEP_LV
						|| (sleep_mode == PM_MODE_LOW_VOLTAGE)
					#endif
	)
	{
		#if CONFIG_SPE
		aon_pmu_ll_set_r40(0x4E1116EE);//using the external 32k , it need more wake delay time
		#else
		// OTP need more delay to recovery voltage
		aon_pmu_ll_set_r40(0x4E1116EE);
		#endif
	}
	else if (sleep_mode == PM_MODE_SUPER_DEEP_SLEEP)
	{
		#if CONFIG_SPE
		aon_pmu_ll_set_r40(0x5E1116EE);//using the external 32k , it need more wake delay time
		#else
		// OTP need more delay to recovery voltage
		aon_pmu_ll_set_r40(0x5E1116EE);
		#endif
	}
	else
	{
		uint32_t val;
		if (is_lpo_src_26m32k())//26m/32k
		{
			#if CONFIG_LV_FLASH_ENTER_LP_ENABLE
			val = (0x21111000
				|(PM_CURRENT_LOW_VOLTAGE_WAKEUP1_DELAY&0xF)
				|((PM_CURRENT_LOW_VOLTAGE_WAKEUP2_DELAY&0xF)<<4)
				|((PM_CURRENT_LOW_VOLTAGE_WAKEUP3_DELAY&0xF)<<8));
			#else
			val = (0x29111000
				|(PM_CURRENT_LOW_VOLTAGE_WAKEUP1_DELAY&0xF)
				|((PM_CURRENT_LOW_VOLTAGE_WAKEUP2_DELAY&0xF)<<4)
				|((PM_CURRENT_LOW_VOLTAGE_WAKEUP3_DELAY&0xF)<<8));
			#endif
		}
		else//external 32k and rosc
		{
			#if CONFIG_LV_FLASH_ENTER_LP_ENABLE
			val = (0x23111000
				|(PM_CURRENT_LOW_VOLTAGE_WAKEUP1_DELAY&0xF)
				|((PM_CURRENT_LOW_VOLTAGE_WAKEUP2_DELAY&0xF)<<4)
				|((PM_CURRENT_LOW_VOLTAGE_WAKEUP3_DELAY&0xF)<<8));
			#else
			val = (0x6B111000
				|(PM_CURRENT_LOW_VOLTAGE_WAKEUP1_DELAY&0xF)
				|((PM_CURRENT_LOW_VOLTAGE_WAKEUP2_DELAY&0xF)<<4)
				|((PM_CURRENT_LOW_VOLTAGE_WAKEUP3_DELAY&0xF)<<8));
			#endif
		}
		aon_pmu_ll_set_r40(val);
	}
}

static inline void sys_hal_set_sleep_condition(void)
{
	sys_ll_set_cpu_power_sleep_wakeup_sleep_en_need_cpu1_wfi(1);
	sys_ll_set_cpu_power_sleep_wakeup_sleep_en_global(1);
}

static inline void sys_hal_power_down_pd(volatile uint32_t *pd_reg_v)
{
	IF_LV_CTRL_PD() {
		uint32_t v = sys_ll_get_reserver_reg0x10_value();
		*pd_reg_v = v;

		/*config power domain*/
		v |= PD_DOWN_DOMAIN;

		/*config r41 bus wl,bl pw and iso*/
		sys_hal_set_halt_config(PM_MODE_LOW_VOLTAGE);

		#if CONFIG_DEEP_LV
		aon_pmu_ll_set_r42_value(0xF); /* pwd + isolate WL/BL for LV sleep */
		#else
		aon_pmu_ll_set_r42_pwd_wlppwd(0);
		#endif

		sys_ll_set_reserver_reg0x10_value(v);

		#if CONFIG_DEEP_LV
		/* cpu is off during lv-sleep */
		aon_pmu_ll_set_r3_shutdown_flag(0);
		#endif
	}
}

static inline void sys_hal_power_on_pd(volatile uint32_t v_sys_r10)
{
	IF_LV_CTRL_PD() {
		sys_ll_set_reserver_reg0x10_value(v_sys_r10);
	}
}

static inline void sys_hal_set_wakeup_source(void)
{
	aon_pmu_ll_set_r41_wakeup_ena(0x7f);
}

static inline void sys_hal_clear_wakeup_status(void)
{
	aon_pmu_ll_set_r43_clr_wakeup(1);
	aon_pmu_ll_set_r43_clr_wakeup(0);
}

#if !CONFIG_AON_PMU_REG0_REFACTOR_DEV
void sys_hal_gpio_state_switch(bool lock)
{
	/*pass aon_pmu_r0 to ana*/
	if (lock) {
		aon_pmu_ll_set_r0_gpio_sleep(1);
	} else {
		aon_pmu_ll_set_r0_gpio_sleep(0);
	}
	aon_pmu_ll_set_r25(0x424B55AA);
	aon_pmu_ll_set_r25(0xBDB4AA55);
}
#endif

static inline void sys_hal_set_low_voltage(pm_sleep_mode_e sleep_mode, volatile uint32_t *ana_r9, volatile uint32_t *core_low_voltage)
{
	sys_hal_enable_spi_latch();

	*ana_r9 = sys_ll_get_ana_reg9_value();
	*core_low_voltage = sys_ll_get_ana_reg10_vcorelsel();

	if (sleep_mode == PM_MODE_LOW_VOLTAGE)
	{
		sys_ll_set_ana_reg9_clk_sel(1);//bit0

		sys_ll_set_ana_reg9_t_vanaldosel(0);//tenglong20230417(need modify setting value)
		sys_ll_set_ana_reg9_r_vanaldosel(0);//tenglong20230417(need modify setting value)

		sys_ll_set_ana_reg10_vlden(1);//bit23//0x1: coreldo low voltage enable
		#if CONFIG_DIGLDO_LOW_VOLTAGE_ENABLE
		if(sys_ll_get_ana_reg10_vdd12lden() != 0x1)
		{
			sys_ll_set_ana_reg10_vdd12lden(1);//bit31//0x1: digldo low voltage enable
		}
		#else
		if(sys_ll_get_ana_reg10_vdd12lden() != 0x0)
		{
			sys_ll_set_ana_reg10_vdd12lden(0);//0x0: digldo low voltage disable
		}
		#endif
		sys_ll_set_ana_reg10_vlden(1);

		sys_ll_set_ana_reg9_valoldosel(PM_LOW_VOL_AON_LDO_SEL); //bit16
		//sys_ll_set_ana_reg9_aloldohp(0);//bit21

	#if CONFIG_LDO_SELF_LOW_POWER_MODE_ENA
		sys_ll_set_ana_reg9_clk_sel(0); //bit0 0:rosc 1:xtal 32k
		sys_ll_set_ana_reg9_coreldo_hp(0); //bit1 0:coreldo low power mode
		sys_ll_set_ana_reg9_dldohp(1); //bit2 0:dldo low power mode
		sys_ll_set_ana_reg9_aldohp(0); //bit10 0:aldohp low power mode
		sys_ll_set_ana_reg9_aloldohp(0); //bit21 0:aloldohp low power mode
	#endif

		//sys_ll_set_ana_reg12_enpowa(0); //bit13 0:bucka EA fast transient disable
	}
	else
	{
		sys_ll_set_ana_reg9_aldohp(0);//bit10
		timer_hal_early_delay_us_iram(10);
		//sys_ll_set_ana_reg9_aloldohp(0);//bit21
		sys_ll_set_ana_reg9_dldohp(1);//bit2  //for cpu off bootrom read otp
		timer_hal_early_delay_us_iram(10);
		sys_ll_set_ana_reg9_hsldo_hp(0);//bit12
		timer_hal_early_delay_us_iram(10);
		//ronghui suggest ana0x49[1][2][10][12] 4bit at least 1bit = 1 when deepsleep,otherwise otp will not power on when wakeup
		sys_ll_set_ana_reg9_coreldo_hp(0);//bit1
		timer_hal_early_delay_us_iram(10);
	}
	sys_hal_disable_spi_latch();
}


/*__IRAM_PM*/ void sys_hal_enter_deep_sleep(void *param)
{
	volatile uint32_t int_state1, int_state2, int_state3;
	uint32_t systick_ctrl_value = 0;
	pm_lpo_src_e lpo_src        = PM_LPO_SRC_ROSC;
	volatile uint32_t v_ana_r9, core_low_voltage;

	//workaround to fix that the BT wakesource cause deepsleep wakeup soon
	uint8_t wakesource_ena = aon_pmu_ll_get_r41_wakeup_ena();
	wakesource_ena &= ~BIT(WAKEUP_SOURCE_INT_BT);
	aon_pmu_ll_set_r41_wakeup_ena(wakesource_ena);

	portNVIC_INT_CTRL_REG |= portNVIC_SYSTICKCLR_BIT;
	systick_ctrl_value = portNVIC_SYSTICK_CTRL_REG;
	portNVIC_SYSTICK_CTRL_REG = 0;//disable the systick, avoid it affect the enter deepsleep

	int_state1 = sys_ll_get_cpu0_int_0_31_en_value();
	int_state2 = sys_ll_get_cpu0_int_32_63_en_value();
	int_state3 = sys_ll_get_cpu0_int_64_95_en_value();
	sys_ll_set_cpu0_int_0_31_en_value(0x0);
	sys_ll_set_cpu0_int_32_63_en_value(0x0);
	sys_ll_set_cpu0_int_64_95_en_value(0x0);
	__asm volatile( "nop" );
	__asm volatile( "nop" );
	__asm volatile( "nop" );
	__asm volatile( "nop" );
	__asm volatile( "nop" );

	/*confirm here hasn't external interrupt*/
	if(check_IRQ_pending()||(sys_ll_get_cpu0_int_0_31_status_value()||(sys_ll_get_cpu0_int_32_63_status_value()) || (sys_ll_get_cpu0_int_64_95_status_value()))||(portNVIC_INT_CTRL_REG&portNVIC_SYSTICKSET_BIT))
	{
		sys_ll_set_cpu0_int_0_31_en_value(int_state1);
		sys_ll_set_cpu0_int_32_63_en_value(int_state2);
		sys_ll_set_cpu0_int_64_95_en_value(int_state3);
		portNVIC_SYSTICK_CTRL_REG = systick_ctrl_value;
		return;
	}
	sys_hal_mask_cpu0_int();

	//sys_hal_gpio_state_sleep_default();

	sys_hal_set_core_26m();
	SYS_PM_HAL_CPU_BARRIER();
	sys_hal_set_flash_26m();
	SYS_PM_HAL_CPU_BARRIER();
	sys_hal_set_ram_low_speed();
	SYS_PM_HAL_CPU_BARRIER();
	extern void sys_hal_ctrl_vdddig_h_vol(uint8_t vol);
	sys_hal_ctrl_vdddig_h_vol(PM_VDDDIG_H_VOL_0V825);
	//bk_delay_us(10);
	SYS_PM_HAL_CPU_BARRIER();

	#if CONFIG_INT_WDT
	extern void close_wdt(void);
	close_wdt();

	#if CONFIG_SUPPORT_WWDT
    bk_wwdt_stop();
	#endif

	#if INT_AON_WDT
	bk_wdt_suspend();
	#endif

	#if CONFIG_TASK_WDT
	bk_task_wdt_stop();
	#endif

	#endif//CONFIG_INT_WDT

	lpo_src = aon_pmu_ll_get_r41_lpo_config();
	if((lpo_src == PM_LPO_SRC_ROSC)||(lpo_src == PM_LPO_SRC_DIVD))
	{
		sys_hal_power_on_and_select_rosc(lpo_src);
	}
	/* r42[0]=pwd_blppwd, r42[1]=pwd_wlppwd, r42[2]=blp_isolate, r42[3]=wlp_isolate.
	 * deep-sleep previously only powered down WL/BL (r42=0x3) without enabling the
	 * isolation cells, leaving a cross-domain leakage path. Match the LV path (r42=0xF)
	 * so the WiFi/BLE domain boundaries are isolated. Verifying whether this closes */
	aon_pmu_ll_set_r42_value(0xF);

	//sys_hal_clear_wakeup_status();
	sys_hal_set_sleep_condition();
	aon_pmu_ll_set_r0_memchk_bps(1);
	/* Bitfield write: must not clobber flash_remap_sel (R0 bit4). */
	aon_pmu_ll_set_r0_fast_boot(1);
	#if CONFIG_DEEP_LV
	aon_pmu_hal_set_dlv_startup(0);
	#endif
	if (param && *(uint8_t *)param) {
		sys_hal_set_halt_config(PM_MODE_SUPER_DEEP_SLEEP);
		sys_hal_set_power_parameter(PM_MODE_SUPER_DEEP_SLEEP);
	} else {
		 sys_hal_set_halt_config(PM_MODE_DEEP_SLEEP);
		 sys_hal_set_power_parameter(PM_MODE_DEEP_SLEEP);
		 //aon_pmu_ll_set_r2_otp_vdd_en(0);// close OTPLDO
	     #if CONFIG_GPIO_WAKEUP_SUPPORT
		extern bk_err_t gpio_enable_interrupt_mult_for_wake(void);
		gpio_enable_interrupt_mult_for_wake();
        #endif
		aon_pmu_ll_set_r41_gpio_func_ctrl_en(0);//disable second function for all gpios
	}
	if (!sys_hal_is_m55_core_power_down())
	{
		sys_hal_power_down_m55_core();
	}
#if !CONFIG_SPE
	/* ensfsdd enabling causes OTP read failed! */
	sys_ll_set_ana_reg10_ensfsdd(0);
#endif
	sys_hal_set_low_voltage(PM_MODE_DEEP_SLEEP, &v_ana_r9, &core_low_voltage);
	SYS_PM_HAL_CPU_BARRIER();

	SYS_PM_HAL_CPU_BARRIER();
	#if CONFIG_PM_AP_SRAM_POWER_CTRL
	sys_hal_config_ap_sram_power_down();
	#endif
	sys_hal_enable_spi_latch();

	/*power optimization*/
	if(sys_ll_get_ana_reg14_enpsram() != 0x0)
	{
		sys_ll_set_ana_reg14_enpsram(0x0);
	}

	if(sys_ll_get_ana_reg14_en_alo2corepsw() != 0)
	{
		sys_ll_set_ana_reg14_en_alo2corepsw(0);
		bk_delay_us(10);
	}

	if(sys_ll_get_ana_reg12_enpowa() != 0x0)
	{
		sys_ll_set_ana_reg12_enpowa(0x0);
		bk_delay_us(10);
	}
	if(sys_ll_get_ana_reg12_ampoen() != 0x0)
	{
		sys_ll_set_ana_reg12_ampoen(0x0);
		bk_delay_us(10);
	}
	/*buffer low power*/
	if(sys_ll_get_ana_reg13_denburst() != 0x0)
	{
		sys_ll_set_ana_reg13_denburst(0x0);//buckD burst disable
		bk_delay_us(10);
	}

	if(sys_ll_get_ana_reg12_aenburst() != 0x0)
	{
		sys_ll_set_ana_reg12_aenburst(0x0);//buckA burst disable
		bk_delay_us(10);
	}
	sys_hal_disable_spi_latch();

	#if CONFIG_CKMN
	bk_ckmn_power_down_for_sleep();
	#endif

	if (param && *(uint8_t *)param)
	{
		#if CONFIG_AON_PMU_REG0_REFACTOR_DEV
		aon_pmu_hal_set_gpio_sleep(1, false);
		aon_pmu_hal_r0_latch_to_r7b();
		#else
		sys_hal_gpio_state_switch(true);
		#endif
		aon_pmu_ll_set_r3_shutdown_flag(1);
		sys_ll_set_ana_reg11_sd(1);//shutdown directly
		SYS_PM_HAL_CPU_BARRIER();
		/*-----enter deep sleep-------*/
		arch_deep_sleep();
	}
	else
	{
		sys_hal_enable_spi_latch();

		#if 1//CONFIG_AON_PMU_REG0_REFACTOR_DEV
		aon_pmu_hal_r0_latch_to_r7b();
		#endif
		aon_pmu_ll_set_r40_halt_volt(1);

		sys_hal_disable_hf_clock();
		bk_delay_us(10);
		if(sys_ll_get_ana_reg5_en_cb() != 0)
		{
			sys_ll_set_ana_reg5_en_cb(0);
			bk_delay_us(10);
		}
		//arch_icache_invd_all();
		timer_hal_early_delay_us_iram(100);
		sys_hal_enable_spi_latch();
		bk_delay_us(10);
		sys_ll_set_ana_reg9_valoldosel(PM_DEEP_SLEEP_AON_LDO_SEL);
		bk_delay_us(10);
		if(sys_ll_get_ana_reg9_valoldosel() != PM_DEEP_SLEEP_AON_LDO_SEL)
		{
			sys_ll_set_ana_reg9_valoldosel(PM_DEEP_SLEEP_AON_LDO_SEL);
			bk_delay_us(10);
		}
		sys_hal_disable_spi_latch();
		bk_delay_us(10);
		SYS_PM_HAL_CPU_BARRIER();
		/*-----enter deep sleep-------*/
		arch_deep_sleep();
	}

}
static inline void sys_hal_restore_voltage(volatile uint32_t ana_r8, volatile uint32_t core_low_voltage)
{
	sys_hal_enable_spi_latch();
	sys_ll_set_ana_reg8_value(ana_r8);
	sys_hal_disable_spi_latch();
}

static void sys_hal_delay(volatile uint32_t times)
{
        while(times--);
}

void sys_hal_exit_low_voltage(void)
{
}

uint64_t sys_hal_get_exit_low_voltage_tick(void)
{
	return low_voltage_exit_tick;
}

__IRAM_SEC void sys_hal_set_exit_low_voltage_tick(uint64_t tick)
{
	low_voltage_exit_tick= tick;
}

inline uint64_t sys_hal_get_low_voltage_sleep_duration_us(void)
{
	return low_voltage_sleep_duration_us;
}

inline void sys_hal_set_low_voltage_sleep_duration_us(uint64_t sleep_duration)
{
	low_voltage_sleep_duration_us= sleep_duration;
}

inline uint64_t sys_hal_get_low_voltage_wakeup_time_us(void)
{
	return low_voltage_wakeup_time_us;
}

__IRAM_SEC inline void sys_hal_set_low_voltage_wakeup_time_us(uint64_t wakeup_time)
{
	low_voltage_wakeup_time_us = wakeup_time;
}

static inline void sys_hal_lv_set_buck(void)
{
	if (sys_ll_get_ana_reg12_aldosel() == 0) {
		sys_ll_set_ana_reg12_aforcepfm(1);//tenglong20230417 modify buck mode(increase buck effect)
		sys_ll_set_ana_reg13_dforcepfm(1);//tenglong20230417
	}
}

static inline void sys_hal_lv_restore_buck(void)
{
	if (sys_ll_get_ana_reg12_aldosel() == 0) {
		sys_ll_set_ana_reg12_aforcepfm(0);//tenglong20230417
		sys_ll_set_ana_reg13_dforcepfm(0);//tenglong20230417
	}
}

#if CONFIG_OTA_POSITION_INDEPENDENT_AB || CONFIG_DIRECT_XIP
//when enter lowvoltage need backup related flash information.
static inline void flash_ab_info_backup(flash_ab_reg_t *p_flash_ab_reg)
{
	if(!p_flash_ab_reg)
	{
		return;
	}

	p_flash_ab_reg->offset_addr_begin_val = REG_READ(FLASH_BASE_ADDRESS + FLASH_OFFSET_ADDR_BEGIN*4);
	p_flash_ab_reg->offset_addr_end_val = REG_READ(FLASH_BASE_ADDRESS + FLASH_OFFSET_ADDR_END*4);
	p_flash_ab_reg->flash_addr_offset_val = REG_READ(FLASH_BASE_ADDRESS + FLASH_ADDR_OFFSET*4);
	p_flash_ab_reg->flash_offset_enable_val = (REG_READ(FLASH_BASE_ADDRESS + FLASH_OFFSET_ENABLE*4) & 0x1);
}

//when exit lowvoltage need restore related flash information.
static inline void flash_ab_info_restore(flash_ab_reg_t *p_flash_ab_reg)
{
	if(!p_flash_ab_reg)
	{
		return;
	}

	REG_WRITE((FLASH_BASE_ADDRESS + FLASH_OFFSET_ADDR_BEGIN*4), p_flash_ab_reg->offset_addr_begin_val);
	REG_WRITE((FLASH_BASE_ADDRESS + FLASH_OFFSET_ADDR_END*4), p_flash_ab_reg->offset_addr_end_val);
	REG_WRITE((FLASH_BASE_ADDRESS + FLASH_ADDR_OFFSET*4), p_flash_ab_reg->flash_addr_offset_val);
	REG_WRITE((FLASH_BASE_ADDRESS + FLASH_OFFSET_ENABLE*4), p_flash_ab_reg->flash_offset_enable_val);
}
#endif

#if CONFIG_DEEP_LV
static uint32_t s_sys_saved_regs[18] = {0};
static uint32_t s_sys_ana_regs[32] = {0};
static uint32_t s_mailbox_saved_regs[0x59] = {0};
__IRAM_PM void sys_hal_mailbox_regs_backup(void);
__IRAM_PM void sys_hal_mailbox_regs_restore(void);
//static uint32_t s_saved_sram[4] = {0};

__IRAM_PM static void _deep_lv_enter_(void)
{
	__asm volatile
	(
		" .syntax unified           \n"
		#if !CONFIG_SPE
		" mrs r0, basepri           \n" /* Preserve the FreeRTOS critical-section mask. */
		" movs r1, #0               \n"
		" msr basepri, r1           \n" /* Allow the Non-secure SVC to activate when AIRCR.PRIS=1. */
		#endif
		" cpsie i                   \n" /* Globally enable interrupts. */
		" cpsie f                   \n"
		" dsb                       \n"
		" isb                       \n"
		" svc %0                    \n"
		#if !CONFIG_SPE
		" msr basepri, r0           \n" /* Restore the caller's interrupt mask after SVC return. */
		" dsb                       \n"
		" isb                       \n"
		#endif
		" nop                       \n"
		"                           \n"
		::"i"(portSVC_DEEP_LV_ENTER):
		#if !CONFIG_SPE
		"r0", "r1",
		#endif
		"memory"
	);
}

__IRAM_PM void sys_hal_deep_lv_enter(void)
{
	_deep_lv_enter_();
	__asm volatile
	(
		" .syntax unified           \n"
		" nop                       \n"
	);
}

__IRAM_PM void sys_hal_regs_save(void)
{
	s_sys_saved_regs[0] = sys_ll_get_cpu_clk_div_mode1_value(); // reg_0x8
	s_sys_saved_regs[1] = sys_ll_get_cpu_clk_div_mode2_value(); // reg_0x9
	s_sys_saved_regs[2] = sys_ll_get_cpu_clk_div_mode3_value(); // reg_0xa
	s_sys_saved_regs[3] = sys_ll_get_cpu_anaspi_freq_value(); // reg_0xb
	s_sys_saved_regs[4] = sys_ll_get_cpu_device_clk_enable_value(); // reg_0xc
	s_sys_saved_regs[5] = sys_ll_get_reserver_reg0xd_value(); //reg 0xd
	s_sys_saved_regs[6] = sys_ll_get_reserver_reg0xf_value(); // reg_0xf
	s_sys_saved_regs[7] = sys_ll_get_reserver_reg0x10_value(); // reg_0x10
	s_sys_saved_regs[8] = sys_ll_get_cpu_power_sleep_wakeup_value(); // reg_0x11
	s_sys_saved_regs[9] = sys_ll_get_cpu0_int_0_31_en_value(); // reg_0x14
	s_sys_saved_regs[10] = sys_ll_get_cpu0_int_32_63_en_value(); // reg_0x15
	s_sys_saved_regs[11] = sys_ll_get_cpu0_int_64_95_en_value(); // reg_0x16
	s_sys_saved_regs[12] = sys_ll_get_cpu1_int_0_31_en_value(); // reg_0x17
	s_sys_saved_regs[13] = sys_ll_get_cpu1_int_32_63_en_value(); // reg_0x18
	s_sys_saved_regs[14] = sys_ll_get_cpu1_int_64_95_en_value(); // reg_0x19
	s_sys_saved_regs[15] = sys_ll_get_m55sub_int_0_31_en_value(); // reg_0x1a
	s_sys_saved_regs[16] = sys_ll_get_m55sub_int_32_63_en_value(); // reg_0x1b
	s_sys_saved_regs[17] = sys_ll_get_m55sub_int_64_95_en_value(); // reg_0x1c

	for (uint32_t i = 0; i < 32; i++) {
		s_sys_ana_regs[i] = sys_hal_analog_get(ANALOG_REG0 + i);
	}

}

__IRAM_PM void sys_hal_mailbox_regs_backup(void)
{
	static const uint8_t s_mailbox_backup_start[] = {0x10, 0x20, 0x30, 0x40, 0x50};

	s_mailbox_saved_regs[0x2] = REG_READ(SOC_MBOX0_REG_BASE + (0x2 << 2));

	for (uint32_t i = 0; i < sizeof(s_mailbox_backup_start) / sizeof(s_mailbox_backup_start[0]); i++) {
		uint32_t start = s_mailbox_backup_start[i];
		uint32_t end = start + 0x8;

		for (uint32_t reg_idx = start; reg_idx <= end; reg_idx++) {
			s_mailbox_saved_regs[reg_idx] = REG_READ(SOC_MBOX0_REG_BASE + (reg_idx << 2));
		}
	}
}

void sys_hal_mailbox_saved_regs_dump(void)
{
	return;
	static const uint8_t s_mailbox_dump_start[] = {0x10, 0x20, 0x30, 0x40, 0x50};

	PM_HAL_LOGD("mailbox backup regs dump start\r\n");
	PM_HAL_LOGD("mbox reg[0x02]=0x%08x\r\n", s_mailbox_saved_regs[0x2]);
	for (uint32_t i = 0; i < sizeof(s_mailbox_dump_start) / sizeof(s_mailbox_dump_start[0]); i++) {
		uint32_t start = s_mailbox_dump_start[i];
		uint32_t end = start + 0x8;

		for (uint32_t reg_idx = start; reg_idx <= end; reg_idx++) {
			PM_HAL_LOGD("mbox reg[0x%02x]=0x%08x\r\n", reg_idx, s_mailbox_saved_regs[reg_idx]);
		}
	}
	PM_HAL_LOGD("mailbox backup regs dump end\r\n");
}

__IRAM_PM void sys_hal_mailbox_regs_restore(void)
{
	static const uint8_t s_mailbox_restore_start[] = {0x10, 0x20, 0x30, 0x40, 0x50};
	uint32_t mailbox_reg_0x2 = REG_READ(SOC_MBOX0_REG_BASE + (0x2 << 2));
	uint32_t mailbox_saved_reg_0x2 = s_mailbox_saved_regs[0x2];

	/* clear bit0 of reg_0x2 before restoring mailbox registers */
	mailbox_reg_0x2 &= ~BIT(0);
	REG_WRITE(SOC_MBOX0_REG_BASE + (0x2 << 2), mailbox_reg_0x2);

	mailbox_reg_0x2 |= BIT(0);
	REG_WRITE(SOC_MBOX0_REG_BASE + (0x2 << 2), mailbox_reg_0x2);

	for (uint32_t i = 0; i < sizeof(s_mailbox_restore_start) / sizeof(s_mailbox_restore_start[0]); i++) {
		uint32_t start = s_mailbox_restore_start[i];
		uint32_t end = start + 0x4; /* only restore writable regs, skip RO status/data regs */

		for (uint32_t reg_idx = start; reg_idx <= end; reg_idx++) {
			uint32_t reg_val = s_mailbox_saved_regs[reg_idx];

			/* wrerr/rderr/wrfull bits are W1C in reg_x0 */
			if ((reg_idx == 0x10) || (reg_idx == 0x20) || (reg_idx == 0x30) || (reg_idx == 0x40) || (reg_idx == 0x50)) {
				reg_val &= ~(0x7 << 16);
			}

			REG_WRITE(SOC_MBOX0_REG_BASE + (reg_idx << 2), reg_val);
		}
	}

	/* restore reg_0x2 from backup value */
	REG_WRITE(SOC_MBOX0_REG_BASE + (0x2 << 2), mailbox_saved_reg_0x2);
}

__IRAM_PM void sys_hal_regs_digital_restore(void)
{
	sys_ll_set_reserver_reg0xd_value(s_sys_saved_regs[5]); //reg 0xd

	/*
	 * Restore only the non-core/non-flash fields in reg_0x8 here. Core and
	 * flash stay at their safe wake frequencies until voltage and RAM timing
	 * are ready, then their dedicated ordered restore functions update them.
	 */
	uint32_t clk_mode1 = sys_ll_get_cpu_clk_div_mode1_value();
	uint32_t freq_fields = PM_CPU_CLKSEL_CORE_MASK | PM_CPU_CLKDIV_CORE_MASK |
		PM_FLASH_CLK_FIELDS_MASK;
	uint32_t restored_clk_mode1 = (s_sys_saved_regs[0] & ~freq_fields) |
		(clk_mode1 & freq_fields);
	sys_ll_set_cpu_clk_div_mode1_value(restored_clk_mode1); // reg_0x8
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//18
	PM_GPIO_DOWN(37);
	#endif
	sys_ll_set_cpu_clk_div_mode2_value(s_sys_saved_regs[1]); // reg_0x9
	sys_ll_set_cpu_clk_div_mode3_value(s_sys_saved_regs[2]); // reg_0xa
	sys_ll_set_cpu_anaspi_freq_value(s_sys_saved_regs[3]); // reg_0xb
	sys_ll_set_cpu_device_clk_enable_value(s_sys_saved_regs[4]); // reg_0xc
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//19
	PM_GPIO_DOWN(37);
	#endif
	sys_ll_set_reserver_reg0xf_value(s_sys_saved_regs[6]); // reg_0xf
	//sys_ll_set_reserver_reg0x10_value(s_sys_saved_regs[7]); // reg_0x10
	sys_ll_set_cpu_power_sleep_wakeup_value(s_sys_saved_regs[8]); // reg_0x11
	/* CPU0 interrupt enables are restored once, at the end of wakeup. */
	// sys_ll_set_cpu1_int_0_31_en_value(s_sys_saved_regs[12]); // reg_0x17
	// sys_ll_set_cpu1_int_32_63_en_value(s_sys_saved_regs[13]); // reg_0x18
	// sys_ll_set_cpu1_int_64_95_en_value(s_sys_saved_regs[14]); // reg_0x19
	// sys_ll_set_m55sub_int_0_31_en_value(s_sys_saved_regs[15]); // reg_0x1a
	// sys_ll_set_m55sub_int_32_63_en_value(s_sys_saved_regs[16]); // reg_0x1b
	// sys_ll_set_m55sub_int_64_95_en_value(s_sys_saved_regs[17]); // reg_0x1c
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//20
	PM_GPIO_DOWN(37);
	#endif
	sys_hal_mailbox_regs_restore();
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//21
	PM_GPIO_DOWN(37);
	#endif
}
__IRAM_PM void sys_hal_regs_analog_restore(void)
{
	sys_hal_enable_spi_latch();
	/* restore analog regs */
	for (uint32_t i = 0; i < 32; i++) {
		if (( i == 0)||( i == 3)||( i == 5)||( i == 7)||( i == 8)||( i == 10)||( i == 11)||( i == 12)||( i == 13)||( i == 14))
			continue;
		sys_hal_analog_set(ANALOG_REG0 + i, s_sys_ana_regs[i]);
	}
	sys_hal_disable_spi_latch();

}
#endif

__IRAM_PM void sys_hal_wifi_enter_sleep_status_set(uint32_t status)
{
	s_wifi_enter_sleep_status = status;
}

__IRAM_PM uint32_t sys_hal_wifi_enter_sleep_status_get(void)
{
	return s_wifi_enter_sleep_status;
}

__IRAM_PM void sys_hal_enter_low_voltage(void)
{
	volatile uint32_t int_state1, int_state2, int_state3;
	volatile uint8_t cksel_core = 0, clkdiv_core = 0, clkdiv_bus = 0;
	volatile uint8_t cksel_flash = 0, clkdiv_flash = 0;
	volatile uint32_t core_low_voltage;
	volatile uint32_t systick_ctrl_value    = 0;
	volatile uint32_t cur_vol               = 0;
	volatile uint32_t v_ana_r9              = 0;
	volatile uint32_t hf_reg_v              = 0;
	bool dpll_fallback_needed               = false;
#if CONFIG_OPTIMIZE_AON_CURRENT
	volatile uint32_t valoldosel            = 0;
  	//volatile uint8_t  ustep                 = 0;
#endif
#if CONFIG_DEEP_LV && CONFIG_DEEP_LV_DEBUG_LOG
	volatile uint32_t valoldosel_after_sleep_set = 0;
	volatile uint32_t valoldosel_after_ramp = 0;
	volatile uint32_t valoldosel_after_ana_restore = 0;
#endif
	//uint32_t violdosel             = 0;

#if CONFIG_DEEP_LV
	pm_lpo_src_e lpo_src           = PM_LPO_SRC_ROSC;
	volatile uint32_t dpll_retained_band = 0;
#endif

#if CONFIG_OTA_POSITION_INDEPENDENT_AB || CONFIG_DIRECT_XIP
	flash_ab_reg_t  ab_flash_reg   = {0};
#endif
	portNVIC_INT_CTRL_REG |= portNVIC_SYSTICKCLR_BIT;
	systick_ctrl_value = portNVIC_SYSTICK_CTRL_REG;
	portNVIC_SYSTICK_LOAD_REG = PM_EXIT_LOWVOL_SYSTICK_RELOAD_TIME;
	portNVIC_SYSTICK_CTRL_REG = 0;//disable the systick, avoid it affect the enter low voltage sleep

	int_state1 = sys_ll_get_cpu0_int_0_31_en_value();
	int_state2 = sys_ll_get_cpu0_int_32_63_en_value();
	int_state3 = sys_ll_get_cpu0_int_64_95_en_value();
	sys_ll_set_cpu0_int_0_31_en_value(0x0);
	sys_ll_set_cpu0_int_32_63_en_value(0x0);
	sys_ll_set_cpu0_int_64_95_en_value(0x0);
	if(check_IRQ_pending()||(sys_ll_get_cpu0_int_0_31_status_value()||(sys_ll_get_cpu0_int_32_63_status_value()) || (sys_ll_get_cpu0_int_64_95_status_value()))||(portNVIC_INT_CTRL_REG&portNVIC_SYSTICKSET_BIT) ||(sys_hal_wifi_enter_sleep_status_get()))
	{
		sys_ll_set_cpu0_int_0_31_en_value(int_state1);
		sys_ll_set_cpu0_int_32_63_en_value(int_state2);
		sys_ll_set_cpu0_int_64_95_en_value(int_state3);
		portNVIC_SYSTICK_CTRL_REG = systick_ctrl_value;
		return;
	}

	portNVIC_SYSTICK_LOAD_REG = PM_EXIT_LOWVOL_SYSTICK_RELOAD_TIME;

// PM_GPIO_UP(36);//1
// PM_GPIO_DOWN(36);
	sys_hal_mask_cpu0_int();
#if CONFIG_GPIO_WAKEUP_SUPPORT
	extern bk_err_t gpio_enable_interrupt_mult_for_wake(void);
	gpio_enable_interrupt_mult_for_wake();
#endif
	bk_pm_module_lv_sleep_state_set();
	bk_pm_sleep_wakeup_reason_clear();

	#if CONFIG_DEEP_LV_DEBUG_LOG
	sys_hal_lv_aon_snap_pre_record();
	#endif//CONFIG_DEEP_LV_DEBUG_LOG

	/*
	 * Complete non-destructive state collection while CPU/flash are still at
	 * their normal frequencies.  After this point only the low-power commit
	 * sequence remains, so no abort path needs these states restored.
	 */
	#if CONFIG_OPTIMIZE_AON_CURRENT
	valoldosel = sys_ll_get_ana_reg9_valoldosel();
	#endif
	#if CONFIG_DEEP_LV
	lpo_src = aon_pmu_ll_get_r41_lpo_config();
	dpll_retained_band = aon_pmu_ll_get_r7d_dpll_band();
	#endif
	cur_vol = sys_ll_get_ana_reg10_vcorehsel();

	uint32_t pwd_cpu1 = sys_ll_get_reserver_reg0x10_pwd_cpu1();
	uint32_t pwd_vehp = sys_ll_get_reserver_reg0x10_pwd_vehp();
	uint32_t pwd_wrls = sys_ll_get_reserver_reg0x10_pwd_wrls();
	uint32_t rom_pgen = sys_ll_get_reserver_reg0x10_rom_pgen();

	#if CONFIG_OTA_POSITION_INDEPENDENT_AB || CONFIG_DIRECT_XIP
	flash_ab_info_backup(&ab_flash_reg);
	#endif

	#if CONFIG_INT_WDT
	extern void close_wdt(void);
	close_wdt();

	#if CONFIG_SUPPORT_WWDT
	bk_wwdt_stop();
	#endif

	#if INT_AON_WDT
	bk_wdt_suspend();
	#endif

	#if CONFIG_TASK_WDT
	bk_task_wdt_stop();
	#endif
	#endif

	sys_hal_backup_set_core_26m(&cksel_core, &clkdiv_core, &clkdiv_bus);
	SYS_PM_HAL_CPU_BARRIER();

	sys_hal_backup_set_flash_26m(&cksel_flash, &clkdiv_flash);
	SYS_PM_HAL_CPU_BARRIER();

	sys_hal_set_ram_low_speed();
	SYS_PM_HAL_CPU_BARRIER();
	// PM_GPIO_UP(36);//2
	// PM_GPIO_DOWN(36);
	extern void sys_hal_ctrl_vdddig_h_vol(uint8_t vol);
	sys_hal_ctrl_vdddig_h_vol(PM_VDDDIG_H_VOL_0V825);
	SYS_PM_HAL_CPU_BARRIER();

	sys_ll_set_cpu_anaspi_freq_anaspi_freq(0);//(CPU FREQ /2)/(1+0)=13M

// PM_GPIO_UP(36);//3
// PM_GPIO_DOWN(36);

#if !CONFIG_DEEP_LV
#if CONFIG_SPE
	sys_ll_set_cpu0_int_32_63_en_cpu0_gpio_s_int_en(0x1);
#else
	//enable gpio ns interrupt
	sys_hal_enable_hsu_int();
#endif
	sys_ll_set_cpu0_int_32_63_en_cpu0_rtc_int_en(0x1);
	sys_ll_set_cpu0_int_32_63_en_cpu0_touched_int_en(0x1);
#endif

	sys_hal_set_power_parameter(PM_MODE_LOW_VOLTAGE);
	sys_hal_set_sleep_condition();
	// PM_GPIO_UP(36);//4
	// PM_GPIO_DOWN(36);
	
	#if CONFIG_DEEP_LV
	volatile uint32_t v_sys_r10    = 0;
	sys_hal_power_down_pd(&v_sys_r10);
	if(lpo_src == PM_LPO_SRC_ROSC)
	{
		sys_hal_power_on_and_select_rosc(lpo_src);
	}

	#if CONFIG_SPE
	//bool otp_vdd = aon_pmu_ll_get_r2_otp_vdd_en();
	//aon_pmu_ll_set_r2_otp_vdd_en(0);// close OTPLDO, 1.5uA decrease
	#endif
	sys_ll_set_ana_reg42_dslep_disable(0x1);//0x1: otp not power down when sleep; 0x0: otp power down when sleep;
	// PM_GPIO_UP(36);//5
	// PM_GPIO_DOWN(36);
	uint32_t v_ana_r0 = sys_ll_get_ana_reg0_value();
	uint32_t v_ana_r2 = sys_ll_get_ana_reg2_value();
	uint32_t v_ana_r3 = sys_ll_get_ana_reg3_value();
	uint32_t v_ana_r4 = sys_ll_get_ana_reg4_value();
	uint32_t v_ana_r5 = sys_ll_get_ana_reg5_value();
	uint32_t v_ana_r7 = sys_ll_get_ana_reg7_value();
	uint32_t v_ana_r8 = sys_ll_get_ana_reg8_value();
	v_ana_r9          = sys_ll_get_ana_reg9_value();
	uint32_t v_ana_r16 = sys_ll_get_ana_reg16_value();
	uint32_t v_ana_r19 = sys_ll_get_ana_reg19_value();

	uint32_t v_ana_r10 = sys_ll_get_ana_reg10_value();
	uint32_t v_ana_r11 = sys_ll_get_ana_reg11_value();
	uint32_t v_ana_r12 = sys_ll_get_ana_reg12_value();
	uint32_t v_ana_r13 = sys_ll_get_ana_reg13_value();
	uint32_t v_ana_r14 = sys_ll_get_ana_reg14_value();
	#endif

	#if CONFIG_PM_AP_FAST_BOOT_ENABLE
	sys_hal_keep_ap_sram_power_on();
	#elif CONFIG_PM_AP_SRAM_POWER_CTRL
	sys_hal_config_ap_sram_power_down();
	#endif
	#if CONFIG_DEEP_LV
	sys_hal_set_low_voltage(PM_MODE_DEEP_SLEEP, &v_ana_r9, &core_low_voltage);
	#else
	sys_hal_set_low_voltage(PM_MODE_LOW_VOLTAGE, &v_ana_r9, &core_low_voltage);
	#endif
	SYS_PM_HAL_CPU_BARRIER();

#if CONFIG_OPTIMIZE_AON_CURRENT
	v_ana_r9 = (v_ana_r9 & ~PM_ANA_REG9_VALOLDOSEL_MASK) |
		((valoldosel & 0x7u) << PM_ANA_REG9_VALOLDOSEL_POS);
#endif
// PM_GPIO_UP(36);//6
// PM_GPIO_DOWN(36);

	sys_hal_enable_spi_latch();

	#if CONFIG_PSRAM_POWER_DOMAIN_LV_DISABLE && !CONFIG_PSRAM_DATA_RETENTION_ENABLE
	uint32_t psram_state = sys_ll_get_ana_reg14_enpsram();
	if(psram_state != 0x0)
	{
		sys_ll_set_ana_reg14_enpsram(0x0);//the psram power domain need the app enable again
	}
	#endif

	#if CONFIG_DEEP_LV
	/*power optimization*/
	if(sys_ll_get_ana_reg14_en_alo2corepsw() != 0)
	{
		sys_ll_set_ana_reg14_en_alo2corepsw(0);
		timer_hal_early_delay_us_iram(10);
	}

	if(sys_ll_get_ana_reg12_enpowa() != 0x0)
	{
		sys_ll_set_ana_reg12_enpowa(0x0);
		timer_hal_early_delay_us_iram(10);
	}
	if(sys_ll_get_ana_reg12_ampoen() != 0x0)
	{
		sys_ll_set_ana_reg12_ampoen(0x0);
		timer_hal_early_delay_us_iram(10);
	}

	if(sys_ll_get_ana_reg13_denburst() != 0x0)
	{
		sys_ll_set_ana_reg13_denburst(0x0);//buckD burst disable
		timer_hal_early_delay_us_iram(10);
	}

	if(sys_ll_get_ana_reg12_aenburst() != 0x0)
	{
		sys_ll_set_ana_reg12_aenburst(0x0);//buckA burst disable
		timer_hal_early_delay_us_iram(10);
	}
	#else //CONFIG_DEEP_LV
	/*low voltage power optimization*/
	if(sys_ll_get_ana_reg12_enpowa() != 0x1)
	{
		sys_ll_set_ana_reg12_enpowa(0x1);
	}

	if(sys_ll_get_ana_reg13_denburst() != 0x1)
	{
		sys_ll_set_ana_reg13_denburst(0x1);//buckD burst enable
	}

	if(sys_ll_get_ana_reg12_aenburst() != 0x1)
	{
		sys_ll_set_ana_reg12_aenburst(0x1);//buckA burst enable
	}
	sys_ll_set_ana_reg12_enpowa(0x0);
	#endif//CONFIG_DEEP_LV
	// PM_GPIO_UP(36);//7
	// PM_GPIO_DOWN(36);
	sys_hal_disable_spi_latch();

	uint64_t before = bk_aon_rtc_get_us();
/*----enter low voltage sleep-------*/
#if CONFIG_DEEP_LV
//PM_GPIO_DOWN(38);
	sys_hal_regs_save();
	#if CONFIG_CKMN
	bk_ckmn_sleep_regs_backup();
	bk_ckmn_power_down_for_sleep();
	#endif//CONFIG_CKMN

	sys_hal_lv_deep_sleep_enter_clear();

	aon_pmu_hal_backup();

	if (!sys_hal_is_m55_core_power_down())
	{
		sys_hal_power_down_m55_core();
	}
	// PM_GPIO_UP(36);//8
	// PM_GPIO_DOWN(36);
	sys_hal_deep_lv_enter();
	__NOP();
	if (aon_pmu_hal_get_dlv_startup_iram())
	{
		aon_pmu_ll_set_r42_value(0xF);

		#if CONFIG_CKMN
		bk_ckmn_power_down_for_sleep();
		#endif //CONFIG_CKMN

		sys_hal_lv_deep_sleep_enter_set();
		// PM_GPIO_UP(36);//9
		// PM_GPIO_DOWN(36);
		#if CONFIG_PM_CP_DEEP_LV_SRAM_CHECK
		sys_pm_hal_sram_crc_save();
		#endif
		#if CONFIG_SPE
		/* Capture the repaired words while the repair is still in effect; only
		 * register writes happen between here and arch_deep_sleep(). */
		sys_hal_mem_check_bad_point_value_save();
		#endif
		/*disable hf clock*/

		/* Keep a single spi_latch session across disable_hf_clock so the AON LDO
		 * write below is latched into the 1V domain and does NOT rely on the
		 * already-gated ANA-SPI serial clock. The physical voltage only drops on
		 * the spi_latch1v falling edge (disable_spi_latch), which is the last op
		 * before arch_deep_sleep() - no SRAM/flash access happens after it. */
		sys_hal_enable_spi_latch();
		aon_pmu_hal_r0_latch_to_r7b();
		#if CONFIG_PSRAM_DATA_RETENTION_ENABLE
		/* Keep the main voltage in its normal mode while halted. Lowering it
		 * makes the internal PSRAM LDO fall below the retention voltage. */
		aon_pmu_ll_set_r40_halt_volt(0);
		#else
		aon_pmu_ll_set_r40_halt_volt(1);
		#endif

		hf_reg_v = sys_hal_disable_hf_clock();
		timer_hal_early_delay_us_iram(10);
		if(sys_ll_get_ana_reg5_en_cb() != 0)
		{
			sys_ll_set_ana_reg5_en_cb(0);
			timer_hal_early_delay_us_iram(10);
		}
		// PM_GPIO_UP(36);//12
		// PM_GPIO_DOWN(36);

		sys_ll_set_ana_reg9_valoldosel(PM_LOW_VOL_AON_LDO_SEL);
		timer_hal_early_delay_us_iram(10);
		if(sys_ll_get_ana_reg9_valoldosel() != PM_LOW_VOL_AON_LDO_SEL)
		{
			sys_ll_set_ana_reg9_valoldosel(PM_LOW_VOL_AON_LDO_SEL);
			timer_hal_early_delay_us_iram(10);
		}

		#if CONFIG_DEEP_LV_DEBUG_LOG
		sys_hal_lv_aon_snap_at_sleep_record();
		#endif//CONFIG_DEEP_LV_DEBUG_LOG
		// PM_GPIO_UP(36);//13
		// PM_GPIO_DOWN(36);
		sys_hal_disable_spi_latch();
		SYS_PM_HAL_CPU_BARRIER();
		/*enter deep sleep*/
		arch_deep_sleep();
	}
#else//CONFIG_DEEP_LV
	#if CONFIG_DEEP_LV_DEBUG_LOG
	sys_hal_lv_aon_snap_pre_record();
	#endif
	#if CONFIG_LV_FLASH_ENTER_LP_ENABLE
	bk_flash_enter_deep_sleep();
	#endif
#if CONFIG_PM_CP_DEEP_LV_SRAM_CHECK
	sys_pm_hal_sram_crc_save();
#endif
	arch_deep_sleep();
#endif//CONFIG_DEEP_LV
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//4
	PM_GPIO_DOWN(37);
	#endif

#if CONFIG_OTA_POSITION_INDEPENDENT_AB || CONFIG_DIRECT_XIP
	flash_ab_info_restore(&ab_flash_reg);
#endif

/*--------------------wake up---------------------*/
	#if CONFIG_DEEP_LV
	timer_hal_us_init();
	#endif
	sys_ll_set_cpu_anaspi_freq_anaspi_freq(0);//(CPU FREQ /2)/(1+0)=13M

	uint64_t current = bk_aon_rtc_get_us();
	sys_hal_set_low_voltage_sleep_duration_us(current - before);
	#if CONFIG_LV_FLASH_ENTER_LP_ENABLE
	bk_flash_exit_deep_sleep();
	#endif

	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//5
	PM_GPIO_DOWN(37);
	#endif
/*-----------restore voltage  start----------------*/
	sys_hal_enable_spi_latch();
	/*aon voltage*/
#if CONFIG_OPTIMIZE_AON_CURRENT
	// for(ustep = PM_LOW_VOL_AON_LDO_SEL+1; ustep <= valoldosel; ustep++)
	// {
	// 	sys_ll_set_ana_reg9_valoldosel(ustep); //restore to 0.9V aon voltage
	// 	bk_delay_us(10);
	// }
#if CONFIG_DEEP_LV && CONFIG_DEEP_LV_DEBUG_LOG
	valoldosel_after_ramp = sys_ll_get_ana_reg9_valoldosel();
#endif
#endif
#if CONFIG_DEEP_LV_DEBUG_GPIO
	//PM_GPIO_UP(37);//5a: AON voltage ramp complete
	//PM_GPIO_DOWN(37);
#endif

	#if CONFIG_DEEP_LV
	uint32_t val;
	sys_hal_analog_set(ANALOG_REG0, v_ana_r0);
#if CONFIG_PSRAM_DATA_RETENTION_ENABLE
	/* Keep the PSRAM I/O-pad latch (REG5 bit7) unchanged. */
	val = sys_hal_analog_get(ANALOG_REG5);
	sys_hal_analog_set(ANALOG_REG5,
		(v_ana_r5 & ~BIT(7)) | (val & BIT(7)));
#else
	sys_hal_analog_set(ANALOG_REG5, v_ana_r5);
#endif

	val = sys_hal_analog_get(ANALOG_REG0);
	val |= BIT(26);
	sys_hal_analog_set(ANALOG_REG0, val);

	val = sys_hal_analog_get(ANALOG_REG0);
	val &= ~BIT(26);
	sys_hal_analog_set(ANALOG_REG0, val);

	sys_hal_analog_set(ANALOG_REG2, v_ana_r2);
	sys_hal_analog_set(ANALOG_REG3, v_ana_r3);
	sys_hal_analog_set(ANALOG_REG4, v_ana_r4);
	sys_hal_analog_set(ANALOG_REG9, v_ana_r9);
#if CONFIG_OPTIMIZE_AON_CURRENT && CONFIG_DEEP_LV_DEBUG_LOG
	valoldosel_after_ana_restore = sys_ll_get_ana_reg9_valoldosel();
#endif

	sys_hal_analog_set(ANALOG_REG7, v_ana_r7);
	sys_hal_analog_set(ANALOG_REG8, v_ana_r8);

	sys_hal_analog_set(ANALOG_REG10, v_ana_r10);
	sys_hal_analog_set(ANALOG_REG11, v_ana_r11);
	sys_hal_analog_set(ANALOG_REG12, v_ana_r12);
	sys_hal_analog_set(ANALOG_REG13, v_ana_r13);
#if CONFIG_PSRAM_DATA_RETENTION_ENABLE
	/*
	 * Restore only the PSRAM power fields from the pre-sleep snapshot:
	 * vpsramsel[30:27] and enpsram[31]. Keep all unrelated REG14 fields
	 * at their current post-wake values.
	 */
	val = sys_hal_analog_get(ANALOG_REG14);
	sys_hal_analog_set(ANALOG_REG14,
		(val & ~(0x1FU << 27)) | (v_ana_r14 & (0x1FU << 27)));
#else
	sys_hal_analog_set(ANALOG_REG14, v_ana_r14);
#endif
	sys_hal_analog_set(ANALOG_REG15, 0);

	sys_hal_analog_set(ANALOG_REG16, v_ana_r16);
	sys_hal_analog_set(ANALOG_REG19, v_ana_r19);

#if CONFIG_DEEP_LV_DEBUG_GPIO
	//PM_GPIO_UP(33);//5b: bulk analog restore complete
	//PM_GPIO_DOWN(33);
#endif
	sys_hal_restore_dpll_retained_band(dpll_retained_band);
#if CONFIG_DEEP_LV_DEBUG_GPIO
	//PM_GPIO_UP(33);//5c: retained-band programming complete
	//PM_GPIO_DOWN(33);
#endif

	#endif
	/*Enable all the clock sources*/
	sys_ll_set_reserver_reg0xd_sig_240m_cken(1);
	sys_ll_set_reserver_reg0xd_sig_320m_cken(1);
	sys_ll_set_reserver_reg0xd_sig_480m_cken(1);
	sys_ll_set_reserver_reg0xd_sig_160m_cken(1);
	sys_ll_set_reserver_reg0xd_sig_120m_cken(1);

	sys_hal_disable_spi_latch();
/*-------------restore voltage  end-----------------*/
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//6
	PM_GPIO_DOWN(37);
	#endif
/*----------restore analog clock  start--------------*/
	sys_ll_set_ana_reg5_en_cb(1);
	timer_hal_early_delay_us_iram(5);
	#if CONFIG_DEEP_LV
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//7
	PM_GPIO_DOWN(37);
	#endif
	//sys_hal_regs_digital_restore();
	aon_pmu_hal_restore();
	// if (pwd_m55 != sys_ahbp_ll_get_rege_pwd_m55())
	// {
	// 	sys_ahbp_ll_set_rege_pwd_m55(pwd_m55);
	// }
	#if CONFIG_DEEP_LV
	#if CONFIG_SPE
	//aon_pmu_ll_set_r2_otp_vdd_en((uint32_t)otp_vdd); /* restore OTPLDO */
	#endif
	#endif
	aon_pmu_ll_set_r0_fast_boot(0);
	aon_pmu_hal_set_dlv_startup(0);
#if CONFIG_CKMN
	bk_ckmn_power_down_for_sleep();
#endif
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//8
	PM_GPIO_DOWN(37);
	#endif

#endif
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//9
	PM_GPIO_DOWN(37);
	#endif
	sys_hal_restore_hf_clock(hf_reg_v);
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	// PM_GPIO_UP(33);
	// PM_GPIO_DOWN(33);
	#endif
	volatile uint64_t previous_tick = bk_aon_rtc_get_current_tick(AON_RTC_ID_1);
	// volatile uint64_t current_tick  = 0;
	// current_tick = previous_tick;
	// while(((current_tick - previous_tick)) < (LOW_POWER_DPLL_STABILITY_DELAY_TIME*AON_RTC_MS_TICK_CNT))
	// {
	// 	current_tick = bk_aon_rtc_get_current_tick(AON_RTC_ID_1);
	// }
	/*---------------wifi debug end -----------------*/
	#if CONFIG_DEEP_LV_DEBUG_GPIO
		PM_GPIO_UP(37);//10
		PM_GPIO_DOWN(37);
	#endif
	if((aon_pmu_ll_get_r7d_dpll_unlock_l() == 1) || (aon_pmu_ll_get_r7d_dpll_unlock_h() == 1))
	{
		dpll_fallback_needed = true;
	#if CONFIG_DEEP_LV_DEBUG_GPIO
		PM_GPIO_UP(34);
		PM_GPIO_DOWN(34);
	#endif
	}
/*-----------restore analog clock  end --------------*/

/*-----------wifi debug  start time --------------*/
#if CONFIG_WIFI_ENABLE
	extern uint32_t pm_wake_int_flag2;
	pm_wake_int_flag2 = sys_hal_get_int_group2_status(0);

	if(pm_wake_int_flag2&(WIFI_MAC_GEN_INT_BIT))
	{
		extern void rwnxl_set_wifi_low_vol_flag();
		rwnxl_set_wifi_low_vol_flag();
	}
#endif
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//11
	PM_GPIO_DOWN(37);
	#endif

	/*Use a function instead of delay*/
	sys_ll_set_cpu_anaspi_freq_anaspi_freq(2);//CPU FREQ /(1+2)
	void pm_low_voltage_bsp_restore(void);
	void pm_low_voltage_deferred_restore(void);
	pm_low_voltage_bsp_restore();

	if (dpll_fallback_needed)
	{
		// sys_hal_cali_dpll(0);
		// uint64_t fallback_tick = bk_aon_rtc_get_current_tick(AON_RTC_ID_1);
		// while ((bk_aon_rtc_get_current_tick(AON_RTC_ID_1) - fallback_tick) <
		// 	(LOW_POWER_DPLL_STABILITY_DELAY_TIME * AON_RTC_MS_TICK_CNT))
		// {
		// }
	}

	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//12
	PM_GPIO_DOWN(37);
	#endif

	sys_hal_set_exit_low_voltage_tick(previous_tick);
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//13
	PM_GPIO_DOWN(37);
	#endif
/*---------------at least delay 190us-----------------*/
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//14
	PM_GPIO_DOWN(37);
	#endif
	/*restore power domain*/
	if(pwd_cpu1 != sys_ll_get_reserver_reg0x10_pwd_cpu1())
	{
		sys_ll_set_reserver_reg0x10_pwd_cpu1(pwd_cpu1);
	}
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//15
	PM_GPIO_DOWN(37);
	#endif

	if(pwd_vehp != sys_ll_get_reserver_reg0x10_pwd_vehp())
	{
		sys_ll_set_reserver_reg0x10_pwd_vehp(pwd_vehp);
	}
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//16（GPIO37 16 matches the 17th pull-up）
	PM_GPIO_DOWN(37);
	// PM_GPIO_UP(36);//16
	// PM_GPIO_DOWN(36);
	#endif
	bk_delay_us(2);
	if(pwd_wrls != sys_ll_get_reserver_reg0x10_pwd_wrls())
	{
		sys_ll_set_reserver_reg0x10_pwd_wrls(pwd_wrls);
	}
	if(rom_pgen != sys_ll_get_reserver_reg0x10_rom_pgen())
	{
		sys_ll_set_reserver_reg0x10_rom_pgen(rom_pgen);
	}

/*---------------at least delay 190us end -----------------*/
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//17
	PM_GPIO_DOWN(37);
	#endif
	#if CONFIG_DEEP_LV
	sys_hal_regs_digital_restore();
	#endif
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//22
	PM_GPIO_DOWN(37);
	#endif
	sys_hal_ctrl_vdddig_h_vol(cur_vol);
	SYS_PM_HAL_CPU_BARRIER();

	switch (cksel_core) {
		case PM_CLKSEL_CORE_26M:
			break;
		case PM_CLKSEL_CORE_DCO:
			break;
		case PM_CLKSEL_CORE_320M:
			if(clkdiv_core <= 1)// >=160M
			{
				sys_hal_set_ram_high_speed();
			}
			break;
		case PM_CLKSEL_CORE_480M:
			if(clkdiv_core <= 2)// >=160M
			{
				sys_hal_set_ram_high_speed();
			}
			break;
		default:
			break;
	}
	SYS_PM_HAL_CPU_BARRIER();
	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//23
	PM_GPIO_DOWN(37);
	#endif
	#if CONFIG_DEEP_LV_DEBUG_GPIO// Attention: from Line:2018 to Line2161 , it cost 341us for dpll stability
	// PM_GPIO_UP(33);
	// PM_GPIO_DOWN(33);
	#endif
	sys_hal_restore_flash_freq(cksel_flash, clkdiv_flash);
	SYS_PM_HAL_CPU_BARRIER();

	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//24
	PM_GPIO_DOWN(37);
	#endif
	sys_hal_restore_core_freq(cksel_core, clkdiv_core, clkdiv_bus);
	SYS_PM_HAL_CPU_BARRIER();

#if CONFIG_DEEP_LV && CONFIG_HSPL
	if (bk_hspl_deep_lv_resume_reinit() != BK_OK) {
		BK_LOGE("pm", "HSPL0 restore after Deep-LV failed\r\n");
		BK_ASSERT(0);
	}
#endif

	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//25
	PM_GPIO_DOWN(37);
	#endif

	pm_low_voltage_deferred_restore();

	sys_hal_restore_int(int_state1, int_state2, int_state3);
	bk_pm_sleep_wakeup_reason_set(check_IRQ_pending());

	portNVIC_SYSTICK_LOAD_REG = PM_EXIT_LOWVOL_SYSTICK_RELOAD_TIME;
	portNVIC_SYSTICK_CTRL_REG = systick_ctrl_value;

	#if CONFIG_DEEP_LV_DEBUG_LOG
	sys_hal_lv_aon_snap_post_record();
	#if CONFIG_DEEP_LV && CONFIG_OPTIMIZE_AON_CURRENT
		sys_hal_lv_aon_ldo_record(valoldosel, PM_LOW_VOL_AON_LDO_SEL,
			valoldosel_after_sleep_set, valoldosel_after_ramp,
			(v_ana_r9 & PM_ANA_REG9_VALOLDOSEL_MASK) >> PM_ANA_REG9_VALOLDOSEL_POS,
			valoldosel_after_ana_restore, sys_ll_get_ana_reg9_valoldosel());
	#endif
	#endif

	#if CONFIG_DEEP_LV_DEBUG_GPIO
	PM_GPIO_UP(37);//26
	PM_GPIO_DOWN(37);
	#endif

    //PM_GPIO_DOWN(38);
}

void sys_hal_touch_wakeup_enable(uint8_t index)
{
	/* Keep touch analog circuit powered during deep sleep so it can
	 * autonomously detect a touch and trigger the AON PMU wakeup interrupt.
	 * Channel selection is configured by bk_touch_enable() before sleep.
	 * BK7259 does not have per-channel AON touch select like BK7258;
	 * all enabled channels are monitored via AON PMU r70.int_touched. */
	sys_hal_touch_power_down(0);
	aon_pmu_hal_set_wakeup_source(WAKEUP_SOURCE_INT_TOUCHED);
}

void sys_hal_usb_wakeup_enable(uint8_t index)
{
	// aon_pmu_ll_set_r1_usbplug_int_en(1);
	// sys_ll_set_cpu0_int_32_63_en_usbplug_int(1);
	// aon_pmu_hal_set_wakeup_source(WAKEUP_SOURCE_INT_USBPLUG);
}

void sys_hal_rtc_wakeup_enable(uint32_t value)
{
	// aon_pmu_hal_set_wakeup_source(WAKEUP_SOURCE_INT_RTC);
	// sys_ll_set_cpu0_int_32_63_en_rtc_int(1);
}

void sys_hal_rtc_ana_wakeup_enable(uint32_t period)
{
	#ifdef CONFIG_EXTERN_32K
	sys_ll_set_ana_reg9_clk_sel(1);
	#else
	sys_ll_set_ana_reg9_clk_sel(0);
	#endif
	uint64_t sleep_ticks = (uint64_t)period * bk_rtc_get_clock_freq() / 1000;
	const uint64_t rtc_set_max = (1ULL << 36) - 1;

	if (sleep_ticks > rtc_set_max) {
		sleep_ticks = rtc_set_max;
	}

	sys_hal_enable_spi_latch();

	/* disable spi timer wakeup before updating the rtc/timer count */
	sys_ll_set_ana_reg11_spi_timerwken(0);
	sys_ll_set_ana_reg18_timer_set(0xffffffff);
	/* rtc_set[35:32] is in ana_reg16, rtc_set[31:0] is in ana_reg17. */
	sys_ll_set_ana_reg16_rtc_set((uint32_t)((sleep_ticks >> 32) & 0xf));
	sys_ll_set_ana_reg17_rtc_set((uint32_t)sleep_ticks);

	sys_ll_set_ana_reg11_gpio_wkrst1v(1);
	sys_ll_set_ana_reg11_timer_wkrstn(0);

	/* pulse rst_wks to latch the new rtc wakeup config */
	sys_ll_set_ana_reg10_rtc_wkrstn(0);
	sys_ll_set_ana_reg10_rst_wks(1);
	sys_ll_set_ana_reg10_rst_wks(0);
	sys_ll_set_ana_reg10_rtc_wkrstn(1);

	sys_ll_set_ana_reg11_spi_timerwken(1);

	/* bypass 32k power down so the rtc keeps counting during shutdown */
	sys_ll_set_ana_reg11_spi_byp32pwd(1);

	sys_hal_disable_spi_latch();
}

void sys_hal_gpio_ana_wakeup_enable(uint32_t count, uint32_t index, uint32_t type)
{
	if ((count >= 2) || (index >= 32) || (type > GPIO_INT_TYPE_HIGH_LEVEL)) {
		return;
	}

	sys_hal_enable_spi_latch();

	/*
	 * Start a new GPIO wakeup bitmap when configuring the first channel;
	 * preserve it while adding the optional second channel.
	 */
	uint32_t gpio_wakeup_bitmap = 0;
	if (count != 0) {
		gpio_wakeup_bitmap = sys_ll_get_ana_reg15_gpiowken();
	}

	sys_ll_set_ana_reg11_gpio_wkrst1v(1);
	sys_ll_set_ana_reg11_timer_wkrstn(0);
	sys_ll_set_ana_reg10_rtc_wkrstn(0);
	sys_ll_set_ana_reg15_gpiowken(gpio_wakeup_bitmap | BIT(index));

	/*
	 * ANA GPIO wakeup detection uses the pad pull level as its polarity:
	 * low-level wakeup selects pull-down, high-level wakeup selects pull-up.
	 * Keep this value aligned with the BK7259 shutdown GPIO reference flow.
	 */
	gpio_ll_set_cfg_value(index, BIT(24) | BIT(5) | ((type & 0x1) << 4));

	/* Latch the GPIO wakeup configuration into the always-on analog domain. */
	sys_ll_set_ana_reg10_rst_wks(1);
	sys_ll_set_ana_reg11_gpio_wkrst1v(0);
	sys_ll_set_ana_reg10_rst_wks(0);

	sys_hal_disable_spi_latch();
}
void sys_hal_enter_cpu_wfi()
{
	// TODO - find out the reason:
	// When sys_ll_set_cpu0_int_halt_clk_op_cpu0_int_mask() is called, the normal sleep can't wakedup,
	// need to find out!!!
	// sys_ll_set_cpu0_int_halt_clk_op_cpu0_halt(1);
	arch_sleep();
}
void sys_hal_enter_normal_sleep(uint32_t peri_clk)
{
	// TODO - find out the reason:
	// When sys_ll_set_cpu0_int_halt_clk_op_cpu_int_mask() is called, the normal sleep can't wakedup,
	// need to find out!!!
	// sys_ll_set_cpu0_int_halt_clk_op_cpu0_halt(1);
	arch_sleep();
}

void sys_hal_enter_normal_wakeup()
{
}

void sys_hal_enable_mac_wakeup_source()
{
	uint8_t wakeup_ena = aon_pmu_ll_get_r41_wakeup_ena();
	wakeup_ena |= BIT(WAKEUP_SOURCE_INT_WIFI);
	aon_pmu_ll_set_r41_wakeup_ena(wakeup_ena);
}

void sys_hal_enable_bt_wakeup_source()
{
	uint8_t wakeup_ena = aon_pmu_ll_get_r41_wakeup_ena();
	wakeup_ena |= BIT(WAKEUP_SOURCE_INT_BT);
	aon_pmu_ll_set_r41_wakeup_ena(wakeup_ena);
}

void sys_hal_wakeup_interrupt_clear(wakeup_source_t interrupt_source)
{
	if (interrupt_source == WAKEUP_SOURCE_INT_USBPLUG) {
		aon_pmu_ll_set_r43_clr_int_usbplug(1);
		aon_pmu_ll_set_r43_clr_int_usbplug(0);
	} else if (interrupt_source == WAKEUP_SOURCE_INT_TOUCHED) {
		aon_pmu_ll_set_r43_clr_int_touched(1);
		aon_pmu_ll_set_r43_clr_int_touched(0);
	}
}

int sys_hal_set_lpo_src(sys_lpo_src_t src)
{
	PM_HAL_LOGD("set lpo src: %u\r\n", src);
	//TODO
	return BK_OK;
}
bk_err_t sys_hal_xtal_rx_tx_anabuf_ctrl(pm_xtal_rx_tx_anabuf_state_e sleep_mode)
{
	if(sleep_mode == PM_XTAL_RX_TX_ANABUF_ENTER_SLEEP)
	{
		#if CONFIG_PM_CURRENT_OPTIMIZE_XTAL_RX_TX_ANABUF
		sys_ll_set_ana_reg3_core_hpen(0);
		sys_ll_set_ana_reg3_anabuf_sel_tx(1);
		sys_ll_set_ana_reg2_anabufsel_rx(1);
		#endif
	}
	else
	{
		#if CONFIG_PM_CURRENT_OPTIMIZE_XTAL_RX_TX_ANABUF
		sys_ll_set_ana_reg3_core_hpen(1);
		sys_ll_set_ana_reg3_anabuf_sel_tx(0);
		sys_ll_set_ana_reg2_anabufsel_rx(0);
		#endif
	}
	return BK_OK;
}

void sys_hal_enter_low_analog(void)
{
#if CONFIG_SYS_PM_ANA_VANALDO_STEP_CTRL
	sys_ll_set_ana_reg10_spi_latch1v(1);
	sys_ll_set_ana_reg9_t_vanaldosel(0);
	sys_ll_set_ana_reg9_r_vanaldosel(0);
	//sys_ll_set_ana_reg9_alopowsel(1);
	sys_ll_set_ana_reg10_spi_latch1v(0);
#endif
	bk_pm_module_vote_xtal_rx_tx_anabuf_ctrl(PM_XTAL_RX_TX_ANABUF_MODULE_NAME_DSSS_ONLY, PM_XTAL_RX_TX_ANABUF_ENTER_SLEEP);
}

/*
 * Chip analog requirement: when raising ana_reg9 t/r_vanaldosel, do not jump
 * directly across too many voltage codes. Ramp up in small steps and wait 10us
 * after each write so the analog LDO and RX/TX bias circuits can settle.
 *
 * step is the maximum code increment per write. The recommended conservative
 * value is 1. A larger step reduces wakeup latency, but increases analog
 * settling risk; the last write is clamped to the target to avoid overshoot.
 */
static void sys_hal_ramp_up_ana_reg9_vanaldosel(uint32_t target_t_vanaldosel,
	uint32_t target_r_vanaldosel, uint32_t step)
{
	uint32_t cur_t_vanaldosel = sys_ll_get_ana_reg9_t_vanaldosel();
	uint32_t cur_r_vanaldosel = sys_ll_get_ana_reg9_r_vanaldosel();

	if (step == 0) {
		step = 1;
	}

	while ((cur_t_vanaldosel < target_t_vanaldosel) || (cur_r_vanaldosel < target_r_vanaldosel)) {
		if (cur_t_vanaldosel < target_t_vanaldosel) {
			if ((target_t_vanaldosel - cur_t_vanaldosel) > step) {
				cur_t_vanaldosel += step;
			} else {
				cur_t_vanaldosel = target_t_vanaldosel;
			}
			sys_ll_set_ana_reg9_t_vanaldosel(cur_t_vanaldosel);
		}

		if (cur_r_vanaldosel < target_r_vanaldosel) {
			if ((target_r_vanaldosel - cur_r_vanaldosel) > step) {
				cur_r_vanaldosel += step;
			} else {
				cur_r_vanaldosel = target_r_vanaldosel;
			}
			sys_ll_set_ana_reg9_r_vanaldosel(cur_r_vanaldosel);
		}

		if ((cur_t_vanaldosel < target_t_vanaldosel) || (cur_r_vanaldosel < target_r_vanaldosel)) {
			bk_delay_us(10);
		}
	}
}

void sys_hal_exit_low_analog(void)
{
#if CONFIG_SYS_PM_ANA_VANALDO_STEP_CTRL
	sys_ll_set_ana_reg10_spi_latch1v(1);
	/* Use step 2 (100mV) to reduce delay; step 1 is the safer recommendation. */
	sys_hal_ramp_up_ana_reg9_vanaldosel(4, 4, 2);
	//sys_ll_set_ana_reg9_alopowsel(0);
	sys_ll_set_ana_reg10_spi_latch1v(0);
#endif

	bk_pm_module_vote_xtal_rx_tx_anabuf_ctrl(PM_XTAL_RX_TX_ANABUF_MODULE_NAME_DSSS_ONLY, PM_XTAL_RX_TX_ANABUF_EXIT_SLEEP);
}

static int sys_hal_dco_cali(dco_cali_speed_e speed)
{
	uint32_t cnti = 0x171;
	uint32_t ndiv = 0x12762762;
	uint32_t bandcal;

	switch (speed) {
		case DCO_CALIB_SPEED_320M:
			cnti = 0x0F6;
			ndiv = 0x0C4EC4EC;
			break;

		case DCO_CALIB_SPEED_480M:
		case DCO_CALIB_SPEED_240M:
		case DCO_CALIB_SPEED_120M:
		case DCO_CALIB_SPEED_80M:
		case DCO_CALIB_SPEED_60M:
			/* V2 DCO supports 320/480/640M VCO; use 480M for legacy lower-speed callers. */
			cnti = 0x171;
			ndiv = 0x12762762;
			break;

		default:
			cnti = 0x171;
			ndiv = 0x12762762;
			break;
	}

	sys_ll_set_ana_reg1_value(0x00655044);
	sys_ll_set_ana_reg7_value(0x622E7080);
	sys_ll_set_ana_reg8_value(ndiv);
	sys_ll_set_ana_reg2_rst_unlock_dco(0);
	sys_ll_set_ana_reg2_unlock_sel_dco(0);
	sys_ll_set_ana_reg2_dco_modecal_1(0);
	sys_ll_set_ana_reg2_dco_modecal(0);

	sys_ll_set_ana_reg7_cnti(cnti);
	sys_ll_set_ana_reg5_en_dco(1);

	sys_ll_set_ana_reg7_osccal_trig(0);
	bk_delay_us(1);
	sys_ll_set_ana_reg7_osccal_trig(1);
	bk_delay_us(1);
	sys_ll_set_ana_reg7_osccal_trig(0);
	bk_delay_us(1);
	sys_ll_set_ana_reg7_osccal_trig(1);
	bk_delay_us(1);
	sys_ll_set_ana_reg7_osccal_trig(0);

	bk_delay_us(100);
	bandcal = aon_pmu_hal_band_cal_get() & 0x3F;
	sys_ll_set_ana_reg7_bandmanual(bandcal);
	sys_ll_set_ana_reg7_manual(1);

	sys_ll_set_ana_reg2_rst_unlock_dco(1);
	sys_ll_set_ana_reg2_rst_unlock_dco(0);

	return 0;
}

/**
 * set io ldo power mode
 *
 * uint32_t type input:
 *   0: high power mode
 *   1: low power mode
 *   other: undefine
*/
void sys_hal_set_ioldo_lp(uint32_t val)
{
	//TODO:sys_ll_set_ana_reg8_ioldo_lp(!!val);
}

static int sys_hal_config_32k_source_default()
{
	pm_lpo_src_e lpo_src = PM_LPO_SRC_ROSC;
	lpo_src = bk_clk_32k_customer_config_get();
	if(lpo_src == PM_LPO_SRC_X32K)
	{
		sys_ll_set_ana_reg5_en_xtall(0x1);
		if(sys_ll_get_ana_reg5_itune_xtall() != 0xF)
		{
			sys_ll_set_ana_reg5_itune_xtall(0xF);
		}

		sys_ll_set_ana_reg5_itune_xtall(0xA);//0x0 provide highest current for external 32k,because the signal path long
		sys_ll_set_ana_reg5_itune_xtall(0x4);

		aon_pmu_hal_lpo_src_set(PM_LPO_SRC_X32K);

		sys_ll_set_ana_reg11_ckintsel(1);//select buck clock source(0x1: extern 32k)
	}
	else if(lpo_src == PM_LPO_SRC_DIVD)
	{
		aon_pmu_hal_lpo_src_set(PM_LPO_SRC_DIVD);
	}
	else
	{
		aon_pmu_hal_lpo_src_set(PM_LPO_SRC_ROSC);
	}
	return 0;
}

static int sys_hal_enable_buck()
{
	volatile uint8_t cksel_core = 0, clkdiv_core = 0, clkdiv_bus = 0;
	sys_hal_backup_set_core_26m(&cksel_core, &clkdiv_core, &clkdiv_bus);//let the cpu frequency to 26m, in order to be successfully switch voltage provide from ldo to buck

	sys_hal_enable_spi_latch();
	sys_ll_set_ana_reg12_aldosel(0);
	bk_delay_us(1000);
	sys_ll_set_ana_reg13_dldosel(0);
	bk_delay_us(1);

	/*let the ioldo low power mode*/
	//TODO: sys_ll_set_ana_reg8_ioldo_lp(1);
	sys_hal_disable_spi_latch();

	sys_hal_restore_core_freq(cksel_core, clkdiv_core, clkdiv_bus);
	return 0;
}

static int sys_hal_power_config_default()
{
	/*config the analog power*/
	/*1.disable audio test mode save 2ma*/
	sys_ll_set_ana_reg25_test_ckaudio_en(0x0);
	sys_ll_set_ana_reg25_audioen(0x0);

	sys_ll_set_ana_reg6_manu_cin(0x0);

	#if CONFIG_PM_ONLY_CP_ENABLE
	#if !CONFIG_PM_AP_FAST_BOOT_ENABLE && CONFIG_PM_CP_CPU1_BAKP_AUDP_DOMAIN_DEFAULT_OFF
	sys_ll_set_reserver_reg0x10_pwd_cpu1(0x1);
	#endif
	sys_ll_set_reserver_reg0x10_pwd_vehp(0x1);
	//sys_ll_set_reserver_reg0x10_pwd_wrls(0x1);
	sys_ll_set_reserver_reg0x10_rom_pgen(0x1);
	#endif

	/*2.psram sel mode to save power consumption*/
	// sys_ll_set_ana_reg14_vpsramsel(0x1);
	// sys_ll_set_ana_reg14_pwdovp1v(0x1);

#if CONFIG_VBSPBUFLP1V_ENABLE
	uint32_t chip_id = aon_pmu_hal_get_chipid();
	if ((chip_id & PM_CHIP_ID_MASK) != (PM_CHIP_ID_MP_A & PM_CHIP_ID_MASK)){
		//TODO: sys_ana_ll_set_reg10_vbspbuflp1v(0x1);
	}
#endif

	/*decrease the buck ripple wave,which good for wifi evm from hardware and analog reply */
	sys_ll_set_ana_reg10_spi_latch1v(1);
	sys_ll_set_ana_reg13_dswrsten(0x0);
	sys_ll_set_ana_reg12_aswrsten(0x0);
	sys_ll_set_ana_reg10_spi_latch1v(0);

	return 0;
}
void sys_hal_low_power_hardware_init()
{
	pm_shared_info_t shared_info = {0};

#if !CONFIG_AON_PMU_REG0_REFACTOR_DEV
	/*recover aon pmu reg0*/
	#if CONFIG_SPE
	uint32_t reg = aon_pmu_ll_get_r7b();
	aon_pmu_ll_set_r0(reg);
	#endif
#endif

#if CONFIG_GPIO_RETENTION_SUPPORT
	// must before gpio state unlock
	gpio_retention_sync(true);
#endif

	/*gpio state unlock for shutdown wakeup*/
#if CONFIG_AON_PMU_REG0_REFACTOR_DEV
	aon_pmu_hal_set_gpio_sleep(0, true);
#else
	sys_hal_gpio_state_switch(false);
#endif

	/*set memery bypass*/
	aon_pmu_ll_set_r0_memchk_bps(1);
	aon_pmu_ll_set_r0_fast_boot(0);

	/*set wakeup source*/
	aon_pmu_ll_set_r41_wakeup_ena(0x23);//enable wakeup source: int_touched,int_rtc,int_gpio,wifi wake(bt or wifi wakeup source enable when bt or wifi sleep)

	/*enable the buck*/
	#if CONFIG_BUCK_ENABLE
	sys_hal_enable_buck();
	#endif
	/*select lowpower lpo clk source*/
	sys_hal_config_32k_source_default();

	/*default to config the power */
	sys_hal_power_config_default();

	/*set the lp voltage*/
	sys_hal_lp_vol_set(CONFIG_LP_VOL);

	/*set rosc calib trig once*/
	sys_hal_rosc_calibration(3, 0);
	/*dco cali*/
	//sys_hal_dco_cali(DCO_CALIB_SPEED_240M);

	/* Early boot path: initialize shared PM info without lock dependency. */
	bk_sys_sw_regs_update_pm_shared_info(&shared_info, BK_SYS_SW_REGS_PM_SHARED_INFO_FIELD_ALL, BK_SYS_SW_REGS_LOCK_DISABLE);
}

bk_err_t sys_hal_flash_cksel_clkdiv_set(cksel_sys_flash_t cksel, uint32_t ckdiv)
{
	sys_ll_set_cpu_clk_div_mode1_cksel_flash(cksel);
	sys_ll_set_cpu_clk_div_mode1_ckdiv_flash(ckdiv);
	return BK_OK;
}

bk_err_t sys_hal_auxs_cksel_clkdiv_set(cksel_sys_auxs_t cksel, uint32_t ckdiv)
{
	sys_ll_set_cpu_clk_div_mode1_cksel_auxs(cksel);
	sys_ll_set_cpu_clk_div_mode1_ckdiv_auxs(ckdiv);
	return BK_OK;
}

bk_err_t sys_hal_26mo_clkdiv_set(uint32_t ckdiv)
{
	sys_ll_set_cpu_clk_div_mode1_ckdiv_26mo(ckdiv);
	return BK_OK;
}

bk_err_t sys_hal_tim0_cksel_set(cksel_sys_tim_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_tim0(cksel);
	return BK_OK;
}

bk_err_t sys_hal_tim1_cksel_set(cksel_sys_tim_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_tim1(cksel);
	return BK_OK;
}

bk_err_t sys_hal_tim2_cksel_set(cksel_sys_tim_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_tim2(cksel);
	return BK_OK;
}

bk_err_t sys_hal_tim3_cksel_set(cksel_sys_tim_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_tim3(cksel);
	return BK_OK;
}

bk_err_t sys_hal_i3c_cksel_set(cksel_sys_xtal_apll_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_i3c(cksel);
	return BK_OK;
}

bk_err_t sys_hal_sadc_cksel_set(cksel_sys_xtal_apll_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_sadc(cksel);
	return BK_OK;
}

bk_err_t sys_hal_i2s0_cksel_clkdiv_set(cksel_sys_xtal_apll_t cksel, uint32_t ckdiv)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_i2s0(cksel);
	sys_ll_set_cpu_clk_div_mode2_ckdiv_i2s0(ckdiv);
	return BK_OK;
}

bk_err_t sys_hal_i2s1_cksel_clkdiv_set(cksel_sys_xtal_apll_t cksel, uint32_t ckdiv)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_i2s1(cksel);
	sys_ll_set_cpu_clk_div_mode2_ckdiv_i2s1(ckdiv);
	return BK_OK;
}

bk_err_t sys_hal_i2s2_cksel_clkdiv_set(cksel_sys_xtal_apll_t cksel, uint32_t ckdiv)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_i2s2(cksel);
	sys_ll_set_cpu_clk_div_mode2_ckdiv_i2s2(ckdiv);
	return BK_OK;
}

bk_err_t sys_hal_i2s3_cksel_clkdiv_set(cksel_sys_xtal_apll_t cksel, uint32_t ckdiv)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_i2s3(cksel);
	sys_ll_set_cpu_clk_div_mode2_ckdiv_i2s3(ckdiv);
	return BK_OK;
}

bk_err_t sys_hal_i2s4_cksel_clkdiv_set(cksel_sys_xtal_apll_t cksel, uint32_t ckdiv)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_i2s4(cksel);
	sys_ll_set_cpu_clk_div_mode2_ckdiv_i2s4(ckdiv);
	return BK_OK;
}

bk_err_t sys_hal_spi0_cksel_set(cksel_sys_xtal_160m_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_spi0(cksel);
	return BK_OK;
}

bk_err_t sys_hal_spi1_cksel_set(cksel_sys_xtal_160m_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_spi1(cksel);
	return BK_OK;
}

bk_err_t sys_hal_spi2_cksel_set(cksel_sys_xtal_160m_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_spi2(cksel);
	return BK_OK;
}

bk_err_t sys_hal_spi3_cksel_set(cksel_sys_xtal_160m_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_spi3(cksel);
	return BK_OK;
}

bk_err_t sys_hal_uart0_cksel_set(cksel_sys_xtal_120m_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_uart0(cksel);
	return BK_OK;
}

bk_err_t sys_hal_uart1_cksel_set(cksel_sys_xtal_120m_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_uart1(cksel);
	return BK_OK;
}

bk_err_t sys_hal_uart2_cksel_set(cksel_sys_xtal_120m_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_uart2(cksel);
	return BK_OK;
}

bk_err_t sys_hal_uart3_cksel_set(cksel_sys_xtal_120m_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_uart3(cksel);
	return BK_OK;
}

bk_err_t sys_hal_uart4_cksel_set(cksel_sys_xtal_120m_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_uart4(cksel);
	return BK_OK;
}

bk_err_t sys_hal_i2c0_cksel_set(cksel_sys_xtal_120m_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_i2c0(cksel);
	return BK_OK;
}

bk_err_t sys_hal_i2c3_cksel_set(cksel_sys_xtal_120m_t cksel)
{
	sys_ll_set_cpu_clk_div_mode2_cksel_i2c3(cksel);
	return BK_OK;
}

bk_err_t sys_hal_pwm0_cksel_set(cksel_sys_pwm0_t cksel)
{
	sys_ll_set_cpu_clk_div_mode3_cksel_pwm0(cksel);
	return BK_OK;
}

bk_err_t sys_hal_can0_cksel_set(cksel_sys_xtal_120m_t cksel)
{
	sys_ll_set_cpu_clk_div_mode3_cksel_can0(cksel);
	return BK_OK;
}

bk_err_t sys_hal_can1_cksel_set(cksel_sys_xtal_120m_t cksel)
{
	sys_ll_set_cpu_clk_div_mode3_cksel_can1(cksel);
	return BK_OK;
}

bk_err_t sys_hal_scr0_cksel_set(cksel_sys_xtal_120m_t cksel)
{
	sys_ll_set_cpu_clk_div_mode3_cksel_scr0(cksel);
	return BK_OK;
}

bk_err_t sys_hal_audio_cksel_clkdiv_set(cksel_sys_xtal_apll_t cksel, uint32_t ckdiv)
{
	sys_ll_set_cpu_clk_div_mode3_cksel_audio(cksel);
	sys_ll_set_cpu_clk_div_mode3_ckdiv_audio(ckdiv);
	return BK_OK;
}

bk_err_t sys_hal_audif0_cksel_clkdiv_set(cksel_sys_xtal_apll_t cksel, uint32_t ckdiv)
{
	sys_ll_set_cpu_clk_div_mode3_cksel_audif0(cksel);
	sys_ll_set_cpu_clk_div_mode3_ckdiv_audif0(ckdiv);
	return BK_OK;
}

bk_err_t sys_hal_audif1_cksel_clkdiv_set(cksel_sys_xtal_apll_t cksel, uint32_t ckdiv)
{
	sys_ll_set_cpu_clk_div_mode3_cksel_audif1(cksel);
	sys_ll_set_cpu_clk_div_mode3_ckdiv_audif1(ckdiv);
	return BK_OK;
}

bk_err_t sys_hal_i2so_clkdiv_set(uint32_t ckdiv)
{
	sys_ll_set_cpu_clk_div_mode3_ckdiv_i2so(ckdiv);
	return BK_OK;
}

bk_err_t sys_hal_auxs_enet_cksel_clkdiv_set(cksel_sys_dco_apll_t cksel, uint32_t ckdiv)
{
	sys_ll_set_cpu_clk_div_mode3_cksel_auxs_enet(cksel);
	sys_ll_set_cpu_clk_div_mode3_ckdiv_auxs_enet(ckdiv);
	return BK_OK;
}

bk_err_t sys_hal_trace_cksel_clkdiv_set(cksel_sys_trace_t cksel, uint32_t ckdiv)
{
	sys_ll_set_cpu_clk_div_mode3_cksel_trace(cksel);
	sys_ll_set_cpu_clk_div_mode3_ckdiv_trace(ckdiv);
	return BK_OK;
}