module Part4 (input [2:0]SW, input [1:0]KEY, output [0:0]LEDR);

wire Reset = KEY[0];
wire Displaly = KEY[1];
wire [2:0] Letter = SW;

endmodule
