{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1638060602464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1638060602467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 27 19:50:02 2021 " "Processing started: Sat Nov 27 19:50:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1638060602467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1638060602467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PSET2 -c PSET2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PSET2 -c PSET2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1638060602468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1638060602852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-calculation " "Found design unit 1: ALU2-calculation" {  } { { "ALU2.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab6/PSET2/ALU2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638060603580 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "ALU2.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab6/PSET2/ALU2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638060603580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638060603580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PSET2_Processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PSET2_Processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PSET2_Processor " "Found entity 1: PSET2_Processor" {  } { { "PSET2_Processor.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638060603603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1638060603603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PSET2_Processor " "Elaborating entity \"PSET2_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1638060603759 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst10 " "Primitive \"GND\" of instance \"inst10\" not used" {  } { { "PSET2_Processor.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 344 1104 1136 376 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1638060603765 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst9 " "Primitive \"GND\" of instance \"inst9\" not used" {  } { { "PSET2_Processor.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 672 392 424 704 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1638060603765 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sseg.vhd 2 1 " "Using design file sseg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab6/PSET2/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638060603832 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab6/PSET2/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638060603832 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1638060603832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst4 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst4\"" {  } { { "PSET2_Processor.bdf" "inst4" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 288 888 1072 368 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638060603835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2 ALU2:inst2 " "Elaborating entity \"ALU2\" for hierarchy \"ALU2:inst2\"" {  } { { "PSET2_Processor.bdf" "inst2" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 184 624 792 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638060603875 ""}
{ "Warning" "WSGN_SEARCH_FILE" "latch1.vhd 2 1 " "Using design file latch1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab6/PSET2/latch1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638060603956 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab6/PSET2/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638060603956 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1638060603956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst\"" {  } { { "PSET2_Processor.bdf" "inst" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 128 216 376 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638060603958 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec4to16.vhd 2 1 " "Using design file dec4to16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4to16-Behavior " "Found design unit 1: dec4to16-Behavior" {  } { { "dec4to16.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab6/PSET2/dec4to16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638060604037 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4to16 " "Found entity 1: dec4to16" {  } { { "dec4to16.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab6/PSET2/dec4to16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638060604037 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1638060604037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4to16 dec4to16:inst7 " "Elaborating entity \"dec4to16\" for hierarchy \"dec4to16:inst7\"" {  } { { "PSET2_Processor.bdf" "inst7" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 336 424 584 416 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638060604039 ""}
{ "Warning" "WSGN_SEARCH_FILE" "FSM.vhd 2 1 " "Using design file FSM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-fsm " "Found design unit 1: FSM-fsm" {  } { { "FSM.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab6/PSET2/FSM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638060604156 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "/home/student1/zzuberi/coe328/Lab6/PSET2/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1638060604156 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1638060604156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst3 " "Elaborating entity \"FSM\" for hierarchy \"FSM:inst3\"" {  } { { "PSET2_Processor.bdf" "inst3" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 320 88 288 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1638060604159 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[0\] GND " "Pin \"Sign\[0\]\" is stuck at GND" {  } { { "PSET2_Processor.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 424 1096 1272 440 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638060605002 "|PSET2_Processor|Sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[1\] GND " "Pin \"Sign\[1\]\" is stuck at GND" {  } { { "PSET2_Processor.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 424 1096 1272 440 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638060605002 "|PSET2_Processor|Sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[2\] GND " "Pin \"Sign\[2\]\" is stuck at GND" {  } { { "PSET2_Processor.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 424 1096 1272 440 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638060605002 "|PSET2_Processor|Sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[3\] GND " "Pin \"Sign\[3\]\" is stuck at GND" {  } { { "PSET2_Processor.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 424 1096 1272 440 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638060605002 "|PSET2_Processor|Sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[4\] GND " "Pin \"Sign\[4\]\" is stuck at GND" {  } { { "PSET2_Processor.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 424 1096 1272 440 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638060605002 "|PSET2_Processor|Sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[5\] GND " "Pin \"Sign\[5\]\" is stuck at GND" {  } { { "PSET2_Processor.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 424 1096 1272 440 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638060605002 "|PSET2_Processor|Sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign\[6\] GND " "Pin \"Sign\[6\]\" is stuck at GND" {  } { { "PSET2_Processor.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 424 1096 1272 440 "Sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638060605002 "|PSET2_Processor|Sign[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "student_id\[0\] VCC " "Pin \"student_id\[0\]\" is stuck at VCC" {  } { { "PSET2_Processor.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 656 136 312 672 "student_id\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638060605002 "|PSET2_Processor|student_id[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "student_id\[2\] VCC " "Pin \"student_id\[2\]\" is stuck at VCC" {  } { { "PSET2_Processor.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 656 136 312 672 "student_id\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638060605002 "|PSET2_Processor|student_id[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "student_id\[5\] VCC " "Pin \"student_id\[5\]\" is stuck at VCC" {  } { { "PSET2_Processor.bdf" "" { Schematic "/home/student1/zzuberi/coe328/Lab6/PSET2/PSET2_Processor.bdf" { { 656 136 312 672 "student_id\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1638060605002 "|PSET2_Processor|student_id[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1638060605002 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1638060605719 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1638060605719 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1638060606086 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1638060606086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1638060606086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1638060606086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "378 " "Peak virtual memory: 378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1638060606160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 27 19:50:06 2021 " "Processing ended: Sat Nov 27 19:50:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1638060606160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1638060606160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1638060606160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1638060606160 ""}
