

================================================================
== Vitis HLS Report for 'accelerator_controller_Pipeline_VITIS_LOOP_60_4'
================================================================
* Date:           Thu Mar  6 16:55:23 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xor_distributed_hyw
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.929 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        5|        9|  50.000 ns|  90.000 ns|    1|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_60_4  |        3|        7|         4|          1|          1|  0 ~ 4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../accelerator_controller.cpp:59]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cmp_i_i58_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i58"   --->   Operation 8 'read' 'cmp_i_i58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%array_back1_bias_change_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %array_back1_bias_change_1_reload"   --->   Operation 9 'read' 'array_back1_bias_change_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln13_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln13_3"   --->   Operation 10 'read' 'sext_ln13_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln13_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln13_2"   --->   Operation 11 'read' 'sext_ln13_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%array_back1_bias_change_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %array_back1_bias_change_reload"   --->   Operation 12 'read' 'array_back1_bias_change_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln13_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln13_1"   --->   Operation 13 'read' 'sext_ln13_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln13"   --->   Operation 14 'read' 'sext_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln13_3_cast = sext i16 %sext_ln13_3_read"   --->   Operation 15 'sext' 'sext_ln13_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln13_2_cast = sext i16 %sext_ln13_2_read"   --->   Operation 16 'sext' 'sext_ln13_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln13_1_cast = sext i16 %sext_ln13_1_read"   --->   Operation 17 'sext' 'sext_ln13_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln13_cast = sext i16 %sext_ln13_read"   --->   Operation 18 'sext' 'sext_ln13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln59 = store i3 0, i3 %j" [../accelerator_controller.cpp:59]   --->   Operation 20 'store' 'store_ln59' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body67"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_1 = load i3 %j" [../accelerator_controller.cpp:60]   --->   Operation 22 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.74ns)   --->   "%icmp_ln60 = icmp_eq  i3 %j_1, i3 4" [../accelerator_controller.cpp:60]   --->   Operation 23 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.74ns)   --->   "%add_ln60 = add i3 %j_1, i3 1" [../accelerator_controller.cpp:60]   --->   Operation 24 'add' 'add_ln60' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.body67.split, void %for.body67.cleanup157_crit_edge.exitStub" [../accelerator_controller.cpp:60]   --->   Operation 25 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i3 %j_1" [../accelerator_controller.cpp:60]   --->   Operation 26 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.60ns)   --->   "%zext_ln13_1_cast = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 0, i2 1, i13 4096, i2 2, i13 0, i2 3, i13 4096, i13 0, i2 %trunc_ln60" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 27 'sparsemux' 'zext_ln13_1_cast' <Predicate = (!icmp_ln60)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i13 %zext_ln13_1_cast" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 28 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 29 [3/3] (1.08ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i28 %sext_ln13_1_cast, i28 %zext_ln13_1" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 29 'mul' 'mul_ln13_1' <Predicate = (!icmp_ln60)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [3/3] (1.08ns) (grouped into DSP with root node add_ln13_2)   --->   "%mul_ln13_3 = mul i28 %sext_ln13_3_cast, i28 %zext_ln13_1" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 30 'mul' 'mul_ln13_3' <Predicate = (!icmp_ln60)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.74ns)   --->   "%icmp_ln109 = icmp_eq  i3 %j_1, i3 3" [../accelerator_controller.cpp:109]   --->   Operation 31 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln60)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.33ns)   --->   "%and_ln109 = and i1 %cmp_i_i58_read, i1 %icmp_ln109" [../accelerator_controller.cpp:109]   --->   Operation 32 'and' 'and_ln109' <Predicate = (!icmp_ln60)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %and_ln109, void %for.inc151, void %for.body67.cleanup157_crit_edge.exitStub" [../accelerator_controller.cpp:109]   --->   Operation 33 'br' 'br_ln109' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln59 = store i3 %add_ln60, i3 %j" [../accelerator_controller.cpp:59]   --->   Operation 34 'store' 'store_ln59' <Predicate = (!icmp_ln60 & !and_ln109)> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.body67" [../accelerator_controller.cpp:60]   --->   Operation 35 'br' 'br_ln60' <Predicate = (!icmp_ln60 & !and_ln109)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 36 [2/3] (1.08ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i28 %sext_ln13_1_cast, i28 %zext_ln13_1" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 36 'mul' 'mul_ln13_1' <Predicate = (!icmp_ln60)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [2/3] (1.08ns) (grouped into DSP with root node add_ln13_2)   --->   "%mul_ln13_3 = mul i28 %sext_ln13_3_cast, i28 %zext_ln13_1" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 37 'mul' 'mul_ln13_3' <Predicate = (!icmp_ln60)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.34>
ST_3 : Operation 38 [1/1] (0.60ns)   --->   "%zext_ln13_cast = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.4i13.i13.i2, i2 0, i13 0, i2 1, i13 0, i2 2, i13 4096, i2 3, i13 4096, i13 0, i2 %trunc_ln60" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 38 'sparsemux' 'zext_ln13_cast' <Predicate = (!icmp_ln60)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i13 %zext_ln13_cast" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 39 'zext' 'zext_ln13' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.91ns)   --->   "%mul_ln13 = mul i28 %sext_ln13_cast, i28 %zext_ln13" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 40 'mul' 'mul_ln13' <Predicate = (!icmp_ln60)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln13, i32 12, i32 27" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 41 'partselect' 'tmp_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_2, i12 0" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 43 [1/3] (0.00ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i28 %sext_ln13_1_cast, i28 %zext_ln13_1" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 43 'mul' 'mul_ln13_1' <Predicate = (!icmp_ln60)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13 = add i28 %shl_ln, i28 %mul_ln13_1" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 44 'add' 'add_ln13' <Predicate = (!icmp_ln60)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/1] (2.91ns)   --->   "%mul_ln13_2 = mul i28 %sext_ln13_2_cast, i28 %zext_ln13" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 45 'mul' 'mul_ln13_2' <Predicate = (!icmp_ln60)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %mul_ln13_2, i32 12, i32 27" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 46 'partselect' 'tmp_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln13_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_3, i12 0" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 47 'bitconcatenate' 'shl_ln13_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_3 : Operation 48 [1/3] (0.00ns) (grouped into DSP with root node add_ln13_2)   --->   "%mul_ln13_3 = mul i28 %sext_ln13_3_cast, i28 %zext_ln13_1" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 48 'mul' 'mul_ln13_3' <Predicate = (!icmp_ln60)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13_2 = add i28 %shl_ln13_1, i28 %mul_ln13_3" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 49 'add' 'add_ln13_2' <Predicate = (!icmp_ln60)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.92>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../accelerator_controller.cpp:61]   --->   Operation 50 'specpipeline' 'specpipeline_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4, i64 2" [../accelerator_controller.cpp:59]   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../accelerator_controller.cpp:60]   --->   Operation 52 'specloopname' 'specloopname_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13 = add i28 %shl_ln, i28 %mul_ln13_1" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 53 'add' 'add_ln13' <Predicate = (!icmp_ln60)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln13, i32 12, i32 27" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 54 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.01ns)   --->   "%add_ln13_1 = add i16 %trunc_ln1, i16 %array_back1_bias_change_reload_read" [../bias_pe.cpp:13->../array.cpp:37->../accelerator_controller.cpp:72]   --->   Operation 55 'add' 'add_ln13_1' <Predicate = (!icmp_ln60)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln13_1, i32 15" [../act_pe.cpp:18->../array.cpp:39->../accelerator_controller.cpp:72]   --->   Operation 56 'bitselect' 'tmp' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i16 %add_ln13_1" [../act_pe.cpp:22->../array.cpp:39->../accelerator_controller.cpp:72]   --->   Operation 57 'sext' 'sext_ln22' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (2.91ns)   --->   "%mul_ln22 = mul i26 %sext_ln22, i26 409" [../act_pe.cpp:22->../array.cpp:39->../accelerator_controller.cpp:72]   --->   Operation 58 'mul' 'mul_ln22' <Predicate = (!icmp_ln60)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln22, i32 12, i32 25" [../act_pe.cpp:22->../array.cpp:39->../accelerator_controller.cpp:72]   --->   Operation 59 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i14 %trunc_ln2" [../act_pe.cpp:22->../array.cpp:39->../accelerator_controller.cpp:72]   --->   Operation 60 'sext' 'sext_ln22_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.42ns)   --->   "%array_out1_output_k = select i1 %tmp, i16 %sext_ln22_1, i16 %add_ln13_1" [../act_pe.cpp:18->../array.cpp:39->../accelerator_controller.cpp:72]   --->   Operation 61 'select' 'array_out1_output_k' <Predicate = (!icmp_ln60)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13_2 = add i28 %shl_ln13_1, i28 %mul_ln13_3" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 62 'add' 'add_ln13_2' <Predicate = (!icmp_ln60)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%weight_out_sum_output_out = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln13_2, i32 12, i32 27" [../weight_pe.cpp:13->../array.cpp:29->../accelerator_controller.cpp:72]   --->   Operation 63 'partselect' 'weight_out_sum_output_out' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.01ns)   --->   "%bias_out_net_sum = add i16 %weight_out_sum_output_out, i16 %array_back1_bias_change_1_reload_read" [../bias_pe.cpp:13->../array.cpp:37->../accelerator_controller.cpp:72]   --->   Operation 64 'add' 'bias_out_net_sum' <Predicate = (!icmp_ln60)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %bias_out_net_sum, i32 15" [../act_pe.cpp:18->../array.cpp:39->../accelerator_controller.cpp:72]   --->   Operation 65 'bitselect' 'tmp_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i16 %bias_out_net_sum" [../act_pe.cpp:22->../array.cpp:39->../accelerator_controller.cpp:72]   --->   Operation 66 'sext' 'sext_ln22_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.91ns)   --->   "%mul_ln22_1 = mul i26 %sext_ln22_2, i26 409" [../act_pe.cpp:22->../array.cpp:39->../accelerator_controller.cpp:72]   --->   Operation 67 'mul' 'mul_ln22_1' <Predicate = (!icmp_ln60)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%output = partselect i14 @_ssdm_op_PartSelect.i14.i26.i32.i32, i26 %mul_ln22_1, i32 12, i32 25" [../act_pe.cpp:22->../array.cpp:39->../accelerator_controller.cpp:72]   --->   Operation 68 'partselect' 'output' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln22_3 = sext i14 %output" [../act_pe.cpp:22->../array.cpp:39->../accelerator_controller.cpp:72]   --->   Operation 69 'sext' 'sext_ln22_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.42ns)   --->   "%output_2 = select i1 %tmp_1, i16 %sext_ln22_3, i16 %bias_out_net_sum" [../act_pe.cpp:18->../array.cpp:39->../accelerator_controller.cpp:72]   --->   Operation 70 'select' 'output_2' <Predicate = (!icmp_ln60)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %output_2, i16 %array_out1_output_k" [../accelerator_controller.cpp:81]   --->   Operation 71 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i32 %tmp_4" [../accelerator_controller.cpp:81]   --->   Operation 72 'zext' 'zext_ln81' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.75ns)   --->   "%empty = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i64P0A, i64 %data_out, i64 %zext_ln81" [../accelerator_controller.cpp:81]   --->   Operation 73 'nbwrite' 'empty' <Predicate = (!icmp_ln60)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 74 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (and_ln109) | (icmp_ln60)> <Delay = 0.48>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln13_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ array_back1_bias_change_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln13_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln13_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ array_back1_bias_change_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cmp_i_i58]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                     (alloca           ) [ 01000]
cmp_i_i58_read                        (read             ) [ 00000]
array_back1_bias_change_1_reload_read (read             ) [ 01111]
sext_ln13_3_read                      (read             ) [ 00000]
sext_ln13_2_read                      (read             ) [ 00000]
array_back1_bias_change_reload_read   (read             ) [ 01111]
sext_ln13_1_read                      (read             ) [ 00000]
sext_ln13_read                        (read             ) [ 00000]
sext_ln13_3_cast                      (sext             ) [ 01110]
sext_ln13_2_cast                      (sext             ) [ 01110]
sext_ln13_1_cast                      (sext             ) [ 01110]
sext_ln13_cast                        (sext             ) [ 01110]
specinterface_ln0                     (specinterface    ) [ 00000]
store_ln59                            (store            ) [ 00000]
br_ln0                                (br               ) [ 00000]
j_1                                   (load             ) [ 00000]
icmp_ln60                             (icmp             ) [ 01111]
add_ln60                              (add              ) [ 00000]
br_ln60                               (br               ) [ 00000]
trunc_ln60                            (trunc            ) [ 01110]
zext_ln13_1_cast                      (sparsemux        ) [ 00000]
zext_ln13_1                           (zext             ) [ 01110]
icmp_ln109                            (icmp             ) [ 00000]
and_ln109                             (and              ) [ 01111]
br_ln109                              (br               ) [ 00000]
store_ln59                            (store            ) [ 00000]
br_ln60                               (br               ) [ 00000]
zext_ln13_cast                        (sparsemux        ) [ 00000]
zext_ln13                             (zext             ) [ 00000]
mul_ln13                              (mul              ) [ 00000]
tmp_2                                 (partselect       ) [ 00000]
shl_ln                                (bitconcatenate   ) [ 01001]
mul_ln13_1                            (mul              ) [ 01001]
mul_ln13_2                            (mul              ) [ 00000]
tmp_3                                 (partselect       ) [ 00000]
shl_ln13_1                            (bitconcatenate   ) [ 01001]
mul_ln13_3                            (mul              ) [ 01001]
specpipeline_ln61                     (specpipeline     ) [ 00000]
speclooptripcount_ln59                (speclooptripcount) [ 00000]
specloopname_ln60                     (specloopname     ) [ 00000]
add_ln13                              (add              ) [ 00000]
trunc_ln1                             (partselect       ) [ 00000]
add_ln13_1                            (add              ) [ 00000]
tmp                                   (bitselect        ) [ 00000]
sext_ln22                             (sext             ) [ 00000]
mul_ln22                              (mul              ) [ 00000]
trunc_ln2                             (partselect       ) [ 00000]
sext_ln22_1                           (sext             ) [ 00000]
array_out1_output_k                   (select           ) [ 00000]
add_ln13_2                            (add              ) [ 00000]
weight_out_sum_output_out             (partselect       ) [ 00000]
bias_out_net_sum                      (add              ) [ 00000]
tmp_1                                 (bitselect        ) [ 00000]
sext_ln22_2                           (sext             ) [ 00000]
mul_ln22_1                            (mul              ) [ 00000]
output                                (partselect       ) [ 00000]
sext_ln22_3                           (sext             ) [ 00000]
output_2                              (select           ) [ 00000]
tmp_4                                 (bitconcatenate   ) [ 00000]
zext_ln81                             (zext             ) [ 00000]
empty                                 (nbwrite          ) [ 00000]
ret_ln0                               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln13"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln13_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln13_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="array_back1_bias_change_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_back1_bias_change_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln13_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln13_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln13_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln13_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="array_back1_bias_change_1_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_back1_bias_change_1_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cmp_i_i58">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp_i_i58"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i13.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i16.i12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="j_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="cmp_i_i58_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp_i_i58_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="array_back1_bias_change_1_reload_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="array_back1_bias_change_1_reload_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln13_3_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln13_3_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sext_ln13_2_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln13_2_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="array_back1_bias_change_reload_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="array_back1_bias_change_reload_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sext_ln13_1_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln13_1_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln13_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln13_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="empty_nbwrite_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="sext_ln13_3_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_3_cast/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sext_ln13_2_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_2_cast/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="sext_ln13_1_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1_cast/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sext_ln13_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_cast/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln59_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="3" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="j_1_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln60_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln60_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln60_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln13_1_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="13" slack="0"/>
<pin id="189" dir="0" index="1" bw="2" slack="0"/>
<pin id="190" dir="0" index="2" bw="13" slack="0"/>
<pin id="191" dir="0" index="3" bw="2" slack="0"/>
<pin id="192" dir="0" index="4" bw="13" slack="0"/>
<pin id="193" dir="0" index="5" bw="2" slack="0"/>
<pin id="194" dir="0" index="6" bw="13" slack="0"/>
<pin id="195" dir="0" index="7" bw="2" slack="0"/>
<pin id="196" dir="0" index="8" bw="13" slack="0"/>
<pin id="197" dir="0" index="9" bw="13" slack="0"/>
<pin id="198" dir="0" index="10" bw="2" slack="0"/>
<pin id="199" dir="1" index="11" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="zext_ln13_1_cast/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln13_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="13" slack="0"/>
<pin id="213" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln109_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="3" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="and_ln109_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln109/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln59_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="0" index="1" bw="3" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln13_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="13" slack="0"/>
<pin id="234" dir="0" index="1" bw="2" slack="0"/>
<pin id="235" dir="0" index="2" bw="13" slack="0"/>
<pin id="236" dir="0" index="3" bw="2" slack="0"/>
<pin id="237" dir="0" index="4" bw="13" slack="0"/>
<pin id="238" dir="0" index="5" bw="2" slack="0"/>
<pin id="239" dir="0" index="6" bw="13" slack="0"/>
<pin id="240" dir="0" index="7" bw="2" slack="0"/>
<pin id="241" dir="0" index="8" bw="13" slack="0"/>
<pin id="242" dir="0" index="9" bw="13" slack="0"/>
<pin id="243" dir="0" index="10" bw="2" slack="2"/>
<pin id="244" dir="1" index="11" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="zext_ln13_cast/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln13_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="13" slack="0"/>
<pin id="257" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="mul_ln13_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="2"/>
<pin id="261" dir="0" index="1" bw="13" slack="0"/>
<pin id="262" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="28" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="shl_ln_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="28" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="mul_ln13_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="2"/>
<pin id="284" dir="0" index="1" bw="13" slack="0"/>
<pin id="285" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_2/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="28" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="0" index="3" bw="6" slack="0"/>
<pin id="292" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="shl_ln13_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="28" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln13_1/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="28" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="0" index="3" bw="6" slack="0"/>
<pin id="310" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln13_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="3"/>
<pin id="317" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln22_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="mul_ln22_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="10" slack="0"/>
<pin id="334" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="14" slack="0"/>
<pin id="339" dir="0" index="1" bw="26" slack="0"/>
<pin id="340" dir="0" index="2" bw="5" slack="0"/>
<pin id="341" dir="0" index="3" bw="6" slack="0"/>
<pin id="342" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln22_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="14" slack="0"/>
<pin id="349" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="array_out1_output_k_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="14" slack="0"/>
<pin id="354" dir="0" index="2" bw="16" slack="0"/>
<pin id="355" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="array_out1_output_k/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="weight_out_sum_output_out_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="28" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="0" index="3" bw="6" slack="0"/>
<pin id="364" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_output_out/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="bias_out_net_sum_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="3"/>
<pin id="371" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bias_out_net_sum/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="16" slack="0"/>
<pin id="376" dir="0" index="2" bw="5" slack="0"/>
<pin id="377" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln22_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_2/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="mul_ln22_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="0" index="1" bw="10" slack="0"/>
<pin id="388" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22_1/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="output_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="14" slack="0"/>
<pin id="393" dir="0" index="1" bw="26" slack="0"/>
<pin id="394" dir="0" index="2" bw="5" slack="0"/>
<pin id="395" dir="0" index="3" bw="6" slack="0"/>
<pin id="396" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="output/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln22_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="14" slack="0"/>
<pin id="403" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_3/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="output_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="14" slack="0"/>
<pin id="408" dir="0" index="2" bw="16" slack="0"/>
<pin id="409" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_2/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="16" slack="0"/>
<pin id="416" dir="0" index="2" bw="16" slack="0"/>
<pin id="417" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln81_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/4 "/>
</bind>
</comp>

<comp id="426" class="1007" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="13" slack="0"/>
<pin id="429" dir="0" index="2" bw="28" slack="0"/>
<pin id="430" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_1/1 add_ln13/3 "/>
</bind>
</comp>

<comp id="435" class="1007" name="grp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="0" index="1" bw="13" slack="0"/>
<pin id="438" dir="0" index="2" bw="28" slack="0"/>
<pin id="439" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_3/1 add_ln13_2/3 "/>
</bind>
</comp>

<comp id="444" class="1005" name="j_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="451" class="1005" name="array_back1_bias_change_1_reload_read_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="3"/>
<pin id="453" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="array_back1_bias_change_1_reload_read "/>
</bind>
</comp>

<comp id="456" class="1005" name="array_back1_bias_change_reload_read_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="3"/>
<pin id="458" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="array_back1_bias_change_reload_read "/>
</bind>
</comp>

<comp id="461" class="1005" name="sext_ln13_3_cast_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="28" slack="1"/>
<pin id="463" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_3_cast "/>
</bind>
</comp>

<comp id="466" class="1005" name="sext_ln13_2_cast_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="28" slack="2"/>
<pin id="468" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln13_2_cast "/>
</bind>
</comp>

<comp id="471" class="1005" name="sext_ln13_1_cast_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="28" slack="1"/>
<pin id="473" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_1_cast "/>
</bind>
</comp>

<comp id="476" class="1005" name="sext_ln13_cast_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="28" slack="2"/>
<pin id="478" dir="1" index="1" bw="28" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln13_cast "/>
</bind>
</comp>

<comp id="481" class="1005" name="icmp_ln60_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="485" class="1005" name="trunc_ln60_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="2" slack="2"/>
<pin id="487" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln60 "/>
</bind>
</comp>

<comp id="490" class="1005" name="zext_ln13_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="28" slack="1"/>
<pin id="492" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="and_ln109_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="3"/>
<pin id="498" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln109 "/>
</bind>
</comp>

<comp id="500" class="1005" name="shl_ln_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="28" slack="1"/>
<pin id="502" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="505" class="1005" name="shl_ln13_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="28" slack="1"/>
<pin id="507" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln13_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="92" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="110" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="116" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="128" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="134" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="168" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="187" pin=4"/></net>

<net id="205"><net_src comp="48" pin="0"/><net_sink comp="187" pin=5"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="187" pin=6"/></net>

<net id="207"><net_src comp="50" pin="0"/><net_sink comp="187" pin=7"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="187" pin=8"/></net>

<net id="209"><net_src comp="52" pin="0"/><net_sink comp="187" pin=9"/></net>

<net id="210"><net_src comp="183" pin="1"/><net_sink comp="187" pin=10"/></net>

<net id="214"><net_src comp="187" pin="11"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="168" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="98" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="215" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="177" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="232" pin=4"/></net>

<net id="250"><net_src comp="48" pin="0"/><net_sink comp="232" pin=5"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="232" pin=6"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="232" pin=7"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="232" pin=8"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="232" pin=9"/></net>

<net id="258"><net_src comp="232" pin="11"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="259" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="60" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="279"><net_src comp="62" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="264" pin="4"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="64" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="255" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="56" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="282" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="60" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="302"><net_src comp="62" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="287" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="64" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="311"><net_src comp="56" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="58" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="313"><net_src comp="60" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="318"><net_src comp="305" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="80" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="82" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="314" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="84" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="86" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="331" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="58" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="88" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="350"><net_src comp="337" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="319" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="314" pin="2"/><net_sink comp="351" pin=2"/></net>

<net id="365"><net_src comp="56" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="58" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="60" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="372"><net_src comp="359" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="80" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="82" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="368" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="84" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="86" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="58" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="88" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="404"><net_src comp="391" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="373" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="368" pin="2"/><net_sink comp="405" pin=2"/></net>

<net id="418"><net_src comp="90" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="405" pin="3"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="351" pin="3"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="431"><net_src comp="155" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="211" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="274" pin="3"/><net_sink comp="426" pin=2"/></net>

<net id="434"><net_src comp="426" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="440"><net_src comp="147" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="211" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="297" pin="3"/><net_sink comp="435" pin=2"/></net>

<net id="443"><net_src comp="435" pin="3"/><net_sink comp="359" pin=1"/></net>

<net id="447"><net_src comp="94" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="450"><net_src comp="444" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="454"><net_src comp="104" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="459"><net_src comp="122" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="464"><net_src comp="147" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="469"><net_src comp="151" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="474"><net_src comp="155" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="479"><net_src comp="159" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="484"><net_src comp="171" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="183" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="232" pin=10"/></net>

<net id="493"><net_src comp="211" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="499"><net_src comp="221" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="274" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="508"><net_src comp="297" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="435" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {4 }
 - Input state : 
	Port: accelerator_controller_Pipeline_VITIS_LOOP_60_4 : sext_ln13 | {1 }
	Port: accelerator_controller_Pipeline_VITIS_LOOP_60_4 : sext_ln13_1 | {1 }
	Port: accelerator_controller_Pipeline_VITIS_LOOP_60_4 : array_back1_bias_change_reload | {1 }
	Port: accelerator_controller_Pipeline_VITIS_LOOP_60_4 : sext_ln13_2 | {1 }
	Port: accelerator_controller_Pipeline_VITIS_LOOP_60_4 : sext_ln13_3 | {1 }
	Port: accelerator_controller_Pipeline_VITIS_LOOP_60_4 : array_back1_bias_change_1_reload | {1 }
	Port: accelerator_controller_Pipeline_VITIS_LOOP_60_4 : cmp_i_i58 | {1 }
  - Chain level:
	State 1
		store_ln59 : 1
		j_1 : 1
		icmp_ln60 : 2
		add_ln60 : 2
		br_ln60 : 3
		trunc_ln60 : 2
		zext_ln13_1_cast : 3
		zext_ln13_1 : 4
		mul_ln13_1 : 5
		mul_ln13_3 : 5
		icmp_ln109 : 2
		and_ln109 : 3
		br_ln109 : 3
		store_ln59 : 3
	State 2
	State 3
		zext_ln13 : 1
		mul_ln13 : 2
		tmp_2 : 3
		shl_ln : 4
		add_ln13 : 5
		mul_ln13_2 : 2
		tmp_3 : 3
		shl_ln13_1 : 4
		add_ln13_2 : 5
	State 4
		trunc_ln1 : 1
		add_ln13_1 : 2
		tmp : 3
		sext_ln22 : 3
		mul_ln22 : 4
		trunc_ln2 : 5
		sext_ln22_1 : 6
		array_out1_output_k : 7
		weight_out_sum_output_out : 1
		bias_out_net_sum : 2
		tmp_1 : 3
		sext_ln22_2 : 3
		mul_ln22_1 : 4
		output : 5
		sext_ln22_3 : 6
		output_2 : 7
		tmp_4 : 8
		zext_ln81 : 9
		empty : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  add_ln60_fu_177                  |    0    |    0    |    10   |
|    add   |                 add_ln13_1_fu_314                 |    0    |    0    |    23   |
|          |              bias_out_net_sum_fu_368              |    0    |    0    |    23   |
|----------|---------------------------------------------------|---------|---------|---------|
| sparsemux|              zext_ln13_1_cast_fu_187              |    0    |    0    |    20   |
|          |               zext_ln13_cast_fu_232               |    0    |    0    |    20   |
|----------|---------------------------------------------------|---------|---------|---------|
|  select  |             array_out1_output_k_fu_351            |    0    |    0    |    16   |
|          |                  output_2_fu_405                  |    0    |    0    |    16   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  mul_ln13_fu_259                  |    1    |    0    |    5    |
|    mul   |                 mul_ln13_2_fu_282                 |    1    |    0    |    5    |
|          |                  mul_ln22_fu_331                  |    1    |    0    |    5    |
|          |                 mul_ln22_1_fu_385                 |    1    |    0    |    5    |
|----------|---------------------------------------------------|---------|---------|---------|
|   icmp   |                  icmp_ln60_fu_171                 |    0    |    0    |    10   |
|          |                 icmp_ln109_fu_215                 |    0    |    0    |    10   |
|----------|---------------------------------------------------|---------|---------|---------|
|    and   |                  and_ln109_fu_221                 |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|  muladd  |                     grp_fu_426                    |    1    |    0    |    0    |
|          |                     grp_fu_435                    |    1    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |             cmp_i_i58_read_read_fu_98             |    0    |    0    |    0    |
|          | array_back1_bias_change_1_reload_read_read_fu_104 |    0    |    0    |    0    |
|          |            sext_ln13_3_read_read_fu_110           |    0    |    0    |    0    |
|   read   |            sext_ln13_2_read_read_fu_116           |    0    |    0    |    0    |
|          |  array_back1_bias_change_reload_read_read_fu_122  |    0    |    0    |    0    |
|          |            sext_ln13_1_read_read_fu_128           |    0    |    0    |    0    |
|          |             sext_ln13_read_read_fu_134            |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|  nbwrite |                empty_nbwrite_fu_140               |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |              sext_ln13_3_cast_fu_147              |    0    |    0    |    0    |
|          |              sext_ln13_2_cast_fu_151              |    0    |    0    |    0    |
|          |              sext_ln13_1_cast_fu_155              |    0    |    0    |    0    |
|   sext   |               sext_ln13_cast_fu_159               |    0    |    0    |    0    |
|          |                  sext_ln22_fu_327                 |    0    |    0    |    0    |
|          |                 sext_ln22_1_fu_347                |    0    |    0    |    0    |
|          |                 sext_ln22_2_fu_381                |    0    |    0    |    0    |
|          |                 sext_ln22_3_fu_401                |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   trunc  |                 trunc_ln60_fu_183                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 zext_ln13_1_fu_211                |    0    |    0    |    0    |
|   zext   |                  zext_ln13_fu_255                 |    0    |    0    |    0    |
|          |                  zext_ln81_fu_421                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                    tmp_2_fu_264                   |    0    |    0    |    0    |
|          |                    tmp_3_fu_287                   |    0    |    0    |    0    |
|partselect|                  trunc_ln1_fu_305                 |    0    |    0    |    0    |
|          |                  trunc_ln2_fu_337                 |    0    |    0    |    0    |
|          |          weight_out_sum_output_out_fu_359         |    0    |    0    |    0    |
|          |                   output_fu_391                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                   shl_ln_fu_274                   |    0    |    0    |    0    |
|bitconcatenate|                 shl_ln13_1_fu_297                 |    0    |    0    |    0    |
|          |                    tmp_4_fu_413                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
| bitselect|                     tmp_fu_319                    |    0    |    0    |    0    |
|          |                    tmp_1_fu_373                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |    6    |    0    |   170   |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------+--------+
|                                             |   FF   |
+---------------------------------------------+--------+
|              and_ln109_reg_496              |    1   |
|array_back1_bias_change_1_reload_read_reg_451|   16   |
| array_back1_bias_change_reload_read_reg_456 |   16   |
|              icmp_ln60_reg_481              |    1   |
|                  j_reg_444                  |    3   |
|           sext_ln13_1_cast_reg_471          |   28   |
|           sext_ln13_2_cast_reg_466          |   28   |
|           sext_ln13_3_cast_reg_461          |   28   |
|            sext_ln13_cast_reg_476           |   28   |
|              shl_ln13_1_reg_505             |   28   |
|                shl_ln_reg_500               |   28   |
|              trunc_ln60_reg_485             |    2   |
|             zext_ln13_1_reg_490             |   28   |
+---------------------------------------------+--------+
|                    Total                    |   235  |
+---------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_426 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_426 |  p1  |   2  |  13  |   26   ||    0    ||    9    |
| grp_fu_435 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_435 |  p1  |   2  |  13  |   26   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   148  ||  2.072  ||    0    ||    46   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   170  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   46   |
|  Register |    -   |    -   |   235  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    2   |   235  |   216  |
+-----------+--------+--------+--------+--------+
