module register_file (
    input clk,
    input reset,
    input reg_write,

    input  [4:0] read_reg1,
    input  [4:0] read_reg2,
    input  [4:0] write_reg,

    input  [31:0] write_data,

    output [31:0] read_data1,
    output [31:0] read_data2
);

    reg [31:0] registers [0:31];
    integer i;

    assign read_data1 = (read_reg1 == 0) ? 32'd0 :
                        registers[read_reg1];

    assign read_data2 = (read_reg2 == 0) ? 32'd0 :
                        registers[read_reg2];

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            for (i = 0; i < 32; i = i + 1)
                registers[i] <= 32'd0;
        end
        else begin
            if (reg_write && (write_reg != 0))
                registers[write_reg] <= write_data;

            // R0 is always zero
            registers[0] <= 32'd0;
        end
    end

endmodule
